
TR-001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc5c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  0800bf2c  0800bf2c  0000cf2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c094  0800c094  0000d094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c09c  0800c09c  0000d09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c0a0  0800c0a0  0000d0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  24000000  0800c0a4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000070  0800c114  0000e070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  240000d0  0800c174  0000e0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004628  24000130  0800c1d4  0000e130  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004758  0800c1d4  0000e758  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e130  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029c8f  00000000  00000000  0000e15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c7e  00000000  00000000  00037ded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f90  00000000  00000000  0003ca70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000189c  00000000  00000000  0003ea00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003968a  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002aa54  00000000  00000000  00079926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00168d9a  00000000  00000000  000a437a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020d114  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cd0  00000000  00000000  0020d158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  00215e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000130 	.word	0x24000130
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800bf14 	.word	0x0800bf14

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000134 	.word	0x24000134
 800030c:	0800bf14 	.word	0x0800bf14

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000604:	4b1e      	ldr	r3, [pc, #120]	@ (8000680 <MX_ETH_Init+0x80>)
 8000606:	4a1f      	ldr	r2, [pc, #124]	@ (8000684 <MX_ETH_Init+0x84>)
 8000608:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800060a:	4b1f      	ldr	r3, [pc, #124]	@ (8000688 <MX_ETH_Init+0x88>)
 800060c:	2200      	movs	r2, #0
 800060e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000610:	4b1d      	ldr	r3, [pc, #116]	@ (8000688 <MX_ETH_Init+0x88>)
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000616:	4b1c      	ldr	r3, [pc, #112]	@ (8000688 <MX_ETH_Init+0x88>)
 8000618:	22e1      	movs	r2, #225	@ 0xe1
 800061a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800061c:	4b1a      	ldr	r3, [pc, #104]	@ (8000688 <MX_ETH_Init+0x88>)
 800061e:	2200      	movs	r2, #0
 8000620:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000622:	4b19      	ldr	r3, [pc, #100]	@ (8000688 <MX_ETH_Init+0x88>)
 8000624:	2200      	movs	r2, #0
 8000626:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000628:	4b17      	ldr	r3, [pc, #92]	@ (8000688 <MX_ETH_Init+0x88>)
 800062a:	2200      	movs	r2, #0
 800062c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800062e:	4b14      	ldr	r3, [pc, #80]	@ (8000680 <MX_ETH_Init+0x80>)
 8000630:	4a15      	ldr	r2, [pc, #84]	@ (8000688 <MX_ETH_Init+0x88>)
 8000632:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000634:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <MX_ETH_Init+0x80>)
 8000636:	2201      	movs	r2, #1
 8000638:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800063a:	4b11      	ldr	r3, [pc, #68]	@ (8000680 <MX_ETH_Init+0x80>)
 800063c:	4a13      	ldr	r2, [pc, #76]	@ (800068c <MX_ETH_Init+0x8c>)
 800063e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000640:	4b0f      	ldr	r3, [pc, #60]	@ (8000680 <MX_ETH_Init+0x80>)
 8000642:	4a13      	ldr	r2, [pc, #76]	@ (8000690 <MX_ETH_Init+0x90>)
 8000644:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_ETH_Init+0x80>)
 8000648:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800064c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800064e:	480c      	ldr	r0, [pc, #48]	@ (8000680 <MX_ETH_Init+0x80>)
 8000650:	f002 f99a 	bl	8002988 <HAL_ETH_Init>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800065a:	f000 fe5f 	bl	800131c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800065e:	2238      	movs	r2, #56	@ 0x38
 8000660:	2100      	movs	r1, #0
 8000662:	480c      	ldr	r0, [pc, #48]	@ (8000694 <MX_ETH_Init+0x94>)
 8000664:	f00b f93e 	bl	800b8e4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000668:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <MX_ETH_Init+0x94>)
 800066a:	2221      	movs	r2, #33	@ 0x21
 800066c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_ETH_Init+0x94>)
 8000670:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000674:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000676:	4b07      	ldr	r3, [pc, #28]	@ (8000694 <MX_ETH_Init+0x94>)
 8000678:	2200      	movs	r2, #0
 800067a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	24000184 	.word	0x24000184
 8000684:	40028000 	.word	0x40028000
 8000688:	24000234 	.word	0x24000234
 800068c:	240000d0 	.word	0x240000d0
 8000690:	24000070 	.word	0x24000070
 8000694:	2400014c 	.word	0x2400014c

08000698 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b08e      	sub	sp, #56	@ 0x38
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a59      	ldr	r2, [pc, #356]	@ (800081c <HAL_ETH_MspInit+0x184>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	f040 80ab 	bne.w	8000812 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80006bc:	4b58      	ldr	r3, [pc, #352]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006c2:	4a57      	ldr	r2, [pc, #348]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006c8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006cc:	4b54      	ldr	r3, [pc, #336]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006ce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80006d6:	623b      	str	r3, [r7, #32]
 80006d8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80006da:	4b51      	ldr	r3, [pc, #324]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006e0:	4a4f      	ldr	r2, [pc, #316]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006ea:	4b4d      	ldr	r3, [pc, #308]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80006f4:	61fb      	str	r3, [r7, #28]
 80006f6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80006f8:	4b49      	ldr	r3, [pc, #292]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 80006fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006fe:	4a48      	ldr	r2, [pc, #288]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000704:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000708:	4b45      	ldr	r3, [pc, #276]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 800070a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800070e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000712:	61bb      	str	r3, [r7, #24]
 8000714:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000716:	4b42      	ldr	r3, [pc, #264]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800071c:	4a40      	ldr	r2, [pc, #256]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 800071e:	f043 0304 	orr.w	r3, r3, #4
 8000722:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000726:	4b3e      	ldr	r3, [pc, #248]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800072c:	f003 0304 	and.w	r3, r3, #4
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000734:	4b3a      	ldr	r3, [pc, #232]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000736:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800073a:	4a39      	ldr	r2, [pc, #228]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000744:	4b36      	ldr	r3, [pc, #216]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000746:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b33      	ldr	r3, [pc, #204]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000758:	4a31      	ldr	r2, [pc, #196]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 800075a:	f043 0302 	orr.w	r3, r3, #2
 800075e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000762:	4b2f      	ldr	r3, [pc, #188]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000768:	f003 0302 	and.w	r3, r3, #2
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000770:	4b2b      	ldr	r3, [pc, #172]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000772:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000776:	4a2a      	ldr	r2, [pc, #168]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800077c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000780:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <HAL_ETH_MspInit+0x188>)
 8000782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800078e:	2332      	movs	r3, #50	@ 0x32
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000792:	2302      	movs	r3, #2
 8000794:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079a:	2300      	movs	r3, #0
 800079c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800079e:	230b      	movs	r3, #11
 80007a0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007a6:	4619      	mov	r1, r3
 80007a8:	481e      	ldr	r0, [pc, #120]	@ (8000824 <HAL_ETH_MspInit+0x18c>)
 80007aa:	f003 f885 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007ae:	2386      	movs	r3, #134	@ 0x86
 80007b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b2:	2302      	movs	r3, #2
 80007b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ba:	2300      	movs	r3, #0
 80007bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007be:	230b      	movs	r3, #11
 80007c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007c6:	4619      	mov	r1, r3
 80007c8:	4817      	ldr	r0, [pc, #92]	@ (8000828 <HAL_ETH_MspInit+0x190>)
 80007ca:	f003 f875 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d4:	2302      	movs	r3, #2
 80007d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	2300      	movs	r3, #0
 80007de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007e0:	230b      	movs	r3, #11
 80007e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007e8:	4619      	mov	r1, r3
 80007ea:	4810      	ldr	r0, [pc, #64]	@ (800082c <HAL_ETH_MspInit+0x194>)
 80007ec:	f003 f864 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007f0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	2302      	movs	r3, #2
 80007f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2300      	movs	r3, #0
 8000800:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000802:	230b      	movs	r3, #11
 8000804:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800080a:	4619      	mov	r1, r3
 800080c:	4808      	ldr	r0, [pc, #32]	@ (8000830 <HAL_ETH_MspInit+0x198>)
 800080e:	f003 f853 	bl	80038b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8000812:	bf00      	nop
 8000814:	3738      	adds	r7, #56	@ 0x38
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40028000 	.word	0x40028000
 8000820:	58024400 	.word	0x58024400
 8000824:	58020800 	.word	0x58020800
 8000828:	58020000 	.word	0x58020000
 800082c:	58020400 	.word	0x58020400
 8000830:	58021800 	.word	0x58021800

08000834 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000838:	4b2e      	ldr	r3, [pc, #184]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800083a:	4a2f      	ldr	r2, [pc, #188]	@ (80008f8 <MX_FDCAN1_Init+0xc4>)
 800083c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800083e:	4b2d      	ldr	r3, [pc, #180]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000844:	4b2b      	ldr	r3, [pc, #172]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800084a:	4b2a      	ldr	r3, [pc, #168]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800084c:	2200      	movs	r2, #0
 800084e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000850:	4b28      	ldr	r3, [pc, #160]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000852:	2200      	movs	r2, #0
 8000854:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000856:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000858:	2200      	movs	r2, #0
 800085a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800085c:	4b25      	ldr	r3, [pc, #148]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800085e:	2210      	movs	r2, #16
 8000860:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000862:	4b24      	ldr	r3, [pc, #144]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000864:	2201      	movs	r2, #1
 8000866:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800086a:	2202      	movs	r2, #2
 800086c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000870:	2202      	movs	r2, #2
 8000872:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000876:	2201      	movs	r2, #1
 8000878:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800087a:	4b1e      	ldr	r3, [pc, #120]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800087c:	2201      	movs	r2, #1
 800087e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000880:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000882:	2201      	movs	r2, #1
 8000884:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000886:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000888:	2201      	movs	r2, #1
 800088a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800088c:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800088e:	2200      	movs	r2, #0
 8000890:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000892:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 8000894:	2200      	movs	r2, #0
 8000896:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000898:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 800089a:	2200      	movs	r2, #0
 800089c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800089e:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80008a4:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008a6:	2204      	movs	r2, #4
 80008a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80008b0:	4b10      	ldr	r3, [pc, #64]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008b2:	2204      	movs	r2, #4
 80008b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80008bc:	4b0d      	ldr	r3, [pc, #52]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008be:	2204      	movs	r2, #4
 80008c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80008c8:	4b0a      	ldr	r3, [pc, #40]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80008d4:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008dc:	2204      	movs	r2, #4
 80008de:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_FDCAN1_Init+0xc0>)
 80008e2:	f002 fc85 	bl	80031f0 <HAL_FDCAN_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80008ec:	f000 fd16 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	2400023c 	.word	0x2400023c
 80008f8:	4000a000 	.word	0x4000a000

080008fc <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000900:	4b2e      	ldr	r3, [pc, #184]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000902:	4a2f      	ldr	r2, [pc, #188]	@ (80009c0 <MX_FDCAN2_Init+0xc4>)
 8000904:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000906:	4b2d      	ldr	r3, [pc, #180]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800090c:	4b2b      	ldr	r3, [pc, #172]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000912:	4b2a      	ldr	r3, [pc, #168]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000914:	2200      	movs	r2, #0
 8000916:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000918:	4b28      	ldr	r3, [pc, #160]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800091a:	2200      	movs	r2, #0
 800091c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800091e:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000920:	2200      	movs	r2, #0
 8000922:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000924:	4b25      	ldr	r3, [pc, #148]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000926:	2210      	movs	r2, #16
 8000928:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800092a:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800092c:	2201      	movs	r2, #1
 800092e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8000930:	4b22      	ldr	r3, [pc, #136]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000932:	2202      	movs	r2, #2
 8000934:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000938:	2202      	movs	r2, #2
 800093a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800093e:	2201      	movs	r2, #1
 8000940:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000942:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000944:	2201      	movs	r2, #1
 8000946:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000948:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800094a:	2201      	movs	r2, #1
 800094c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800094e:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000950:	2201      	movs	r2, #1
 8000952:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000956:	2200      	movs	r2, #0
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800095a:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800095c:	2200      	movs	r2, #0
 800095e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000960:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000962:	2200      	movs	r2, #0
 8000964:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000966:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000968:	2200      	movs	r2, #0
 800096a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800096c:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800096e:	2204      	movs	r2, #4
 8000970:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000972:	4b12      	ldr	r3, [pc, #72]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000974:	2200      	movs	r2, #0
 8000976:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000978:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800097a:	2204      	movs	r2, #4
 800097c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800097e:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000980:	2200      	movs	r2, #0
 8000982:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000984:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000986:	2204      	movs	r2, #4
 8000988:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800098a:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800098c:	2200      	movs	r2, #0
 800098e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000990:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000992:	2200      	movs	r2, #0
 8000994:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 8000998:	2200      	movs	r2, #0
 800099a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800099c:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80009a2:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 80009a4:	2204      	movs	r2, #4
 80009a6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80009a8:	4804      	ldr	r0, [pc, #16]	@ (80009bc <MX_FDCAN2_Init+0xc0>)
 80009aa:	f002 fc21 	bl	80031f0 <HAL_FDCAN_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 80009b4:	f000 fcb2 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	240002dc 	.word	0x240002dc
 80009c0:	4000a400 	.word	0x4000a400

080009c4 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b0ba      	sub	sp, #232	@ 0xe8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009dc:	f107 0318 	add.w	r3, r7, #24
 80009e0:	22b8      	movs	r2, #184	@ 0xb8
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f00a ff7d 	bl	800b8e4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4a57      	ldr	r2, [pc, #348]	@ (8000b4c <HAL_FDCAN_MspInit+0x188>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d150      	bne.n	8000a96 <HAL_FDCAN_MspInit+0xd2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80009f4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80009f8:	f04f 0300 	mov.w	r3, #0
 80009fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000a00:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a08:	f107 0318 	add.w	r3, r7, #24
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f005 fc7b 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000a18:	f000 fc80 	bl	800131c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000a1c:	4b4c      	ldr	r3, [pc, #304]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	3301      	adds	r3, #1
 8000a22:	4a4b      	ldr	r2, [pc, #300]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000a24:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000a26:	4b4a      	ldr	r3, [pc, #296]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d10e      	bne.n	8000a4c <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a2e:	4b49      	ldr	r3, [pc, #292]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a30:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a34:	4a47      	ldr	r2, [pc, #284]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a3a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000a3e:	4b45      	ldr	r3, [pc, #276]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a40:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a48:	617b      	str	r3, [r7, #20]
 8000a4a:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a4c:	4b41      	ldr	r3, [pc, #260]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a52:	4a40      	ldr	r2, [pc, #256]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a54:	f043 0308 	orr.w	r3, r3, #8
 8000a58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a5c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a70:	2302      	movs	r3, #2
 8000a72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000a82:	2309      	movs	r3, #9
 8000a84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a88:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	4832      	ldr	r0, [pc, #200]	@ (8000b58 <HAL_FDCAN_MspInit+0x194>)
 8000a90:	f002 ff12 	bl	80038b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000a94:	e055      	b.n	8000b42 <HAL_FDCAN_MspInit+0x17e>
  else if(fdcanHandle->Instance==FDCAN2)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a30      	ldr	r2, [pc, #192]	@ (8000b5c <HAL_FDCAN_MspInit+0x198>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d150      	bne.n	8000b42 <HAL_FDCAN_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000aa0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000aa4:	f04f 0300 	mov.w	r3, #0
 8000aa8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000aac:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ab0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab4:	f107 0318 	add.w	r3, r7, #24
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f005 fc25 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <HAL_FDCAN_MspInit+0x104>
      Error_Handler();
 8000ac4:	f000 fc2a 	bl	800131c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000ac8:	4b21      	ldr	r3, [pc, #132]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	3301      	adds	r3, #1
 8000ace:	4a20      	ldr	r2, [pc, #128]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000ad0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <HAL_FDCAN_MspInit+0x18c>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d10e      	bne.n	8000af8 <HAL_FDCAN_MspInit+0x134>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ada:	4b1e      	ldr	r3, [pc, #120]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000adc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000ae0:	4a1c      	ldr	r2, [pc, #112]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000ae2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ae6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000aea:	4b1a      	ldr	r3, [pc, #104]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000aec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000af8:	4b16      	ldr	r3, [pc, #88]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afe:	4a15      	ldr	r2, [pc, #84]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000b00:	f043 0302 	orr.w	r3, r3, #2
 8000b04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b08:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <HAL_FDCAN_MspInit+0x190>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	60bb      	str	r3, [r7, #8]
 8000b14:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 8000b16:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8000b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	2300      	movs	r3, #0
 8000b26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000b30:	2309      	movs	r3, #9
 8000b32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b36:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4808      	ldr	r0, [pc, #32]	@ (8000b60 <HAL_FDCAN_MspInit+0x19c>)
 8000b3e:	f002 febb 	bl	80038b8 <HAL_GPIO_Init>
}
 8000b42:	bf00      	nop
 8000b44:	37e8      	adds	r7, #232	@ 0xe8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	4000a000 	.word	0x4000a000
 8000b50:	2400037c 	.word	0x2400037c
 8000b54:	58024400 	.word	0x58024400
 8000b58:	58020c00 	.word	0x58020c00
 8000b5c:	4000a400 	.word	0x4000a400
 8000b60:	58020400 	.word	0x58020400

08000b64 <__io_putchar>:
#ifndef __PRINTF_REDIR_H
#define __PRINTF_REDIR_H

#include "usart.h"

int __io_putchar(int ch){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000b6c:	1d39      	adds	r1, r7, #4
 8000b6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b72:	2201      	movs	r2, #1
 8000b74:	4803      	ldr	r0, [pc, #12]	@ (8000b84 <__io_putchar+0x20>)
 8000b76:	f007 fcc1 	bl	80084fc <HAL_UART_Transmit>

  return ch;
 8000b7a:	687b      	ldr	r3, [r7, #4]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	24000820 	.word	0x24000820

08000b88 <MPU6050_Read_Accel>:
/**
 * @brief 
 * 
 */
void MPU6050_Read_Accel (mpu6050_data *mpu_data)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b088      	sub	sp, #32
 8000b8c:	af04      	add	r7, sp, #16
 8000b8e:	6078      	str	r0, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H (0x3B) register
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, Rec_Data, 6, 1000);
 8000b90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b94:	9302      	str	r3, [sp, #8]
 8000b96:	2306      	movs	r3, #6
 8000b98:	9301      	str	r3, [sp, #4]
 8000b9a:	f107 0308 	add.w	r3, r7, #8
 8000b9e:	9300      	str	r3, [sp, #0]
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	223b      	movs	r2, #59	@ 0x3b
 8000ba4:	21d0      	movs	r1, #208	@ 0xd0
 8000ba6:	4826      	ldr	r0, [pc, #152]	@ (8000c40 <MPU6050_Read_Accel+0xb8>)
 8000ba8:	f003 f8e4 	bl	8003d74 <HAL_I2C_Mem_Read>

	mpu_data->Accel_X_RAW = (uint16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000bac:	7a3b      	ldrb	r3, [r7, #8]
 8000bae:	021b      	lsls	r3, r3, #8
 8000bb0:	b21a      	sxth	r2, r3
 8000bb2:	7a7b      	ldrb	r3, [r7, #9]
 8000bb4:	b21b      	sxth	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b21b      	sxth	r3, r3
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	801a      	strh	r2, [r3, #0]
	mpu_data->Accel_Y_RAW = (uint16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000bc0:	7abb      	ldrb	r3, [r7, #10]
 8000bc2:	021b      	lsls	r3, r3, #8
 8000bc4:	b21a      	sxth	r2, r3
 8000bc6:	7afb      	ldrb	r3, [r7, #11]
 8000bc8:	b21b      	sxth	r3, r3
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	805a      	strh	r2, [r3, #2]
	mpu_data->Accel_Z_RAW = (uint16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000bd4:	7b3b      	ldrb	r3, [r7, #12]
 8000bd6:	021b      	lsls	r3, r3, #8
 8000bd8:	b21a      	sxth	r2, r3
 8000bda:	7b7b      	ldrb	r3, [r7, #13]
 8000bdc:	b21b      	sxth	r3, r3
 8000bde:	4313      	orrs	r3, r2
 8000be0:	b21b      	sxth	r3, r3
 8000be2:	b29a      	uxth	r2, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	809a      	strh	r2, [r3, #4]

	mpu_data->Ax = (float)mpu_data->Accel_X_RAW/16384.0;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	881b      	ldrh	r3, [r3, #0]
 8000bec:	ee07 3a90 	vmov	s15, r3
 8000bf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bf4:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000c44 <MPU6050_Read_Accel+0xbc>
 8000bf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	edc3 7a03 	vstr	s15, [r3, #12]
	mpu_data->Ay = (float)mpu_data->Accel_Y_RAW/16384.0;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	885b      	ldrh	r3, [r3, #2]
 8000c06:	ee07 3a90 	vmov	s15, r3
 8000c0a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c0e:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000c44 <MPU6050_Read_Accel+0xbc>
 8000c12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	edc3 7a04 	vstr	s15, [r3, #16]
	mpu_data->Az = (float)mpu_data->Accel_Z_RAW/16384.0;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	889b      	ldrh	r3, [r3, #4]
 8000c20:	ee07 3a90 	vmov	s15, r3
 8000c24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000c28:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000c44 <MPU6050_Read_Accel+0xbc>
 8000c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	24000654 	.word	0x24000654
 8000c44:	46800000 	.word	0x46800000

08000c48 <MPU6050_Read_Gyro>:
/**
 * @brief 
 * 
 */
void MPU6050_Read_Gyro (mpu6050_data *mpu_data)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af04      	add	r7, sp, #16
 8000c4e:	6078      	str	r0, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, 0x43, 1, Rec_Data, 6, 1000);
 8000c50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c54:	9302      	str	r3, [sp, #8]
 8000c56:	2306      	movs	r3, #6
 8000c58:	9301      	str	r3, [sp, #4]
 8000c5a:	f107 0308 	add.w	r3, r7, #8
 8000c5e:	9300      	str	r3, [sp, #0]
 8000c60:	2301      	movs	r3, #1
 8000c62:	2243      	movs	r2, #67	@ 0x43
 8000c64:	21d0      	movs	r1, #208	@ 0xd0
 8000c66:	4826      	ldr	r0, [pc, #152]	@ (8000d00 <MPU6050_Read_Gyro+0xb8>)
 8000c68:	f003 f884 	bl	8003d74 <HAL_I2C_Mem_Read>

	mpu_data->Gyro_X_RAW = (uint16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000c6c:	7a3b      	ldrb	r3, [r7, #8]
 8000c6e:	021b      	lsls	r3, r3, #8
 8000c70:	b21a      	sxth	r2, r3
 8000c72:	7a7b      	ldrb	r3, [r7, #9]
 8000c74:	b21b      	sxth	r3, r3
 8000c76:	4313      	orrs	r3, r2
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	80da      	strh	r2, [r3, #6]
	mpu_data->Gyro_Y_RAW = (uint16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000c80:	7abb      	ldrb	r3, [r7, #10]
 8000c82:	021b      	lsls	r3, r3, #8
 8000c84:	b21a      	sxth	r2, r3
 8000c86:	7afb      	ldrb	r3, [r7, #11]
 8000c88:	b21b      	sxth	r3, r3
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	b21b      	sxth	r3, r3
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	811a      	strh	r2, [r3, #8]
	mpu_data->Gyro_Z_RAW = (uint16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8000c94:	7b3b      	ldrb	r3, [r7, #12]
 8000c96:	021b      	lsls	r3, r3, #8
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	7b7b      	ldrb	r3, [r7, #13]
 8000c9c:	b21b      	sxth	r3, r3
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	815a      	strh	r2, [r3, #10]

	mpu_data->Gx = (float)mpu_data->Gyro_X_RAW/131.0;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	88db      	ldrh	r3, [r3, #6]
 8000cac:	ee07 3a90 	vmov	s15, r3
 8000cb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cb4:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000d04 <MPU6050_Read_Gyro+0xbc>
 8000cb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	edc3 7a06 	vstr	s15, [r3, #24]
	mpu_data->Gy = (float)mpu_data->Gyro_Y_RAW/131.0;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	891b      	ldrh	r3, [r3, #8]
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cce:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8000d04 <MPU6050_Read_Gyro+0xbc>
 8000cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	edc3 7a07 	vstr	s15, [r3, #28]
	mpu_data->Gz = (float)mpu_data->Gyro_Z_RAW/131.0;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	895b      	ldrh	r3, [r3, #10]
 8000ce0:	ee07 3a90 	vmov	s15, r3
 8000ce4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ce8:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000d04 <MPU6050_Read_Gyro+0xbc>
 8000cec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	24000654 	.word	0x24000654
 8000d04:	43030000 	.word	0x43030000

08000d08 <MPU6050_update_data>:

void MPU6050_update_data(mpu6050_data *mpu_data){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
      MPU6050_Read_Accel(mpu_data);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ff39 	bl	8000b88 <MPU6050_Read_Accel>
      MPU6050_Read_Gyro(mpu_data);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ff96 	bl	8000c48 <MPU6050_Read_Gyro>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d34:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <vApplicationGetIdleTaskMemory+0x30>)
 8000d3a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2280      	movs	r2, #128	@ 0x80
 8000d40:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d42:	bf00      	nop
 8000d44:	3714      	adds	r7, #20
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	240003b4 	.word	0x240003b4
 8000d54:	24000454 	.word	0x24000454

08000d58 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d58:	b5b0      	push	{r4, r5, r7, lr}
 8000d5a:	b09c      	sub	sp, #112	@ 0x70
 8000d5c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of mpu_task */
  osThreadDef(mpu_task, mpu, osPriorityNormal, 0, 128);
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <MX_FREERTOS_Init+0xa4>)
 8000d60:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000d64:	461d      	mov	r5, r3
 8000d66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mpu_taskHandle = osThreadCreate(osThread(mpu_task), NULL);
 8000d72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d76:	2100      	movs	r1, #0
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f009 fa34 	bl	800a1e6 <osThreadCreate>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	4a1f      	ldr	r2, [pc, #124]	@ (8000e00 <MX_FREERTOS_Init+0xa8>)
 8000d82:	6013      	str	r3, [r2, #0]

  /* definition and creation of printf_task */
  osThreadDef(printf_task, print_to_usb, osPriorityLow, 0, 128);
 8000d84:	4b1f      	ldr	r3, [pc, #124]	@ (8000e04 <MX_FREERTOS_Init+0xac>)
 8000d86:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000d8a:	461d      	mov	r5, r3
 8000d8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  printf_taskHandle = osThreadCreate(osThread(printf_task), NULL);
 8000d98:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f009 fa21 	bl	800a1e6 <osThreadCreate>
 8000da4:	4603      	mov	r3, r0
 8000da6:	4a18      	ldr	r2, [pc, #96]	@ (8000e08 <MX_FREERTOS_Init+0xb0>)
 8000da8:	6013      	str	r3, [r2, #0]

  /* definition and creation of hip_motor_task */
  osThreadDef(hip_motor_task, hip_motor, osPriorityNormal, 0, 128);
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <MX_FREERTOS_Init+0xb4>)
 8000dac:	f107 041c 	add.w	r4, r7, #28
 8000db0:	461d      	mov	r5, r3
 8000db2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000db4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000db6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  hip_motor_taskHandle = osThreadCreate(osThread(hip_motor_task), NULL);
 8000dbe:	f107 031c 	add.w	r3, r7, #28
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f009 fa0e 	bl	800a1e6 <osThreadCreate>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	4a10      	ldr	r2, [pc, #64]	@ (8000e10 <MX_FREERTOS_Init+0xb8>)
 8000dce:	6013      	str	r3, [r2, #0]

  /* definition and creation of ankle_motor_tas */
  osThreadDef(ankle_motor_tas, ankle_motor, osPriorityNormal, 0, 128);
 8000dd0:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <MX_FREERTOS_Init+0xbc>)
 8000dd2:	463c      	mov	r4, r7
 8000dd4:	461d      	mov	r5, r3
 8000dd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ankle_motor_tasHandle = osThreadCreate(osThread(ankle_motor_tas), NULL);
 8000de2:	463b      	mov	r3, r7
 8000de4:	2100      	movs	r1, #0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f009 f9fd 	bl	800a1e6 <osThreadCreate>
 8000dec:	4603      	mov	r3, r0
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <MX_FREERTOS_Init+0xc0>)
 8000df0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000df2:	bf00      	nop
 8000df4:	3770      	adds	r7, #112	@ 0x70
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bdb0      	pop	{r4, r5, r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	0800bf38 	.word	0x0800bf38
 8000e00:	240003a4 	.word	0x240003a4
 8000e04:	0800bf60 	.word	0x0800bf60
 8000e08:	240003a8 	.word	0x240003a8
 8000e0c:	0800bf8c 	.word	0x0800bf8c
 8000e10:	240003ac 	.word	0x240003ac
 8000e14:	0800bfb8 	.word	0x0800bfb8
 8000e18:	240003b0 	.word	0x240003b0

08000e1c <mpu>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_mpu */
void mpu(void const * argument)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN mpu */
  /* Infinite loop */
  for(;;)
  {
    printf("mpu_task \r\n");
 8000e24:	4803      	ldr	r0, [pc, #12]	@ (8000e34 <mpu+0x18>)
 8000e26:	f00a fc7d 	bl	800b724 <puts>
    MPU6050_update_data(&mpu_data);
 8000e2a:	4803      	ldr	r0, [pc, #12]	@ (8000e38 <mpu+0x1c>)
 8000e2c:	f7ff ff6c 	bl	8000d08 <MPU6050_update_data>
    printf("mpu_task \r\n");
 8000e30:	bf00      	nop
 8000e32:	e7f7      	b.n	8000e24 <mpu+0x8>
 8000e34:	0800bfd4 	.word	0x0800bfd4
 8000e38:	24000380 	.word	0x24000380

08000e3c <print_to_usb>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_print_to_usb */
void print_to_usb(void const * argument)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN print_to_usb */
  /* Infinite loop */
  for(;;)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <print_to_usb+0x8>

08000e48 <hip_motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_hip_motor */
void hip_motor(void const * argument)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN hip_motor */
  /* Infinite loop */
  for(;;)
  {
    printf("hip motor task \r\n");
 8000e50:	4801      	ldr	r0, [pc, #4]	@ (8000e58 <hip_motor+0x10>)
 8000e52:	f00a fc67 	bl	800b724 <puts>
 8000e56:	e7fb      	b.n	8000e50 <hip_motor+0x8>
 8000e58:	0800bfe0 	.word	0x0800bfe0

08000e5c <ankle_motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ankle_motor */
void ankle_motor(void const * argument)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ankle_motor */
  /* Infinite loop */
  for(;;)
  {
    printf("ankle motor task \r\n");
 8000e64:	4801      	ldr	r0, [pc, #4]	@ (8000e6c <ankle_motor+0x10>)
 8000e66:	f00a fc5d 	bl	800b724 <puts>
 8000e6a:	e7fb      	b.n	8000e64 <ankle_motor+0x8>
 8000e6c:	0800bff4 	.word	0x0800bff4

08000e70 <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USB_OTG_HS_VBUS
     PA10   ------> USB_OTG_HS_ID
*/
void MX_GPIO_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b08c      	sub	sp, #48	@ 0x30
 8000e74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	605a      	str	r2, [r3, #4]
 8000e80:	609a      	str	r2, [r3, #8]
 8000e82:	60da      	str	r2, [r3, #12]
 8000e84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	4b71      	ldr	r3, [pc, #452]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000e88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8c:	4a6f      	ldr	r2, [pc, #444]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000e8e:	f043 0304 	orr.w	r3, r3, #4
 8000e92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e96:	4b6d      	ldr	r3, [pc, #436]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	61bb      	str	r3, [r7, #24]
 8000ea2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ea4:	4b69      	ldr	r3, [pc, #420]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ea6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eaa:	4a68      	ldr	r2, [pc, #416]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000eac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb4:	4b65      	ldr	r3, [pc, #404]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ebe:	617b      	str	r3, [r7, #20]
 8000ec0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	4b62      	ldr	r3, [pc, #392]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec8:	4a60      	ldr	r2, [pc, #384]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ed2:	4b5e      	ldr	r3, [pc, #376]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee0:	4b5a      	ldr	r3, [pc, #360]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee6:	4a59      	ldr	r2, [pc, #356]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ee8:	f043 0302 	orr.w	r3, r3, #2
 8000eec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ef0:	4b56      	ldr	r3, [pc, #344]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000efe:	4b53      	ldr	r3, [pc, #332]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f04:	4a51      	ldr	r2, [pc, #324]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f06:	f043 0308 	orr.w	r3, r3, #8
 8000f0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0e:	4b4f      	ldr	r3, [pc, #316]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f14:	f003 0308 	and.w	r3, r3, #8
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f22:	4a4a      	ldr	r2, [pc, #296]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f2c:	4b47      	ldr	r3, [pc, #284]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f3a:	4b44      	ldr	r3, [pc, #272]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f40:	4a42      	ldr	r2, [pc, #264]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f42:	f043 0310 	orr.w	r3, r3, #16
 8000f46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f4a:	4b40      	ldr	r3, [pc, #256]	@ (800104c <MX_GPIO_Init+0x1dc>)
 8000f4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f50:	f003 0310 	and.w	r3, r3, #16
 8000f54:	603b      	str	r3, [r7, #0]
 8000f56:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000f5e:	483c      	ldr	r0, [pc, #240]	@ (8001050 <MX_GPIO_Init+0x1e0>)
 8000f60:	f002 fe52 	bl	8003c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f6a:	483a      	ldr	r0, [pc, #232]	@ (8001054 <MX_GPIO_Init+0x1e4>)
 8000f6c:	f002 fe4c 	bl	8003c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2102      	movs	r1, #2
 8000f74:	4838      	ldr	r0, [pc, #224]	@ (8001058 <MX_GPIO_Init+0x1e8>)
 8000f76:	f002 fe47 	bl	8003c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4833      	ldr	r0, [pc, #204]	@ (800105c <MX_GPIO_Init+0x1ec>)
 8000f90:	f002 fc92 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000f94:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa6:	f107 031c 	add.w	r3, r7, #28
 8000faa:	4619      	mov	r1, r3
 8000fac:	4828      	ldr	r0, [pc, #160]	@ (8001050 <MX_GPIO_Init+0x1e0>)
 8000fae:	f002 fc83 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000fb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000fc4:	f107 031c 	add.w	r3, r7, #28
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4822      	ldr	r0, [pc, #136]	@ (8001054 <MX_GPIO_Init+0x1e4>)
 8000fcc:	f002 fc74 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000fd0:	2380      	movs	r3, #128	@ 0x80
 8000fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	481e      	ldr	r0, [pc, #120]	@ (8001060 <MX_GPIO_Init+0x1f0>)
 8000fe6:	f002 fc67 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000fea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4819      	ldr	r0, [pc, #100]	@ (8001064 <MX_GPIO_Init+0x1f4>)
 8001000:	f002 fc5a 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8001004:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8001016:	230a      	movs	r3, #10
 8001018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	4810      	ldr	r0, [pc, #64]	@ (8001064 <MX_GPIO_Init+0x1f4>)
 8001022:	f002 fc49 	bl	80038b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8001026:	2302      	movs	r3, #2
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102a:	2301      	movs	r3, #1
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001032:	2300      	movs	r3, #0
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8001036:	f107 031c 	add.w	r3, r7, #28
 800103a:	4619      	mov	r1, r3
 800103c:	4806      	ldr	r0, [pc, #24]	@ (8001058 <MX_GPIO_Init+0x1e8>)
 800103e:	f002 fc3b 	bl	80038b8 <HAL_GPIO_Init>

}
 8001042:	bf00      	nop
 8001044:	3730      	adds	r7, #48	@ 0x30
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	58024400 	.word	0x58024400
 8001050:	58020400 	.word	0x58020400
 8001054:	58020c00 	.word	0x58020c00
 8001058:	58021000 	.word	0x58021000
 800105c:	58020800 	.word	0x58020800
 8001060:	58021800 	.word	0x58021800
 8001064:	58020000 	.word	0x58020000

08001068 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <MX_I2C1_Init+0x74>)
 800106e:	4a1c      	ldr	r2, [pc, #112]	@ (80010e0 <MX_I2C1_Init+0x78>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60404E72;
 8001072:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001074:	4a1b      	ldr	r2, [pc, #108]	@ (80010e4 <MX_I2C1_Init+0x7c>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001078:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <MX_I2C1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107e:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001080:	2201      	movs	r2, #1
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_I2C1_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_I2C1_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a2:	480e      	ldr	r0, [pc, #56]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010a4:	f002 fdca 	bl	8003c3c <HAL_I2C_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ae:	f000 f935 	bl	800131c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010b2:	2100      	movs	r1, #0
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010b6:	f004 f8ad 	bl	8005214 <HAL_I2CEx_ConfigAnalogFilter>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010c0:	f000 f92c 	bl	800131c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010c4:	2100      	movs	r1, #0
 80010c6:	4805      	ldr	r0, [pc, #20]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010c8:	f004 f8ef 	bl	80052aa <HAL_I2CEx_ConfigDigitalFilter>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010d2:	f000 f923 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	24000654 	.word	0x24000654
 80010e0:	40005400 	.word	0x40005400
 80010e4:	60404e72 	.word	0x60404e72

080010e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b0b8      	sub	sp, #224	@ 0xe0
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	22b8      	movs	r2, #184	@ 0xb8
 8001106:	2100      	movs	r1, #0
 8001108:	4618      	mov	r0, r3
 800110a:	f00a fbeb 	bl	800b8e4 <memset>
  if(i2cHandle->Instance==I2C1)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a2f      	ldr	r2, [pc, #188]	@ (80011d0 <HAL_I2C_MspInit+0xe8>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d156      	bne.n	80011c6 <HAL_I2C_MspInit+0xde>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001118:	f04f 0208 	mov.w	r2, #8
 800111c:	f04f 0300 	mov.w	r3, #0
 8001120:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8001124:	2300      	movs	r3, #0
 8001126:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	4618      	mov	r0, r3
 8001130:	f005 f8ea 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800113a:	f000 f8ef 	bl	800131c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800113e:	4b25      	ldr	r3, [pc, #148]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 8001140:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001144:	4a23      	ldr	r2, [pc, #140]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 8001146:	f043 0302 	orr.w	r3, r3, #2
 800114a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800114e:	4b21      	ldr	r3, [pc, #132]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 8001150:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800115c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001160:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001164:	2312      	movs	r3, #18
 8001166:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	2300      	movs	r3, #0
 8001172:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001176:	2304      	movs	r3, #4
 8001178:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001180:	4619      	mov	r1, r3
 8001182:	4815      	ldr	r0, [pc, #84]	@ (80011d8 <HAL_I2C_MspInit+0xf0>)
 8001184:	f002 fb98 	bl	80038b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001188:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 800118a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800118e:	4a11      	ldr	r2, [pc, #68]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 8001190:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001194:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001198:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <HAL_I2C_MspInit+0xec>)
 800119a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800119e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2105      	movs	r1, #5
 80011aa:	201f      	movs	r0, #31
 80011ac:	f000 fe52 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80011b0:	201f      	movs	r0, #31
 80011b2:	f000 fe69 	bl	8001e88 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2105      	movs	r1, #5
 80011ba:	2020      	movs	r0, #32
 80011bc:	f000 fe4a 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80011c0:	2020      	movs	r0, #32
 80011c2:	f000 fe61 	bl	8001e88 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011c6:	bf00      	nop
 80011c8:	37e0      	adds	r7, #224	@ 0xe0
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40005400 	.word	0x40005400
 80011d4:	58024400 	.word	0x58024400
 80011d8:	58020400 	.word	0x58020400

080011dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e0:	f000 fd10 	bl	8001c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e4:	f000 f818 	bl	8001218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e8:	f7ff fe42 	bl	8000e70 <MX_GPIO_Init>
  MX_ETH_Init();
 80011ec:	f7ff fa08 	bl	8000600 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80011f0:	f000 fb26 	bl	8001840 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 80011f4:	f000 fcd4 	bl	8001ba0 <MX_USB_OTG_HS_USB_Init>
  MX_FDCAN1_Init();
 80011f8:	f7ff fb1c 	bl	8000834 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 80011fc:	f7ff ff34 	bl	8001068 <MX_I2C1_Init>
  MX_UART4_Init();
 8001200:	f000 fa86 	bl	8001710 <MX_UART4_Init>
  MX_UART5_Init();
 8001204:	f000 fad0 	bl	80017a8 <MX_UART5_Init>
  MX_FDCAN2_Init();
 8001208:	f7ff fb78 	bl	80008fc <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800120c:	f7ff fda4 	bl	8000d58 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001210:	f008 ffe2 	bl	800a1d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <main+0x38>

08001218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b09c      	sub	sp, #112	@ 0x70
 800121c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001222:	224c      	movs	r2, #76	@ 0x4c
 8001224:	2100      	movs	r1, #0
 8001226:	4618      	mov	r0, r3
 8001228:	f00a fb5c 	bl	800b8e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	2220      	movs	r2, #32
 8001230:	2100      	movs	r1, #0
 8001232:	4618      	mov	r0, r3
 8001234:	f00a fb56 	bl	800b8e4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001238:	2002      	movs	r0, #2
 800123a:	f004 f883 	bl	8005344 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4b2c      	ldr	r3, [pc, #176]	@ (80012f4 <SystemClock_Config+0xdc>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a2b      	ldr	r2, [pc, #172]	@ (80012f4 <SystemClock_Config+0xdc>)
 8001248:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800124c:	6193      	str	r3, [r2, #24]
 800124e:	4b29      	ldr	r3, [pc, #164]	@ (80012f4 <SystemClock_Config+0xdc>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800125a:	bf00      	nop
 800125c:	4b25      	ldr	r3, [pc, #148]	@ (80012f4 <SystemClock_Config+0xdc>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001268:	d1f8      	bne.n	800125c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800126a:	2321      	movs	r3, #33	@ 0x21
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800126e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001274:	2301      	movs	r3, #1
 8001276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001278:	2302      	movs	r3, #2
 800127a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800127c:	2302      	movs	r3, #2
 800127e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001280:	2304      	movs	r3, #4
 8001282:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8001284:	f240 1313 	movw	r3, #275	@ 0x113
 8001288:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 800128a:	2301      	movs	r3, #1
 800128c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800128e:	2304      	movs	r3, #4
 8001290:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001292:	2302      	movs	r3, #2
 8001294:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8001296:	2304      	movs	r3, #4
 8001298:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800129a:	2300      	movs	r3, #0
 800129c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a6:	4618      	mov	r0, r3
 80012a8:	f004 f886 	bl	80053b8 <HAL_RCC_OscConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012b2:	f000 f833 	bl	800131c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b6:	233f      	movs	r3, #63	@ 0x3f
 80012b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ba:	2303      	movs	r3, #3
 80012bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80012c2:	2308      	movs	r3, #8
 80012c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012c6:	2340      	movs	r3, #64	@ 0x40
 80012c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012ca:	2340      	movs	r3, #64	@ 0x40
 80012cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012d2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012d4:	2340      	movs	r3, #64	@ 0x40
 80012d6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	2103      	movs	r1, #3
 80012dc:	4618      	mov	r0, r3
 80012de:	f004 fc45 	bl	8005b6c <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80012e8:	f000 f818 	bl	800131c <Error_Handler>
  }
}
 80012ec:	bf00      	nop
 80012ee:	3770      	adds	r7, #112	@ 0x70
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	58024800 	.word	0x58024800

080012f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d101      	bne.n	800130e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800130a:	f000 fcb7 	bl	8001c7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40001000 	.word	0x40001000

0800131c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001320:	b672      	cpsid	i
}
 8001322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <Error_Handler+0x8>

08001328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132e:	4b0c      	ldr	r3, [pc, #48]	@ (8001360 <HAL_MspInit+0x38>)
 8001330:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001334:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <HAL_MspInit+0x38>)
 8001336:	f043 0302 	orr.w	r3, r3, #2
 800133a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800133e:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <HAL_MspInit+0x38>)
 8001340:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800134c:	2200      	movs	r2, #0
 800134e:	210f      	movs	r1, #15
 8001350:	f06f 0001 	mvn.w	r0, #1
 8001354:	f000 fd7e 	bl	8001e54 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	58024400 	.word	0x58024400

08001364 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b090      	sub	sp, #64	@ 0x40
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b0f      	cmp	r3, #15
 8001370:	d827      	bhi.n	80013c2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001372:	2200      	movs	r2, #0
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	2036      	movs	r0, #54	@ 0x36
 8001378:	f000 fd6c 	bl	8001e54 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800137c:	2036      	movs	r0, #54	@ 0x36
 800137e:	f000 fd83 	bl	8001e88 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001382:	4a29      	ldr	r2, [pc, #164]	@ (8001428 <HAL_InitTick+0xc4>)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001388:	4b28      	ldr	r3, [pc, #160]	@ (800142c <HAL_InitTick+0xc8>)
 800138a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800138e:	4a27      	ldr	r2, [pc, #156]	@ (800142c <HAL_InitTick+0xc8>)
 8001390:	f043 0310 	orr.w	r3, r3, #16
 8001394:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001398:	4b24      	ldr	r3, [pc, #144]	@ (800142c <HAL_InitTick+0xc8>)
 800139a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800139e:	f003 0310 	and.w	r3, r3, #16
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013a6:	f107 0210 	add.w	r2, r7, #16
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4611      	mov	r1, r2
 80013b0:	4618      	mov	r0, r3
 80013b2:	f004 ff67 	bl	8006284 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d106      	bne.n	80013ce <HAL_InitTick+0x6a>
 80013c0:	e001      	b.n	80013c6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e02b      	b.n	800141e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013c6:	f004 ff31 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 80013ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80013cc:	e004      	b.n	80013d8 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013ce:	f004 ff2d 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 80013d2:	4603      	mov	r3, r0
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013da:	4a15      	ldr	r2, [pc, #84]	@ (8001430 <HAL_InitTick+0xcc>)
 80013dc:	fba2 2303 	umull	r2, r3, r2, r3
 80013e0:	0c9b      	lsrs	r3, r3, #18
 80013e2:	3b01      	subs	r3, #1
 80013e4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013e6:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <HAL_InitTick+0xd0>)
 80013e8:	4a13      	ldr	r2, [pc, #76]	@ (8001438 <HAL_InitTick+0xd4>)
 80013ea:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013ec:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <HAL_InitTick+0xd0>)
 80013ee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013f2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001434 <HAL_InitTick+0xd0>)
 80013f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013f8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <HAL_InitTick+0xd0>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <HAL_InitTick+0xd0>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001406:	480b      	ldr	r0, [pc, #44]	@ (8001434 <HAL_InitTick+0xd0>)
 8001408:	f006 fd40 	bl	8007e8c <HAL_TIM_Base_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d104      	bne.n	800141c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001412:	4808      	ldr	r0, [pc, #32]	@ (8001434 <HAL_InitTick+0xd0>)
 8001414:	f006 fd9c 	bl	8007f50 <HAL_TIM_Base_Start_IT>
 8001418:	4603      	mov	r3, r0
 800141a:	e000      	b.n	800141e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800141c:	2301      	movs	r3, #1
}
 800141e:	4618      	mov	r0, r3
 8001420:	3740      	adds	r7, #64	@ 0x40
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	24000008 	.word	0x24000008
 800142c:	58024400 	.word	0x58024400
 8001430:	431bde83 	.word	0x431bde83
 8001434:	240006a8 	.word	0x240006a8
 8001438:	40001000 	.word	0x40001000

0800143c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <NMI_Handler+0x4>

08001444 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <HardFault_Handler+0x4>

0800144c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <MemManage_Handler+0x4>

08001454 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <BusFault_Handler+0x4>

0800145c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <UsageFault_Handler+0x4>

08001464 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001478:	4802      	ldr	r0, [pc, #8]	@ (8001484 <I2C1_EV_IRQHandler+0x10>)
 800147a:	f002 fd95 	bl	8003fa8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	24000654 	.word	0x24000654

08001488 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800148c:	4802      	ldr	r0, [pc, #8]	@ (8001498 <I2C1_ER_IRQHandler+0x10>)
 800148e:	f002 fda5 	bl	8003fdc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	24000654 	.word	0x24000654

0800149c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80014a0:	4802      	ldr	r0, [pc, #8]	@ (80014ac <UART4_IRQHandler+0x10>)
 80014a2:	f007 f8b9 	bl	8008618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	240006f8 	.word	0x240006f8

080014b0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80014b4:	4802      	ldr	r0, [pc, #8]	@ (80014c0 <UART5_IRQHandler+0x10>)
 80014b6:	f007 f8af 	bl	8008618 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2400078c 	.word	0x2400078c

080014c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <TIM6_DAC_IRQHandler+0x10>)
 80014ca:	f006 fdc7 	bl	800805c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	240006a8 	.word	0x240006a8

080014d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	60b9      	str	r1, [r7, #8]
 80014e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	e00a      	b.n	8001500 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014ea:	f3af 8000 	nop.w
 80014ee:	4601      	mov	r1, r0
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	1c5a      	adds	r2, r3, #1
 80014f4:	60ba      	str	r2, [r7, #8]
 80014f6:	b2ca      	uxtb	r2, r1
 80014f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	3301      	adds	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	dbf0      	blt.n	80014ea <_read+0x12>
  }

  return len;
 8001508:	687b      	ldr	r3, [r7, #4]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
 8001522:	e009      	b.n	8001538 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	1c5a      	adds	r2, r3, #1
 8001528:	60ba      	str	r2, [r7, #8]
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fb19 	bl	8000b64 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	3301      	adds	r3, #1
 8001536:	617b      	str	r3, [r7, #20]
 8001538:	697a      	ldr	r2, [r7, #20]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	429a      	cmp	r2, r3
 800153e:	dbf1      	blt.n	8001524 <_write+0x12>
  }
  return len;
 8001540:	687b      	ldr	r3, [r7, #4]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3718      	adds	r7, #24
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}

0800154a <_close>:

int _close(int file)
{
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001556:	4618      	mov	r0, r3
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001572:	605a      	str	r2, [r3, #4]
  return 0;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <_isatty>:

int _isatty(int file)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800158a:	2301      	movs	r3, #1
}
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
	...

080015b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b086      	sub	sp, #24
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015bc:	4a14      	ldr	r2, [pc, #80]	@ (8001610 <_sbrk+0x5c>)
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <_sbrk+0x60>)
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015c8:	4b13      	ldr	r3, [pc, #76]	@ (8001618 <_sbrk+0x64>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d102      	bne.n	80015d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015d0:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <_sbrk+0x64>)
 80015d2:	4a12      	ldr	r2, [pc, #72]	@ (800161c <_sbrk+0x68>)
 80015d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015d6:	4b10      	ldr	r3, [pc, #64]	@ (8001618 <_sbrk+0x64>)
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d207      	bcs.n	80015f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015e4:	f00a fa22 	bl	800ba2c <__errno>
 80015e8:	4603      	mov	r3, r0
 80015ea:	220c      	movs	r2, #12
 80015ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	e009      	b.n	8001608 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015f4:	4b08      	ldr	r3, [pc, #32]	@ (8001618 <_sbrk+0x64>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015fa:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <_sbrk+0x64>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	4a05      	ldr	r2, [pc, #20]	@ (8001618 <_sbrk+0x64>)
 8001604:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001606:	68fb      	ldr	r3, [r7, #12]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	24050000 	.word	0x24050000
 8001614:	00000400 	.word	0x00000400
 8001618:	240006f4 	.word	0x240006f4
 800161c:	24004758 	.word	0x24004758

08001620 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001624:	4b32      	ldr	r3, [pc, #200]	@ (80016f0 <SystemInit+0xd0>)
 8001626:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800162a:	4a31      	ldr	r2, [pc, #196]	@ (80016f0 <SystemInit+0xd0>)
 800162c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001630:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001634:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <SystemInit+0xd4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 030f 	and.w	r3, r3, #15
 800163c:	2b06      	cmp	r3, #6
 800163e:	d807      	bhi.n	8001650 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001640:	4b2c      	ldr	r3, [pc, #176]	@ (80016f4 <SystemInit+0xd4>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f023 030f 	bic.w	r3, r3, #15
 8001648:	4a2a      	ldr	r2, [pc, #168]	@ (80016f4 <SystemInit+0xd4>)
 800164a:	f043 0307 	orr.w	r3, r3, #7
 800164e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001650:	4b29      	ldr	r3, [pc, #164]	@ (80016f8 <SystemInit+0xd8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a28      	ldr	r2, [pc, #160]	@ (80016f8 <SystemInit+0xd8>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800165c:	4b26      	ldr	r3, [pc, #152]	@ (80016f8 <SystemInit+0xd8>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001662:	4b25      	ldr	r3, [pc, #148]	@ (80016f8 <SystemInit+0xd8>)
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	4924      	ldr	r1, [pc, #144]	@ (80016f8 <SystemInit+0xd8>)
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <SystemInit+0xdc>)
 800166a:	4013      	ands	r3, r2
 800166c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800166e:	4b21      	ldr	r3, [pc, #132]	@ (80016f4 <SystemInit+0xd4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d007      	beq.n	800168a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800167a:	4b1e      	ldr	r3, [pc, #120]	@ (80016f4 <SystemInit+0xd4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f023 030f 	bic.w	r3, r3, #15
 8001682:	4a1c      	ldr	r2, [pc, #112]	@ (80016f4 <SystemInit+0xd4>)
 8001684:	f043 0307 	orr.w	r3, r3, #7
 8001688:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <SystemInit+0xd8>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001690:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <SystemInit+0xd8>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001696:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <SystemInit+0xd8>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800169c:	4b16      	ldr	r3, [pc, #88]	@ (80016f8 <SystemInit+0xd8>)
 800169e:	4a18      	ldr	r2, [pc, #96]	@ (8001700 <SystemInit+0xe0>)
 80016a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80016a2:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <SystemInit+0xd8>)
 80016a4:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <SystemInit+0xe4>)
 80016a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80016a8:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <SystemInit+0xd8>)
 80016aa:	4a17      	ldr	r2, [pc, #92]	@ (8001708 <SystemInit+0xe8>)
 80016ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80016ae:	4b12      	ldr	r3, [pc, #72]	@ (80016f8 <SystemInit+0xd8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80016b4:	4b10      	ldr	r3, [pc, #64]	@ (80016f8 <SystemInit+0xd8>)
 80016b6:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <SystemInit+0xe8>)
 80016b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80016ba:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <SystemInit+0xd8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80016c0:	4b0d      	ldr	r3, [pc, #52]	@ (80016f8 <SystemInit+0xd8>)
 80016c2:	4a11      	ldr	r2, [pc, #68]	@ (8001708 <SystemInit+0xe8>)
 80016c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80016c6:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <SystemInit+0xd8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016cc:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <SystemInit+0xd8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a09      	ldr	r2, [pc, #36]	@ (80016f8 <SystemInit+0xd8>)
 80016d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80016d8:	4b07      	ldr	r3, [pc, #28]	@ (80016f8 <SystemInit+0xd8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80016de:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <SystemInit+0xec>)
 80016e0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80016e4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80016e6:	bf00      	nop
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	52002000 	.word	0x52002000
 80016f8:	58024400 	.word	0x58024400
 80016fc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001700:	02020200 	.word	0x02020200
 8001704:	01ff0000 	.word	0x01ff0000
 8001708:	01010280 	.word	0x01010280
 800170c:	52004000 	.word	0x52004000

08001710 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001714:	4b22      	ldr	r3, [pc, #136]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001716:	4a23      	ldr	r2, [pc, #140]	@ (80017a4 <MX_UART4_Init+0x94>)
 8001718:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800171a:	4b21      	ldr	r3, [pc, #132]	@ (80017a0 <MX_UART4_Init+0x90>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b1f      	ldr	r3, [pc, #124]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b1d      	ldr	r3, [pc, #116]	@ (80017a0 <MX_UART4_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800172e:	4b1c      	ldr	r3, [pc, #112]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <MX_UART4_Init+0x90>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001746:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001748:	2200      	movs	r2, #0
 800174a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <MX_UART4_Init+0x90>)
 800174e:	2200      	movs	r2, #0
 8001750:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001752:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <MX_UART4_Init+0x90>)
 8001754:	2200      	movs	r2, #0
 8001756:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001758:	4811      	ldr	r0, [pc, #68]	@ (80017a0 <MX_UART4_Init+0x90>)
 800175a:	f006 fe7f 	bl	800845c <HAL_UART_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001764:	f7ff fdda 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001768:	2100      	movs	r1, #0
 800176a:	480d      	ldr	r0, [pc, #52]	@ (80017a0 <MX_UART4_Init+0x90>)
 800176c:	f008 fc52 	bl	800a014 <HAL_UARTEx_SetTxFifoThreshold>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001776:	f7ff fdd1 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800177a:	2100      	movs	r1, #0
 800177c:	4808      	ldr	r0, [pc, #32]	@ (80017a0 <MX_UART4_Init+0x90>)
 800177e:	f008 fc87 	bl	800a090 <HAL_UARTEx_SetRxFifoThreshold>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001788:	f7ff fdc8 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_UART4_Init+0x90>)
 800178e:	f008 fc08 	bl	8009fa2 <HAL_UARTEx_DisableFifoMode>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001798:	f7ff fdc0 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	240006f8 	.word	0x240006f8
 80017a4:	40004c00 	.word	0x40004c00

080017a8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80017ac:	4b22      	ldr	r3, [pc, #136]	@ (8001838 <MX_UART5_Init+0x90>)
 80017ae:	4a23      	ldr	r2, [pc, #140]	@ (800183c <MX_UART5_Init+0x94>)
 80017b0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80017b2:	4b21      	ldr	r3, [pc, #132]	@ (8001838 <MX_UART5_Init+0x90>)
 80017b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017b8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80017ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <MX_UART5_Init+0x90>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80017c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001838 <MX_UART5_Init+0x90>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80017c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001838 <MX_UART5_Init+0x90>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <MX_UART5_Init+0x90>)
 80017ce:	220c      	movs	r2, #12
 80017d0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d2:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <MX_UART5_Init+0x90>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d8:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <MX_UART5_Init+0x90>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017de:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <MX_UART5_Init+0x90>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017e4:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <MX_UART5_Init+0x90>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017ea:	4b13      	ldr	r3, [pc, #76]	@ (8001838 <MX_UART5_Init+0x90>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80017f0:	4811      	ldr	r0, [pc, #68]	@ (8001838 <MX_UART5_Init+0x90>)
 80017f2:	f006 fe33 	bl	800845c <HAL_UART_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 80017fc:	f7ff fd8e 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001800:	2100      	movs	r1, #0
 8001802:	480d      	ldr	r0, [pc, #52]	@ (8001838 <MX_UART5_Init+0x90>)
 8001804:	f008 fc06 	bl	800a014 <HAL_UARTEx_SetTxFifoThreshold>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800180e:	f7ff fd85 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001812:	2100      	movs	r1, #0
 8001814:	4808      	ldr	r0, [pc, #32]	@ (8001838 <MX_UART5_Init+0x90>)
 8001816:	f008 fc3b 	bl	800a090 <HAL_UARTEx_SetRxFifoThreshold>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001820:	f7ff fd7c 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <MX_UART5_Init+0x90>)
 8001826:	f008 fbbc 	bl	8009fa2 <HAL_UARTEx_DisableFifoMode>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001830:	f7ff fd74 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	2400078c 	.word	0x2400078c
 800183c:	40005000 	.word	0x40005000

08001840 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001844:	4b22      	ldr	r3, [pc, #136]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001846:	4a23      	ldr	r2, [pc, #140]	@ (80018d4 <MX_USART3_UART_Init+0x94>)
 8001848:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800184a:	4b21      	ldr	r3, [pc, #132]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800184c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001850:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001852:	4b1f      	ldr	r3, [pc, #124]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001858:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800185a:	2200      	movs	r2, #0
 800185c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800185e:	4b1c      	ldr	r3, [pc, #112]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001866:	220c      	movs	r2, #12
 8001868:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001870:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001876:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001878:	2200      	movs	r2, #0
 800187a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800187c:	4b14      	ldr	r3, [pc, #80]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800187e:	2200      	movs	r2, #0
 8001880:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 8001884:	2200      	movs	r2, #0
 8001886:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001888:	4811      	ldr	r0, [pc, #68]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800188a:	f006 fde7 	bl	800845c <HAL_UART_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001894:	f7ff fd42 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001898:	2100      	movs	r1, #0
 800189a:	480d      	ldr	r0, [pc, #52]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 800189c:	f008 fbba 	bl	800a014 <HAL_UARTEx_SetTxFifoThreshold>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80018a6:	f7ff fd39 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018aa:	2100      	movs	r1, #0
 80018ac:	4808      	ldr	r0, [pc, #32]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 80018ae:	f008 fbef 	bl	800a090 <HAL_UARTEx_SetRxFifoThreshold>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80018b8:	f7ff fd30 	bl	800131c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80018bc:	4804      	ldr	r0, [pc, #16]	@ (80018d0 <MX_USART3_UART_Init+0x90>)
 80018be:	f008 fb70 	bl	8009fa2 <HAL_UARTEx_DisableFifoMode>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80018c8:	f7ff fd28 	bl	800131c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018cc:	bf00      	nop
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	24000820 	.word	0x24000820
 80018d4:	40004800 	.word	0x40004800

080018d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0be      	sub	sp, #248	@ 0xf8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018f4:	22b8      	movs	r2, #184	@ 0xb8
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f009 fff3 	bl	800b8e4 <memset>
  if(uartHandle->Instance==UART4)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4aa0      	ldr	r2, [pc, #640]	@ (8001b84 <HAL_UART_MspInit+0x2ac>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d173      	bne.n	80019f0 <HAL_UART_MspInit+0x118>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001908:	f04f 0202 	mov.w	r2, #2
 800190c:	f04f 0300 	mov.w	r3, #0
 8001910:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001914:	2300      	movs	r3, #0
 8001916:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800191a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800191e:	4618      	mov	r0, r3
 8001920:	f004 fcf2 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800192a:	f7ff fcf7 	bl	800131c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800192e:	4b96      	ldr	r3, [pc, #600]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001930:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001934:	4a94      	ldr	r2, [pc, #592]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001936:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800193a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800193e:	4b92      	ldr	r3, [pc, #584]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001944:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
 800194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194c:	4b8e      	ldr	r3, [pc, #568]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 800194e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001952:	4a8d      	ldr	r2, [pc, #564]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195c:	4b8a      	ldr	r3, [pc, #552]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 800195e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	623b      	str	r3, [r7, #32]
 8001968:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800196a:	4b87      	ldr	r3, [pc, #540]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001970:	4a85      	ldr	r2, [pc, #532]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197a:	4b83      	ldr	r3, [pc, #524]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 800197c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	61fb      	str	r3, [r7, #28]
 8001986:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001988:	2301      	movs	r3, #1
 800198a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198e:	2302      	movs	r3, #2
 8001990:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199a:	2300      	movs	r3, #0
 800199c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019a0:	2308      	movs	r3, #8
 80019a2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019aa:	4619      	mov	r1, r3
 80019ac:	4877      	ldr	r0, [pc, #476]	@ (8001b8c <HAL_UART_MspInit+0x2b4>)
 80019ae:	f001 ff83 	bl	80038b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80019b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019cc:	2308      	movs	r3, #8
 80019ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019d6:	4619      	mov	r1, r3
 80019d8:	486d      	ldr	r0, [pc, #436]	@ (8001b90 <HAL_UART_MspInit+0x2b8>)
 80019da:	f001 ff6d 	bl	80038b8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2105      	movs	r1, #5
 80019e2:	2034      	movs	r0, #52	@ 0x34
 80019e4:	f000 fa36 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80019e8:	2034      	movs	r0, #52	@ 0x34
 80019ea:	f000 fa4d 	bl	8001e88 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80019ee:	e0c4      	b.n	8001b7a <HAL_UART_MspInit+0x2a2>
  else if(uartHandle->Instance==UART5)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a67      	ldr	r2, [pc, #412]	@ (8001b94 <HAL_UART_MspInit+0x2bc>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d173      	bne.n	8001ae2 <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80019fa:	f04f 0202 	mov.w	r2, #2
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a10:	4618      	mov	r0, r3
 8001a12:	f004 fc79 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8001a1c:	f7ff fc7e 	bl	800131c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001a20:	4b59      	ldr	r3, [pc, #356]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a26:	4a58      	ldr	r2, [pc, #352]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a30:	4b55      	ldr	r3, [pc, #340]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a3a:	61bb      	str	r3, [r7, #24]
 8001a3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3e:	4b52      	ldr	r3, [pc, #328]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a44:	4a50      	ldr	r2, [pc, #320]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a62:	4a49      	ldr	r2, [pc, #292]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a64:	f043 0308 	orr.w	r3, r3, #8
 8001a68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a6c:	4b46      	ldr	r3, [pc, #280]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a72:	f003 0308 	and.w	r3, r3, #8
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001a94:	2308      	movs	r3, #8
 8001a96:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	483b      	ldr	r0, [pc, #236]	@ (8001b90 <HAL_UART_MspInit+0x2b8>)
 8001aa2:	f001 ff09 	bl	80038b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001aa6:	2304      	movs	r3, #4
 8001aa8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001abe:	2308      	movs	r3, #8
 8001ac0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4833      	ldr	r0, [pc, #204]	@ (8001b98 <HAL_UART_MspInit+0x2c0>)
 8001acc:	f001 fef4 	bl	80038b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2105      	movs	r1, #5
 8001ad4:	2035      	movs	r0, #53	@ 0x35
 8001ad6:	f000 f9bd 	bl	8001e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001ada:	2035      	movs	r0, #53	@ 0x35
 8001adc:	f000 f9d4 	bl	8001e88 <HAL_NVIC_EnableIRQ>
}
 8001ae0:	e04b      	b.n	8001b7a <HAL_UART_MspInit+0x2a2>
  else if(uartHandle->Instance==USART3)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a2d      	ldr	r2, [pc, #180]	@ (8001b9c <HAL_UART_MspInit+0x2c4>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d146      	bne.n	8001b7a <HAL_UART_MspInit+0x2a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001aec:	f04f 0202 	mov.w	r2, #2
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001afe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b02:	4618      	mov	r0, r3
 8001b04:	f004 fc00 	bl	8006308 <HAL_RCCEx_PeriphCLKConfig>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_UART_MspInit+0x23a>
      Error_Handler();
 8001b0e:	f7ff fc05 	bl	800131c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b12:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b1e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b22:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b30:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b36:	4a14      	ldr	r2, [pc, #80]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b38:	f043 0308 	orr.w	r3, r3, #8
 8001b3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <HAL_UART_MspInit+0x2b0>)
 8001b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8001b4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b68:	2307      	movs	r3, #7
 8001b6a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b6e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001b72:	4619      	mov	r1, r3
 8001b74:	4808      	ldr	r0, [pc, #32]	@ (8001b98 <HAL_UART_MspInit+0x2c0>)
 8001b76:	f001 fe9f 	bl	80038b8 <HAL_GPIO_Init>
}
 8001b7a:	bf00      	nop
 8001b7c:	37f8      	adds	r7, #248	@ 0xf8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40004c00 	.word	0x40004c00
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	58020000 	.word	0x58020000
 8001b90:	58020800 	.word	0x58020800
 8001b94:	40005000 	.word	0x40005000
 8001b98:	58020c00 	.word	0x58020c00
 8001b9c:	40004800 	.word	0x40004800

08001ba0 <MX_USB_OTG_HS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_USB_Init(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001bb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001be8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bb4:	f7ff fd34 	bl	8001620 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb8:	480c      	ldr	r0, [pc, #48]	@ (8001bec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bba:	490d      	ldr	r1, [pc, #52]	@ (8001bf0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc0:	e002      	b.n	8001bc8 <LoopCopyDataInit>

08001bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc6:	3304      	adds	r3, #4

08001bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bcc:	d3f9      	bcc.n	8001bc2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd4:	e001      	b.n	8001bda <LoopFillZerobss>

08001bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd8:	3204      	adds	r2, #4

08001bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bdc:	d3fb      	bcc.n	8001bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bde:	f009 ff2b 	bl	800ba38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001be2:	f7ff fafb 	bl	80011dc <main>
  bx  lr
 8001be6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001be8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001bec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001bf0:	24000070 	.word	0x24000070
  ldr r2, =_sidata
 8001bf4:	0800c0a4 	.word	0x0800c0a4
  ldr r2, =_sbss
 8001bf8:	24000130 	.word	0x24000130
  ldr r4, =_ebss
 8001bfc:	24004758 	.word	0x24004758

08001c00 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c00:	e7fe      	b.n	8001c00 <ADC3_IRQHandler>
	...

08001c04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c0a:	2003      	movs	r0, #3
 8001c0c:	f000 f917 	bl	8001e3e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c10:	f004 f962 	bl	8005ed8 <HAL_RCC_GetSysClockFreq>
 8001c14:	4602      	mov	r2, r0
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <HAL_Init+0x68>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	f003 030f 	and.w	r3, r3, #15
 8001c20:	4913      	ldr	r1, [pc, #76]	@ (8001c70 <HAL_Init+0x6c>)
 8001c22:	5ccb      	ldrb	r3, [r1, r3]
 8001c24:	f003 031f 	and.w	r3, r3, #31
 8001c28:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <HAL_Init+0x68>)
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	4a0e      	ldr	r2, [pc, #56]	@ (8001c70 <HAL_Init+0x6c>)
 8001c38:	5cd3      	ldrb	r3, [r2, r3]
 8001c3a:	f003 031f 	and.w	r3, r3, #31
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
 8001c44:	4a0b      	ldr	r2, [pc, #44]	@ (8001c74 <HAL_Init+0x70>)
 8001c46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c48:	4a0b      	ldr	r2, [pc, #44]	@ (8001c78 <HAL_Init+0x74>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c4e:	200f      	movs	r0, #15
 8001c50:	f7ff fb88 	bl	8001364 <HAL_InitTick>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e002      	b.n	8001c64 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c5e:	f7ff fb63 	bl	8001328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	58024400 	.word	0x58024400
 8001c70:	0800c05c 	.word	0x0800c05c
 8001c74:	24000004 	.word	0x24000004
 8001c78:	24000000 	.word	0x24000000

08001c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c80:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <HAL_IncTick+0x20>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_IncTick+0x24>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	4a04      	ldr	r2, [pc, #16]	@ (8001ca0 <HAL_IncTick+0x24>)
 8001c8e:	6013      	str	r3, [r2, #0]
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	2400000c 	.word	0x2400000c
 8001ca0:	240008b4 	.word	0x240008b4

08001ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca8:	4b03      	ldr	r3, [pc, #12]	@ (8001cb8 <HAL_GetTick+0x14>)
 8001caa:	681b      	ldr	r3, [r3, #0]
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	240008b4 	.word	0x240008b4

08001cbc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001ccc:	4904      	ldr	r1, [pc, #16]	@ (8001ce0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	604b      	str	r3, [r1, #4]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	58000400 	.word	0x58000400

08001ce4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfa:	68ba      	ldr	r2, [r7, #8]
 8001cfc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d00:	4013      	ands	r3, r2
 8001d02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <__NVIC_SetPriorityGrouping+0x44>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d12:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x40>)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	60d3      	str	r3, [r2, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00
 8001d28:	05fa0000 	.word	0x05fa0000

08001d2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d30:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <__NVIC_GetPriorityGrouping+0x18>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	0a1b      	lsrs	r3, r3, #8
 8001d36:	f003 0307 	and.w	r3, r3, #7
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	db0b      	blt.n	8001d72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	f003 021f 	and.w	r2, r3, #31
 8001d60:	4907      	ldr	r1, [pc, #28]	@ (8001d80 <__NVIC_EnableIRQ+0x38>)
 8001d62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	2001      	movs	r0, #1
 8001d6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d72:	bf00      	nop
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	db0a      	blt.n	8001dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	490c      	ldr	r1, [pc, #48]	@ (8001dd0 <__NVIC_SetPriority+0x4c>)
 8001d9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	440b      	add	r3, r1
 8001da8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4908      	ldr	r1, [pc, #32]	@ (8001dd4 <__NVIC_SetPriority+0x50>)
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	f003 030f 	and.w	r3, r3, #15
 8001dba:	3b04      	subs	r3, #4
 8001dbc:	0112      	lsls	r2, r2, #4
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	440b      	add	r3, r1
 8001dc2:	761a      	strb	r2, [r3, #24]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	e000e100 	.word	0xe000e100
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b089      	sub	sp, #36	@ 0x24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f1c3 0307 	rsb	r3, r3, #7
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	bf28      	it	cs
 8001df6:	2304      	movcs	r3, #4
 8001df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d902      	bls.n	8001e08 <NVIC_EncodePriority+0x30>
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3b03      	subs	r3, #3
 8001e06:	e000      	b.n	8001e0a <NVIC_EncodePriority+0x32>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	43da      	mvns	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e20:	f04f 31ff 	mov.w	r1, #4294967295
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2a:	43d9      	mvns	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	4313      	orrs	r3, r2
         );
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3724      	adds	r7, #36	@ 0x24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ff4c 	bl	8001ce4 <__NVIC_SetPriorityGrouping>
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
 8001e60:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e62:	f7ff ff63 	bl	8001d2c <__NVIC_GetPriorityGrouping>
 8001e66:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	6978      	ldr	r0, [r7, #20]
 8001e6e:	f7ff ffb3 	bl	8001dd8 <NVIC_EncodePriority>
 8001e72:	4602      	mov	r2, r0
 8001e74:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff ff82 	bl	8001d84 <__NVIC_SetPriority>
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff ff56 	bl	8001d48 <__NVIC_EnableIRQ>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001eac:	f7ff fefa 	bl	8001ca4 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d101      	bne.n	8001ebc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e2dc      	b.n	8002476 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d008      	beq.n	8001eda <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2280      	movs	r2, #128	@ 0x80
 8001ecc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e2cd      	b.n	8002476 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a76      	ldr	r2, [pc, #472]	@ (80020b8 <HAL_DMA_Abort+0x214>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d04a      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a74      	ldr	r2, [pc, #464]	@ (80020bc <HAL_DMA_Abort+0x218>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d045      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a73      	ldr	r2, [pc, #460]	@ (80020c0 <HAL_DMA_Abort+0x21c>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d040      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a71      	ldr	r2, [pc, #452]	@ (80020c4 <HAL_DMA_Abort+0x220>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d03b      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a70      	ldr	r2, [pc, #448]	@ (80020c8 <HAL_DMA_Abort+0x224>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d036      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a6e      	ldr	r2, [pc, #440]	@ (80020cc <HAL_DMA_Abort+0x228>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d031      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a6d      	ldr	r2, [pc, #436]	@ (80020d0 <HAL_DMA_Abort+0x22c>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d02c      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a6b      	ldr	r2, [pc, #428]	@ (80020d4 <HAL_DMA_Abort+0x230>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d027      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a6a      	ldr	r2, [pc, #424]	@ (80020d8 <HAL_DMA_Abort+0x234>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d022      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a68      	ldr	r2, [pc, #416]	@ (80020dc <HAL_DMA_Abort+0x238>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d01d      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a67      	ldr	r2, [pc, #412]	@ (80020e0 <HAL_DMA_Abort+0x23c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d018      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a65      	ldr	r2, [pc, #404]	@ (80020e4 <HAL_DMA_Abort+0x240>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d013      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a64      	ldr	r2, [pc, #400]	@ (80020e8 <HAL_DMA_Abort+0x244>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00e      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a62      	ldr	r2, [pc, #392]	@ (80020ec <HAL_DMA_Abort+0x248>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d009      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a61      	ldr	r2, [pc, #388]	@ (80020f0 <HAL_DMA_Abort+0x24c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d004      	beq.n	8001f7a <HAL_DMA_Abort+0xd6>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5f      	ldr	r2, [pc, #380]	@ (80020f4 <HAL_DMA_Abort+0x250>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d101      	bne.n	8001f7e <HAL_DMA_Abort+0xda>
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e000      	b.n	8001f80 <HAL_DMA_Abort+0xdc>
 8001f7e:	2300      	movs	r3, #0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d013      	beq.n	8001fac <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f022 021e 	bic.w	r2, r2, #30
 8001f92:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	695a      	ldr	r2, [r3, #20]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fa2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e00a      	b.n	8001fc2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 020e 	bic.w	r2, r2, #14
 8001fba:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a3c      	ldr	r2, [pc, #240]	@ (80020b8 <HAL_DMA_Abort+0x214>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d072      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a3a      	ldr	r2, [pc, #232]	@ (80020bc <HAL_DMA_Abort+0x218>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d06d      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a39      	ldr	r2, [pc, #228]	@ (80020c0 <HAL_DMA_Abort+0x21c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d068      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a37      	ldr	r2, [pc, #220]	@ (80020c4 <HAL_DMA_Abort+0x220>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d063      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a36      	ldr	r2, [pc, #216]	@ (80020c8 <HAL_DMA_Abort+0x224>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d05e      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a34      	ldr	r2, [pc, #208]	@ (80020cc <HAL_DMA_Abort+0x228>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d059      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a33      	ldr	r2, [pc, #204]	@ (80020d0 <HAL_DMA_Abort+0x22c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d054      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a31      	ldr	r2, [pc, #196]	@ (80020d4 <HAL_DMA_Abort+0x230>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d04f      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a30      	ldr	r2, [pc, #192]	@ (80020d8 <HAL_DMA_Abort+0x234>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d04a      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a2e      	ldr	r2, [pc, #184]	@ (80020dc <HAL_DMA_Abort+0x238>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d045      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a2d      	ldr	r2, [pc, #180]	@ (80020e0 <HAL_DMA_Abort+0x23c>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d040      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a2b      	ldr	r2, [pc, #172]	@ (80020e4 <HAL_DMA_Abort+0x240>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d03b      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a2a      	ldr	r2, [pc, #168]	@ (80020e8 <HAL_DMA_Abort+0x244>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d036      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a28      	ldr	r2, [pc, #160]	@ (80020ec <HAL_DMA_Abort+0x248>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d031      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a27      	ldr	r2, [pc, #156]	@ (80020f0 <HAL_DMA_Abort+0x24c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d02c      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a25      	ldr	r2, [pc, #148]	@ (80020f4 <HAL_DMA_Abort+0x250>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d027      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a24      	ldr	r2, [pc, #144]	@ (80020f8 <HAL_DMA_Abort+0x254>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d022      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a22      	ldr	r2, [pc, #136]	@ (80020fc <HAL_DMA_Abort+0x258>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d01d      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a21      	ldr	r2, [pc, #132]	@ (8002100 <HAL_DMA_Abort+0x25c>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d018      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a1f      	ldr	r2, [pc, #124]	@ (8002104 <HAL_DMA_Abort+0x260>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d013      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a1e      	ldr	r2, [pc, #120]	@ (8002108 <HAL_DMA_Abort+0x264>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d00e      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a1c      	ldr	r2, [pc, #112]	@ (800210c <HAL_DMA_Abort+0x268>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d009      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002110 <HAL_DMA_Abort+0x26c>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d004      	beq.n	80020b2 <HAL_DMA_Abort+0x20e>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a19      	ldr	r2, [pc, #100]	@ (8002114 <HAL_DMA_Abort+0x270>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d132      	bne.n	8002118 <HAL_DMA_Abort+0x274>
 80020b2:	2301      	movs	r3, #1
 80020b4:	e031      	b.n	800211a <HAL_DMA_Abort+0x276>
 80020b6:	bf00      	nop
 80020b8:	40020010 	.word	0x40020010
 80020bc:	40020028 	.word	0x40020028
 80020c0:	40020040 	.word	0x40020040
 80020c4:	40020058 	.word	0x40020058
 80020c8:	40020070 	.word	0x40020070
 80020cc:	40020088 	.word	0x40020088
 80020d0:	400200a0 	.word	0x400200a0
 80020d4:	400200b8 	.word	0x400200b8
 80020d8:	40020410 	.word	0x40020410
 80020dc:	40020428 	.word	0x40020428
 80020e0:	40020440 	.word	0x40020440
 80020e4:	40020458 	.word	0x40020458
 80020e8:	40020470 	.word	0x40020470
 80020ec:	40020488 	.word	0x40020488
 80020f0:	400204a0 	.word	0x400204a0
 80020f4:	400204b8 	.word	0x400204b8
 80020f8:	58025408 	.word	0x58025408
 80020fc:	5802541c 	.word	0x5802541c
 8002100:	58025430 	.word	0x58025430
 8002104:	58025444 	.word	0x58025444
 8002108:	58025458 	.word	0x58025458
 800210c:	5802546c 	.word	0x5802546c
 8002110:	58025480 	.word	0x58025480
 8002114:	58025494 	.word	0x58025494
 8002118:	2300      	movs	r3, #0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d007      	beq.n	800212e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002128:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800212c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a6d      	ldr	r2, [pc, #436]	@ (80022e8 <HAL_DMA_Abort+0x444>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d04a      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a6b      	ldr	r2, [pc, #428]	@ (80022ec <HAL_DMA_Abort+0x448>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d045      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a6a      	ldr	r2, [pc, #424]	@ (80022f0 <HAL_DMA_Abort+0x44c>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d040      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a68      	ldr	r2, [pc, #416]	@ (80022f4 <HAL_DMA_Abort+0x450>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d03b      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a67      	ldr	r2, [pc, #412]	@ (80022f8 <HAL_DMA_Abort+0x454>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d036      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a65      	ldr	r2, [pc, #404]	@ (80022fc <HAL_DMA_Abort+0x458>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d031      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a64      	ldr	r2, [pc, #400]	@ (8002300 <HAL_DMA_Abort+0x45c>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d02c      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a62      	ldr	r2, [pc, #392]	@ (8002304 <HAL_DMA_Abort+0x460>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d027      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a61      	ldr	r2, [pc, #388]	@ (8002308 <HAL_DMA_Abort+0x464>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d022      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a5f      	ldr	r2, [pc, #380]	@ (800230c <HAL_DMA_Abort+0x468>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d01d      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a5e      	ldr	r2, [pc, #376]	@ (8002310 <HAL_DMA_Abort+0x46c>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d018      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a5c      	ldr	r2, [pc, #368]	@ (8002314 <HAL_DMA_Abort+0x470>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d013      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002318 <HAL_DMA_Abort+0x474>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d00e      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a59      	ldr	r2, [pc, #356]	@ (800231c <HAL_DMA_Abort+0x478>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d009      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a58      	ldr	r2, [pc, #352]	@ (8002320 <HAL_DMA_Abort+0x47c>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d004      	beq.n	80021ce <HAL_DMA_Abort+0x32a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a56      	ldr	r2, [pc, #344]	@ (8002324 <HAL_DMA_Abort+0x480>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d108      	bne.n	80021e0 <HAL_DMA_Abort+0x33c>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0201 	bic.w	r2, r2, #1
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	e007      	b.n	80021f0 <HAL_DMA_Abort+0x34c>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0201 	bic.w	r2, r2, #1
 80021ee:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80021f0:	e013      	b.n	800221a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021f2:	f7ff fd57 	bl	8001ca4 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	d90c      	bls.n	800221a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2220      	movs	r2, #32
 8002204:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2203      	movs	r2, #3
 800220a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e12d      	b.n	8002476 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1e5      	bne.n	80021f2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a2f      	ldr	r2, [pc, #188]	@ (80022e8 <HAL_DMA_Abort+0x444>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d04a      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a2d      	ldr	r2, [pc, #180]	@ (80022ec <HAL_DMA_Abort+0x448>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d045      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a2c      	ldr	r2, [pc, #176]	@ (80022f0 <HAL_DMA_Abort+0x44c>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d040      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a2a      	ldr	r2, [pc, #168]	@ (80022f4 <HAL_DMA_Abort+0x450>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d03b      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a29      	ldr	r2, [pc, #164]	@ (80022f8 <HAL_DMA_Abort+0x454>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d036      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a27      	ldr	r2, [pc, #156]	@ (80022fc <HAL_DMA_Abort+0x458>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d031      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a26      	ldr	r2, [pc, #152]	@ (8002300 <HAL_DMA_Abort+0x45c>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d02c      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <HAL_DMA_Abort+0x460>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d027      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a23      	ldr	r2, [pc, #140]	@ (8002308 <HAL_DMA_Abort+0x464>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d022      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a21      	ldr	r2, [pc, #132]	@ (800230c <HAL_DMA_Abort+0x468>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01d      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a20      	ldr	r2, [pc, #128]	@ (8002310 <HAL_DMA_Abort+0x46c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d018      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a1e      	ldr	r2, [pc, #120]	@ (8002314 <HAL_DMA_Abort+0x470>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d013      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a1d      	ldr	r2, [pc, #116]	@ (8002318 <HAL_DMA_Abort+0x474>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d00e      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a1b      	ldr	r2, [pc, #108]	@ (800231c <HAL_DMA_Abort+0x478>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d009      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a1a      	ldr	r2, [pc, #104]	@ (8002320 <HAL_DMA_Abort+0x47c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d004      	beq.n	80022c6 <HAL_DMA_Abort+0x422>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a18      	ldr	r2, [pc, #96]	@ (8002324 <HAL_DMA_Abort+0x480>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d101      	bne.n	80022ca <HAL_DMA_Abort+0x426>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <HAL_DMA_Abort+0x428>
 80022ca:	2300      	movs	r3, #0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d02b      	beq.n	8002328 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022da:	f003 031f 	and.w	r3, r3, #31
 80022de:	223f      	movs	r2, #63	@ 0x3f
 80022e0:	409a      	lsls	r2, r3
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	609a      	str	r2, [r3, #8]
 80022e6:	e02a      	b.n	800233e <HAL_DMA_Abort+0x49a>
 80022e8:	40020010 	.word	0x40020010
 80022ec:	40020028 	.word	0x40020028
 80022f0:	40020040 	.word	0x40020040
 80022f4:	40020058 	.word	0x40020058
 80022f8:	40020070 	.word	0x40020070
 80022fc:	40020088 	.word	0x40020088
 8002300:	400200a0 	.word	0x400200a0
 8002304:	400200b8 	.word	0x400200b8
 8002308:	40020410 	.word	0x40020410
 800230c:	40020428 	.word	0x40020428
 8002310:	40020440 	.word	0x40020440
 8002314:	40020458 	.word	0x40020458
 8002318:	40020470 	.word	0x40020470
 800231c:	40020488 	.word	0x40020488
 8002320:	400204a0 	.word	0x400204a0
 8002324:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002332:	f003 031f 	and.w	r3, r3, #31
 8002336:	2201      	movs	r2, #1
 8002338:	409a      	lsls	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a4f      	ldr	r2, [pc, #316]	@ (8002480 <HAL_DMA_Abort+0x5dc>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d072      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a4d      	ldr	r2, [pc, #308]	@ (8002484 <HAL_DMA_Abort+0x5e0>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d06d      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a4c      	ldr	r2, [pc, #304]	@ (8002488 <HAL_DMA_Abort+0x5e4>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d068      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a4a      	ldr	r2, [pc, #296]	@ (800248c <HAL_DMA_Abort+0x5e8>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d063      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a49      	ldr	r2, [pc, #292]	@ (8002490 <HAL_DMA_Abort+0x5ec>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d05e      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a47      	ldr	r2, [pc, #284]	@ (8002494 <HAL_DMA_Abort+0x5f0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d059      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a46      	ldr	r2, [pc, #280]	@ (8002498 <HAL_DMA_Abort+0x5f4>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d054      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a44      	ldr	r2, [pc, #272]	@ (800249c <HAL_DMA_Abort+0x5f8>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d04f      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a43      	ldr	r2, [pc, #268]	@ (80024a0 <HAL_DMA_Abort+0x5fc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d04a      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a41      	ldr	r2, [pc, #260]	@ (80024a4 <HAL_DMA_Abort+0x600>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d045      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a40      	ldr	r2, [pc, #256]	@ (80024a8 <HAL_DMA_Abort+0x604>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d040      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a3e      	ldr	r2, [pc, #248]	@ (80024ac <HAL_DMA_Abort+0x608>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d03b      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a3d      	ldr	r2, [pc, #244]	@ (80024b0 <HAL_DMA_Abort+0x60c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d036      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a3b      	ldr	r2, [pc, #236]	@ (80024b4 <HAL_DMA_Abort+0x610>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d031      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a3a      	ldr	r2, [pc, #232]	@ (80024b8 <HAL_DMA_Abort+0x614>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d02c      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a38      	ldr	r2, [pc, #224]	@ (80024bc <HAL_DMA_Abort+0x618>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d027      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a37      	ldr	r2, [pc, #220]	@ (80024c0 <HAL_DMA_Abort+0x61c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d022      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a35      	ldr	r2, [pc, #212]	@ (80024c4 <HAL_DMA_Abort+0x620>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01d      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a34      	ldr	r2, [pc, #208]	@ (80024c8 <HAL_DMA_Abort+0x624>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d018      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a32      	ldr	r2, [pc, #200]	@ (80024cc <HAL_DMA_Abort+0x628>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d013      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a31      	ldr	r2, [pc, #196]	@ (80024d0 <HAL_DMA_Abort+0x62c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d00e      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a2f      	ldr	r2, [pc, #188]	@ (80024d4 <HAL_DMA_Abort+0x630>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d009      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a2e      	ldr	r2, [pc, #184]	@ (80024d8 <HAL_DMA_Abort+0x634>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d004      	beq.n	800242e <HAL_DMA_Abort+0x58a>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a2c      	ldr	r2, [pc, #176]	@ (80024dc <HAL_DMA_Abort+0x638>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d101      	bne.n	8002432 <HAL_DMA_Abort+0x58e>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <HAL_DMA_Abort+0x590>
 8002432:	2300      	movs	r3, #0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d015      	beq.n	8002464 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002440:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00c      	beq.n	8002464 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002458:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002462:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	40020010 	.word	0x40020010
 8002484:	40020028 	.word	0x40020028
 8002488:	40020040 	.word	0x40020040
 800248c:	40020058 	.word	0x40020058
 8002490:	40020070 	.word	0x40020070
 8002494:	40020088 	.word	0x40020088
 8002498:	400200a0 	.word	0x400200a0
 800249c:	400200b8 	.word	0x400200b8
 80024a0:	40020410 	.word	0x40020410
 80024a4:	40020428 	.word	0x40020428
 80024a8:	40020440 	.word	0x40020440
 80024ac:	40020458 	.word	0x40020458
 80024b0:	40020470 	.word	0x40020470
 80024b4:	40020488 	.word	0x40020488
 80024b8:	400204a0 	.word	0x400204a0
 80024bc:	400204b8 	.word	0x400204b8
 80024c0:	58025408 	.word	0x58025408
 80024c4:	5802541c 	.word	0x5802541c
 80024c8:	58025430 	.word	0x58025430
 80024cc:	58025444 	.word	0x58025444
 80024d0:	58025458 	.word	0x58025458
 80024d4:	5802546c 	.word	0x5802546c
 80024d8:	58025480 	.word	0x58025480
 80024dc:	58025494 	.word	0x58025494

080024e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e237      	b.n	8002962 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d004      	beq.n	8002508 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2280      	movs	r2, #128	@ 0x80
 8002502:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e22c      	b.n	8002962 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a5c      	ldr	r2, [pc, #368]	@ (8002680 <HAL_DMA_Abort_IT+0x1a0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d04a      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a5b      	ldr	r2, [pc, #364]	@ (8002684 <HAL_DMA_Abort_IT+0x1a4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d045      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a59      	ldr	r2, [pc, #356]	@ (8002688 <HAL_DMA_Abort_IT+0x1a8>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d040      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a58      	ldr	r2, [pc, #352]	@ (800268c <HAL_DMA_Abort_IT+0x1ac>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d03b      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a56      	ldr	r2, [pc, #344]	@ (8002690 <HAL_DMA_Abort_IT+0x1b0>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d036      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a55      	ldr	r2, [pc, #340]	@ (8002694 <HAL_DMA_Abort_IT+0x1b4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d031      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a53      	ldr	r2, [pc, #332]	@ (8002698 <HAL_DMA_Abort_IT+0x1b8>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d02c      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a52      	ldr	r2, [pc, #328]	@ (800269c <HAL_DMA_Abort_IT+0x1bc>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d027      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a50      	ldr	r2, [pc, #320]	@ (80026a0 <HAL_DMA_Abort_IT+0x1c0>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d022      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a4f      	ldr	r2, [pc, #316]	@ (80026a4 <HAL_DMA_Abort_IT+0x1c4>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d01d      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a4d      	ldr	r2, [pc, #308]	@ (80026a8 <HAL_DMA_Abort_IT+0x1c8>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d018      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a4c      	ldr	r2, [pc, #304]	@ (80026ac <HAL_DMA_Abort_IT+0x1cc>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d013      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a4a      	ldr	r2, [pc, #296]	@ (80026b0 <HAL_DMA_Abort_IT+0x1d0>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d00e      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a49      	ldr	r2, [pc, #292]	@ (80026b4 <HAL_DMA_Abort_IT+0x1d4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d009      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a47      	ldr	r2, [pc, #284]	@ (80026b8 <HAL_DMA_Abort_IT+0x1d8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d004      	beq.n	80025a8 <HAL_DMA_Abort_IT+0xc8>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a46      	ldr	r2, [pc, #280]	@ (80026bc <HAL_DMA_Abort_IT+0x1dc>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d101      	bne.n	80025ac <HAL_DMA_Abort_IT+0xcc>
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <HAL_DMA_Abort_IT+0xce>
 80025ac:	2300      	movs	r3, #0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8086 	beq.w	80026c0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2204      	movs	r2, #4
 80025b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a2f      	ldr	r2, [pc, #188]	@ (8002680 <HAL_DMA_Abort_IT+0x1a0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d04a      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002684 <HAL_DMA_Abort_IT+0x1a4>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d045      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a2c      	ldr	r2, [pc, #176]	@ (8002688 <HAL_DMA_Abort_IT+0x1a8>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d040      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a2b      	ldr	r2, [pc, #172]	@ (800268c <HAL_DMA_Abort_IT+0x1ac>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d03b      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a29      	ldr	r2, [pc, #164]	@ (8002690 <HAL_DMA_Abort_IT+0x1b0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d036      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a28      	ldr	r2, [pc, #160]	@ (8002694 <HAL_DMA_Abort_IT+0x1b4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d031      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a26      	ldr	r2, [pc, #152]	@ (8002698 <HAL_DMA_Abort_IT+0x1b8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d02c      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a25      	ldr	r2, [pc, #148]	@ (800269c <HAL_DMA_Abort_IT+0x1bc>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d027      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a23      	ldr	r2, [pc, #140]	@ (80026a0 <HAL_DMA_Abort_IT+0x1c0>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d022      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a22      	ldr	r2, [pc, #136]	@ (80026a4 <HAL_DMA_Abort_IT+0x1c4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d01d      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a20      	ldr	r2, [pc, #128]	@ (80026a8 <HAL_DMA_Abort_IT+0x1c8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d018      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1f      	ldr	r2, [pc, #124]	@ (80026ac <HAL_DMA_Abort_IT+0x1cc>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d013      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a1d      	ldr	r2, [pc, #116]	@ (80026b0 <HAL_DMA_Abort_IT+0x1d0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d00e      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a1c      	ldr	r2, [pc, #112]	@ (80026b4 <HAL_DMA_Abort_IT+0x1d4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d009      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1a      	ldr	r2, [pc, #104]	@ (80026b8 <HAL_DMA_Abort_IT+0x1d8>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d004      	beq.n	800265c <HAL_DMA_Abort_IT+0x17c>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_DMA_Abort_IT+0x1dc>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d108      	bne.n	800266e <HAL_DMA_Abort_IT+0x18e>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	e178      	b.n	8002960 <HAL_DMA_Abort_IT+0x480>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0201 	bic.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	e16f      	b.n	8002960 <HAL_DMA_Abort_IT+0x480>
 8002680:	40020010 	.word	0x40020010
 8002684:	40020028 	.word	0x40020028
 8002688:	40020040 	.word	0x40020040
 800268c:	40020058 	.word	0x40020058
 8002690:	40020070 	.word	0x40020070
 8002694:	40020088 	.word	0x40020088
 8002698:	400200a0 	.word	0x400200a0
 800269c:	400200b8 	.word	0x400200b8
 80026a0:	40020410 	.word	0x40020410
 80026a4:	40020428 	.word	0x40020428
 80026a8:	40020440 	.word	0x40020440
 80026ac:	40020458 	.word	0x40020458
 80026b0:	40020470 	.word	0x40020470
 80026b4:	40020488 	.word	0x40020488
 80026b8:	400204a0 	.word	0x400204a0
 80026bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 020e 	bic.w	r2, r2, #14
 80026ce:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a6c      	ldr	r2, [pc, #432]	@ (8002888 <HAL_DMA_Abort_IT+0x3a8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d04a      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a6b      	ldr	r2, [pc, #428]	@ (800288c <HAL_DMA_Abort_IT+0x3ac>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d045      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a69      	ldr	r2, [pc, #420]	@ (8002890 <HAL_DMA_Abort_IT+0x3b0>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d040      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a68      	ldr	r2, [pc, #416]	@ (8002894 <HAL_DMA_Abort_IT+0x3b4>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d03b      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a66      	ldr	r2, [pc, #408]	@ (8002898 <HAL_DMA_Abort_IT+0x3b8>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d036      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a65      	ldr	r2, [pc, #404]	@ (800289c <HAL_DMA_Abort_IT+0x3bc>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d031      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a63      	ldr	r2, [pc, #396]	@ (80028a0 <HAL_DMA_Abort_IT+0x3c0>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d02c      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a62      	ldr	r2, [pc, #392]	@ (80028a4 <HAL_DMA_Abort_IT+0x3c4>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d027      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a60      	ldr	r2, [pc, #384]	@ (80028a8 <HAL_DMA_Abort_IT+0x3c8>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d022      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a5f      	ldr	r2, [pc, #380]	@ (80028ac <HAL_DMA_Abort_IT+0x3cc>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d01d      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a5d      	ldr	r2, [pc, #372]	@ (80028b0 <HAL_DMA_Abort_IT+0x3d0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d018      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a5c      	ldr	r2, [pc, #368]	@ (80028b4 <HAL_DMA_Abort_IT+0x3d4>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d013      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a5a      	ldr	r2, [pc, #360]	@ (80028b8 <HAL_DMA_Abort_IT+0x3d8>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00e      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a59      	ldr	r2, [pc, #356]	@ (80028bc <HAL_DMA_Abort_IT+0x3dc>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d009      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a57      	ldr	r2, [pc, #348]	@ (80028c0 <HAL_DMA_Abort_IT+0x3e0>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d004      	beq.n	8002770 <HAL_DMA_Abort_IT+0x290>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a56      	ldr	r2, [pc, #344]	@ (80028c4 <HAL_DMA_Abort_IT+0x3e4>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d108      	bne.n	8002782 <HAL_DMA_Abort_IT+0x2a2>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0201 	bic.w	r2, r2, #1
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	e007      	b.n	8002792 <HAL_DMA_Abort_IT+0x2b2>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 0201 	bic.w	r2, r2, #1
 8002790:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a3c      	ldr	r2, [pc, #240]	@ (8002888 <HAL_DMA_Abort_IT+0x3a8>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d072      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a3a      	ldr	r2, [pc, #232]	@ (800288c <HAL_DMA_Abort_IT+0x3ac>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d06d      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a39      	ldr	r2, [pc, #228]	@ (8002890 <HAL_DMA_Abort_IT+0x3b0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d068      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a37      	ldr	r2, [pc, #220]	@ (8002894 <HAL_DMA_Abort_IT+0x3b4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d063      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a36      	ldr	r2, [pc, #216]	@ (8002898 <HAL_DMA_Abort_IT+0x3b8>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d05e      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a34      	ldr	r2, [pc, #208]	@ (800289c <HAL_DMA_Abort_IT+0x3bc>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d059      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a33      	ldr	r2, [pc, #204]	@ (80028a0 <HAL_DMA_Abort_IT+0x3c0>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d054      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a31      	ldr	r2, [pc, #196]	@ (80028a4 <HAL_DMA_Abort_IT+0x3c4>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d04f      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a30      	ldr	r2, [pc, #192]	@ (80028a8 <HAL_DMA_Abort_IT+0x3c8>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d04a      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a2e      	ldr	r2, [pc, #184]	@ (80028ac <HAL_DMA_Abort_IT+0x3cc>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d045      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a2d      	ldr	r2, [pc, #180]	@ (80028b0 <HAL_DMA_Abort_IT+0x3d0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d040      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a2b      	ldr	r2, [pc, #172]	@ (80028b4 <HAL_DMA_Abort_IT+0x3d4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d03b      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a2a      	ldr	r2, [pc, #168]	@ (80028b8 <HAL_DMA_Abort_IT+0x3d8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d036      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a28      	ldr	r2, [pc, #160]	@ (80028bc <HAL_DMA_Abort_IT+0x3dc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d031      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a27      	ldr	r2, [pc, #156]	@ (80028c0 <HAL_DMA_Abort_IT+0x3e0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d02c      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a25      	ldr	r2, [pc, #148]	@ (80028c4 <HAL_DMA_Abort_IT+0x3e4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d027      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a24      	ldr	r2, [pc, #144]	@ (80028c8 <HAL_DMA_Abort_IT+0x3e8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d022      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a22      	ldr	r2, [pc, #136]	@ (80028cc <HAL_DMA_Abort_IT+0x3ec>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01d      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a21      	ldr	r2, [pc, #132]	@ (80028d0 <HAL_DMA_Abort_IT+0x3f0>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d018      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <HAL_DMA_Abort_IT+0x3f4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1e      	ldr	r2, [pc, #120]	@ (80028d8 <HAL_DMA_Abort_IT+0x3f8>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d00e      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a1c      	ldr	r2, [pc, #112]	@ (80028dc <HAL_DMA_Abort_IT+0x3fc>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d009      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a1b      	ldr	r2, [pc, #108]	@ (80028e0 <HAL_DMA_Abort_IT+0x400>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d004      	beq.n	8002882 <HAL_DMA_Abort_IT+0x3a2>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	@ (80028e4 <HAL_DMA_Abort_IT+0x404>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d132      	bne.n	80028e8 <HAL_DMA_Abort_IT+0x408>
 8002882:	2301      	movs	r3, #1
 8002884:	e031      	b.n	80028ea <HAL_DMA_Abort_IT+0x40a>
 8002886:	bf00      	nop
 8002888:	40020010 	.word	0x40020010
 800288c:	40020028 	.word	0x40020028
 8002890:	40020040 	.word	0x40020040
 8002894:	40020058 	.word	0x40020058
 8002898:	40020070 	.word	0x40020070
 800289c:	40020088 	.word	0x40020088
 80028a0:	400200a0 	.word	0x400200a0
 80028a4:	400200b8 	.word	0x400200b8
 80028a8:	40020410 	.word	0x40020410
 80028ac:	40020428 	.word	0x40020428
 80028b0:	40020440 	.word	0x40020440
 80028b4:	40020458 	.word	0x40020458
 80028b8:	40020470 	.word	0x40020470
 80028bc:	40020488 	.word	0x40020488
 80028c0:	400204a0 	.word	0x400204a0
 80028c4:	400204b8 	.word	0x400204b8
 80028c8:	58025408 	.word	0x58025408
 80028cc:	5802541c 	.word	0x5802541c
 80028d0:	58025430 	.word	0x58025430
 80028d4:	58025444 	.word	0x58025444
 80028d8:	58025458 	.word	0x58025458
 80028dc:	5802546c 	.word	0x5802546c
 80028e0:	58025480 	.word	0x58025480
 80028e4:	58025494 	.word	0x58025494
 80028e8:	2300      	movs	r3, #0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d028      	beq.n	8002940 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028fc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002908:	f003 031f 	and.w	r3, r3, #31
 800290c:	2201      	movs	r2, #1
 800290e:	409a      	lsls	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800291c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00c      	beq.n	8002940 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002930:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002934:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800293e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop

0800296c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800297a:	b2db      	uxtb	r3, r3
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e0e3      	b.n	8002b62 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d106      	bne.n	80029b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2223      	movs	r2, #35	@ 0x23
 80029a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7fd fe73 	bl	8000698 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b2:	4b6e      	ldr	r3, [pc, #440]	@ (8002b6c <HAL_ETH_Init+0x1e4>)
 80029b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029b8:	4a6c      	ldr	r2, [pc, #432]	@ (8002b6c <HAL_ETH_Init+0x1e4>)
 80029ba:	f043 0302 	orr.w	r3, r3, #2
 80029be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80029c2:	4b6a      	ldr	r3, [pc, #424]	@ (8002b6c <HAL_ETH_Init+0x1e4>)
 80029c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	60bb      	str	r3, [r7, #8]
 80029ce:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7a1b      	ldrb	r3, [r3, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d103      	bne.n	80029e0 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80029d8:	2000      	movs	r0, #0
 80029da:	f7ff f96f 	bl	8001cbc <HAL_SYSCFG_ETHInterfaceSelect>
 80029de:	e003      	b.n	80029e8 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80029e0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80029e4:	f7ff f96a 	bl	8001cbc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80029e8:	4b61      	ldr	r3, [pc, #388]	@ (8002b70 <HAL_ETH_Init+0x1e8>)
 80029ea:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a02:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a04:	f7ff f94e 	bl	8001ca4 <HAL_GetTick>
 8002a08:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002a0a:	e011      	b.n	8002a30 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002a0c:	f7ff f94a 	bl	8001ca4 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a1a:	d909      	bls.n	8002a30 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2204      	movs	r2, #4
 8002a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	22e0      	movs	r2, #224	@ 0xe0
 8002a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e098      	b.n	8002b62 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1e4      	bne.n	8002a0c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f89e 	bl	8002b84 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002a48:	f003 fbc0 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	4a49      	ldr	r2, [pc, #292]	@ (8002b74 <HAL_ETH_Init+0x1ec>)
 8002a50:	fba2 2303 	umull	r2, r3, r2, r3
 8002a54:	0c9a      	lsrs	r2, r3, #18
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	3a01      	subs	r2, #1
 8002a5c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 fa81 	bl	8002f68 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002a72:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002a7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a82:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d009      	beq.n	8002aa6 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	22e0      	movs	r2, #224	@ 0xe0
 8002a9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e05d      	b.n	8002b62 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aae:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002ab2:	4b31      	ldr	r3, [pc, #196]	@ (8002b78 <HAL_ETH_Init+0x1f0>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6952      	ldr	r2, [r2, #20]
 8002aba:	0051      	lsls	r1, r2, #1
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	430b      	orrs	r3, r1
 8002ac2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ac6:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 fae9 	bl	80030a2 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 fb2f 	bl	8003134 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	3305      	adds	r3, #5
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	021a      	lsls	r2, r3, #8
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	3303      	adds	r3, #3
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	061a      	lsls	r2, r3, #24
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	3302      	adds	r3, #2
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	3301      	adds	r3, #1
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b14:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b22:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b24:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <HAL_ETH_Init+0x1f4>)
 8002b36:	430b      	orrs	r3, r1
 8002b38:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	4b0d      	ldr	r3, [pc, #52]	@ (8002b80 <HAL_ETH_Init+0x1f8>)
 8002b4a:	430b      	orrs	r3, r1
 8002b4c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2210      	movs	r2, #16
 8002b5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3710      	adds	r7, #16
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	58024400 	.word	0x58024400
 8002b70:	58000400 	.word	0x58000400
 8002b74:	431bde83 	.word	0x431bde83
 8002b78:	ffff8001 	.word	0xffff8001
 8002b7c:	0c020060 	.word	0x0c020060
 8002b80:	0c20c000 	.word	0x0c20c000

08002b84 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002b9e:	f003 fb15 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8002ba2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c10 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d804      	bhi.n	8002bb6 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	e022      	b.n	8002bfc <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	4a16      	ldr	r2, [pc, #88]	@ (8002c14 <HAL_ETH_SetMDIOClockRange+0x90>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d204      	bcs.n	8002bc8 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	e019      	b.n	8002bfc <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4a13      	ldr	r2, [pc, #76]	@ (8002c18 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d915      	bls.n	8002bfc <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	4a12      	ldr	r2, [pc, #72]	@ (8002c1c <HAL_ETH_SetMDIOClockRange+0x98>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d804      	bhi.n	8002be2 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	e00c      	b.n	8002bfc <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c20 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d804      	bhi.n	8002bf4 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	e003      	b.n	8002bfc <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8002bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8002c06:	bf00      	nop
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	02160ebf 	.word	0x02160ebf
 8002c14:	03938700 	.word	0x03938700
 8002c18:	05f5e0ff 	.word	0x05f5e0ff
 8002c1c:	08f0d17f 	.word	0x08f0d17f
 8002c20:	0ee6b27f 	.word	0x0ee6b27f

08002c24 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8002c36:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	791b      	ldrb	r3, [r3, #4]
 8002c3c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8002c3e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	7b1b      	ldrb	r3, [r3, #12]
 8002c44:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002c46:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	7b5b      	ldrb	r3, [r3, #13]
 8002c4c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002c4e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	7b9b      	ldrb	r3, [r3, #14]
 8002c54:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002c56:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	7bdb      	ldrb	r3, [r3, #15]
 8002c5c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002c5e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002c60:	683a      	ldr	r2, [r7, #0]
 8002c62:	7c12      	ldrb	r2, [r2, #16]
 8002c64:	2a00      	cmp	r2, #0
 8002c66:	d102      	bne.n	8002c6e <ETH_SetMACConfig+0x4a>
 8002c68:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002c6c:	e000      	b.n	8002c70 <ETH_SetMACConfig+0x4c>
 8002c6e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002c70:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	7c52      	ldrb	r2, [r2, #17]
 8002c76:	2a00      	cmp	r2, #0
 8002c78:	d102      	bne.n	8002c80 <ETH_SetMACConfig+0x5c>
 8002c7a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c7e:	e000      	b.n	8002c82 <ETH_SetMACConfig+0x5e>
 8002c80:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002c82:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	7c9b      	ldrb	r3, [r3, #18]
 8002c88:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002c8a:	431a      	orrs	r2, r3
               macconf->Speed |
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002c90:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002c96:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	7f1b      	ldrb	r3, [r3, #28]
 8002c9c:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8002c9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	7f5b      	ldrb	r3, [r3, #29]
 8002ca4:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002ca6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	7f92      	ldrb	r2, [r2, #30]
 8002cac:	2a00      	cmp	r2, #0
 8002cae:	d102      	bne.n	8002cb6 <ETH_SetMACConfig+0x92>
 8002cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cb4:	e000      	b.n	8002cb8 <ETH_SetMACConfig+0x94>
 8002cb6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002cb8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	7fdb      	ldrb	r3, [r3, #31]
 8002cbe:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002cc0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002cc8:	2a00      	cmp	r2, #0
 8002cca:	d102      	bne.n	8002cd2 <ETH_SetMACConfig+0xae>
 8002ccc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cd0:	e000      	b.n	8002cd4 <ETH_SetMACConfig+0xb0>
 8002cd2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002cd4:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002cda:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002ce2:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8002ce4:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4b56      	ldr	r3, [pc, #344]	@ (8002e50 <ETH_SetMACConfig+0x22c>)
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	68f9      	ldr	r1, [r7, #12]
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d06:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d0e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002d10:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d18:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002d1a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002d22:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002d24:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8002d2c:	2a00      	cmp	r2, #0
 8002d2e:	d102      	bne.n	8002d36 <ETH_SetMACConfig+0x112>
 8002d30:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002d34:	e000      	b.n	8002d38 <ETH_SetMACConfig+0x114>
 8002d36:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002d38:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4b42      	ldr	r3, [pc, #264]	@ (8002e54 <ETH_SetMACConfig+0x230>)
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	68f9      	ldr	r1, [r7, #12]
 8002d52:	430b      	orrs	r3, r1
 8002d54:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d5c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68da      	ldr	r2, [r3, #12]
 8002d6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e58 <ETH_SetMACConfig+0x234>)
 8002d6e:	4013      	ands	r3, r2
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	6812      	ldr	r2, [r2, #0]
 8002d74:	68f9      	ldr	r1, [r7, #12]
 8002d76:	430b      	orrs	r3, r1
 8002d78:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002d80:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002d86:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002d8e:	2a00      	cmp	r2, #0
 8002d90:	d101      	bne.n	8002d96 <ETH_SetMACConfig+0x172>
 8002d92:	2280      	movs	r2, #128	@ 0x80
 8002d94:	e000      	b.n	8002d98 <ETH_SetMACConfig+0x174>
 8002d96:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002d98:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d9e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002daa:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8002dae:	4013      	ands	r3, r2
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	68f9      	ldr	r1, [r7, #12]
 8002db6:	430b      	orrs	r3, r1
 8002db8:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002dc0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002dc8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd6:	f023 0103 	bic.w	r1, r3, #3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8002dee:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8002e0a:	2a00      	cmp	r2, #0
 8002e0c:	d101      	bne.n	8002e12 <ETH_SetMACConfig+0x1ee>
 8002e0e:	2240      	movs	r2, #64	@ 0x40
 8002e10:	e000      	b.n	8002e14 <ETH_SetMACConfig+0x1f0>
 8002e12:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002e14:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8002e1c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002e1e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002e26:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002e34:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68fa      	ldr	r2, [r7, #12]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8002e44:	bf00      	nop
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	00048083 	.word	0x00048083
 8002e54:	c0f88000 	.word	0xc0f88000
 8002e58:	fffffef0 	.word	0xfffffef0

08002e5c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b38      	ldr	r3, [pc, #224]	@ (8002f54 <ETH_SetDMAConfig+0xf8>)
 8002e72:	4013      	ands	r3, r2
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	6811      	ldr	r1, [r2, #0]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002e82:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	791b      	ldrb	r3, [r3, #4]
 8002e88:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002e8e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	7b1b      	ldrb	r3, [r3, #12]
 8002e94:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f58 <ETH_SetDMAConfig+0xfc>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	6812      	ldr	r2, [r2, #0]
 8002eac:	68f9      	ldr	r1, [r7, #12]
 8002eae:	430b      	orrs	r3, r1
 8002eb0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002eb4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	7b5b      	ldrb	r3, [r3, #13]
 8002eba:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ecc:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002ed0:	4b22      	ldr	r3, [pc, #136]	@ (8002f5c <ETH_SetDMAConfig+0x100>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	68f9      	ldr	r1, [r7, #12]
 8002eda:	430b      	orrs	r3, r1
 8002edc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ee0:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	7d1b      	ldrb	r3, [r3, #20]
 8002eec:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8002eee:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	7f5b      	ldrb	r3, [r3, #29]
 8002ef4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f02:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8002f06:	4b16      	ldr	r3, [pc, #88]	@ (8002f60 <ETH_SetDMAConfig+0x104>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6812      	ldr	r2, [r2, #0]
 8002f0e:	68f9      	ldr	r1, [r7, #12]
 8002f10:	430b      	orrs	r3, r1
 8002f12:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f16:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	7f1b      	ldrb	r3, [r3, #28]
 8002f1e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f30:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002f34:	4b0b      	ldr	r3, [pc, #44]	@ (8002f64 <ETH_SetDMAConfig+0x108>)
 8002f36:	4013      	ands	r3, r2
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	68f9      	ldr	r1, [r7, #12]
 8002f3e:	430b      	orrs	r3, r1
 8002f40:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f44:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	ffff87fd 	.word	0xffff87fd
 8002f58:	ffff2ffe 	.word	0xffff2ffe
 8002f5c:	fffec000 	.word	0xfffec000
 8002f60:	ffc0efef 	.word	0xffc0efef
 8002f64:	7fc0ffff 	.word	0x7fc0ffff

08002f68 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b0a4      	sub	sp, #144	@ 0x90
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002f70:	2301      	movs	r3, #1
 8002f72:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002f76:	2300      	movs	r3, #0
 8002f78:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002f80:	2300      	movs	r3, #0
 8002f82:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002f86:	2301      	movs	r3, #1
 8002f88:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002f92:	2301      	movs	r3, #1
 8002f94:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002fa4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fa8:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002fc0:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002fc4:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002fea:	2300      	movs	r3, #0
 8002fec:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003000:	2320      	movs	r3, #32
 8003002:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8003006:	2301      	movs	r3, #1
 8003008:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800300c:	2300      	movs	r3, #0
 800300e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003012:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003018:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800301c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800301e:	2300      	movs	r3, #0
 8003020:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003024:	2302      	movs	r3, #2
 8003026:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800302a:	2300      	movs	r3, #0
 800302c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003030:	2300      	movs	r3, #0
 8003032:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003036:	2300      	movs	r3, #0
 8003038:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800303c:	2301      	movs	r3, #1
 800303e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003042:	2300      	movs	r3, #0
 8003044:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003046:	2301      	movs	r3, #1
 8003048:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800304c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003050:	4619      	mov	r1, r3
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7ff fde6 	bl	8002c24 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003058:	2301      	movs	r3, #1
 800305a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800305c:	2301      	movs	r3, #1
 800305e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003060:	2300      	movs	r3, #0
 8003062:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003064:	2300      	movs	r3, #0
 8003066:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800306a:	2300      	movs	r3, #0
 800306c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800306e:	2300      	movs	r3, #0
 8003070:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003072:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003076:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003078:	2300      	movs	r3, #0
 800307a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800307c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003080:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8003082:	2300      	movs	r3, #0
 8003084:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003088:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800308c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800308e:	f107 0308 	add.w	r3, r7, #8
 8003092:	4619      	mov	r1, r3
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff fee1 	bl	8002e5c <ETH_SetDMAConfig>
}
 800309a:	bf00      	nop
 800309c:	3790      	adds	r7, #144	@ 0x90
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b085      	sub	sp, #20
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
 80030ae:	e01d      	b.n	80030ec <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68d9      	ldr	r1, [r3, #12]
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	4613      	mov	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	4413      	add	r3, r2
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	440b      	add	r3, r1
 80030c0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	2200      	movs	r2, #0
 80030cc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80030da:	68b9      	ldr	r1, [r7, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	3206      	adds	r2, #6
 80030e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	3301      	adds	r3, #1
 80030ea:	60fb      	str	r3, [r7, #12]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2b03      	cmp	r3, #3
 80030f0:	d9de      	bls.n	80030b0 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003100:	461a      	mov	r2, r3
 8003102:	2303      	movs	r3, #3
 8003104:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003114:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003124:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8003128:	bf00      	nop
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	e023      	b.n	800318a <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6919      	ldr	r1, [r3, #16]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	4613      	mov	r3, r2
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	4413      	add	r3, r2
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	440b      	add	r3, r1
 8003152:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	2200      	movs	r2, #0
 800315e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2200      	movs	r2, #0
 8003164:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2200      	movs	r2, #0
 800316a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	3212      	adds	r2, #18
 8003180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3301      	adds	r3, #1
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2b03      	cmp	r3, #3
 800318e:	d9d8      	bls.n	8003142 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031b6:	461a      	mov	r2, r3
 80031b8:	2303      	movs	r3, #3
 80031ba:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031ca:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031de:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80031e2:	bf00      	nop
 80031e4:	3714      	adds	r7, #20
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b098      	sub	sp, #96	@ 0x60
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80031f8:	4a84      	ldr	r2, [pc, #528]	@ (800340c <HAL_FDCAN_Init+0x21c>)
 80031fa:	f107 030c 	add.w	r3, r7, #12
 80031fe:	4611      	mov	r1, r2
 8003200:	224c      	movs	r2, #76	@ 0x4c
 8003202:	4618      	mov	r0, r3
 8003204:	f008 fc3f 	bl	800ba86 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e1c6      	b.n	80035a0 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a7e      	ldr	r2, [pc, #504]	@ (8003410 <HAL_FDCAN_Init+0x220>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d106      	bne.n	800322a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003224:	461a      	mov	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d106      	bne.n	8003244 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7fd fbc0 	bl	80009c4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 0210 	bic.w	r2, r2, #16
 8003252:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003254:	f7fe fd26 	bl	8001ca4 <HAL_GetTick>
 8003258:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800325a:	e014      	b.n	8003286 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800325c:	f7fe fd22 	bl	8001ca4 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b0a      	cmp	r3, #10
 8003268:	d90d      	bls.n	8003286 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003270:	f043 0201 	orr.w	r2, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2203      	movs	r2, #3
 800327e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e18c      	b.n	80035a0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	f003 0308 	and.w	r3, r3, #8
 8003290:	2b08      	cmp	r3, #8
 8003292:	d0e3      	beq.n	800325c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0201 	orr.w	r2, r2, #1
 80032a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032a4:	f7fe fcfe 	bl	8001ca4 <HAL_GetTick>
 80032a8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80032aa:	e014      	b.n	80032d6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80032ac:	f7fe fcfa 	bl	8001ca4 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b0a      	cmp	r3, #10
 80032b8:	d90d      	bls.n	80032d6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032c0:	f043 0201 	orr.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2203      	movs	r2, #3
 80032ce:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e164      	b.n	80035a0 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d0e3      	beq.n	80032ac <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699a      	ldr	r2, [r3, #24]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0202 	orr.w	r2, r2, #2
 80032f2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	7c1b      	ldrb	r3, [r3, #16]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d108      	bne.n	800330e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	699a      	ldr	r2, [r3, #24]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800330a:	619a      	str	r2, [r3, #24]
 800330c:	e007      	b.n	800331e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	699a      	ldr	r2, [r3, #24]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800331c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7c5b      	ldrb	r3, [r3, #17]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d108      	bne.n	8003338 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	699a      	ldr	r2, [r3, #24]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003334:	619a      	str	r2, [r3, #24]
 8003336:	e007      	b.n	8003348 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699a      	ldr	r2, [r3, #24]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003346:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	7c9b      	ldrb	r3, [r3, #18]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d108      	bne.n	8003362 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	699a      	ldr	r2, [r3, #24]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800335e:	619a      	str	r2, [r3, #24]
 8003360:	e007      	b.n	8003372 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	699a      	ldr	r2, [r3, #24]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003370:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	699a      	ldr	r2, [r3, #24]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003396:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	691a      	ldr	r2, [r3, #16]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 0210 	bic.w	r2, r2, #16
 80033a6:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d108      	bne.n	80033c2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0204 	orr.w	r2, r2, #4
 80033be:	619a      	str	r2, [r3, #24]
 80033c0:	e030      	b.n	8003424 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d02c      	beq.n	8003424 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d020      	beq.n	8003414 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699a      	ldr	r2, [r3, #24]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033e0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0210 	orr.w	r2, r2, #16
 80033f0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d114      	bne.n	8003424 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699a      	ldr	r2, [r3, #24]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0220 	orr.w	r2, r2, #32
 8003408:	619a      	str	r2, [r3, #24]
 800340a:	e00b      	b.n	8003424 <HAL_FDCAN_Init+0x234>
 800340c:	0800c008 	.word	0x0800c008
 8003410:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699a      	ldr	r2, [r3, #24]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f042 0220 	orr.w	r2, r2, #32
 8003422:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	699b      	ldr	r3, [r3, #24]
 8003428:	3b01      	subs	r3, #1
 800342a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	3b01      	subs	r3, #1
 8003432:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003434:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800343c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	3b01      	subs	r3, #1
 8003446:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800344c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800344e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003458:	d115      	bne.n	8003486 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003464:	3b01      	subs	r3, #1
 8003466:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003468:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	3b01      	subs	r3, #1
 8003470:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003472:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347a:	3b01      	subs	r3, #1
 800347c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003482:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003484:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00a      	beq.n	80034a4 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034ac:	4413      	add	r3, r2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d011      	beq.n	80034d6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80034ba:	f023 0107 	bic.w	r1, r3, #7
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	3360      	adds	r3, #96	@ 0x60
 80034c6:	443b      	add	r3, r7
 80034c8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d011      	beq.n	8003502 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80034e6:	f023 0107 	bic.w	r1, r3, #7
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	3360      	adds	r3, #96	@ 0x60
 80034f2:	443b      	add	r3, r7
 80034f4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	430a      	orrs	r2, r1
 80034fe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003506:	2b00      	cmp	r3, #0
 8003508:	d012      	beq.n	8003530 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003512:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	3360      	adds	r3, #96	@ 0x60
 800351e:	443b      	add	r3, r7
 8003520:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003524:	011a      	lsls	r2, r3, #4
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003534:	2b00      	cmp	r3, #0
 8003536:	d012      	beq.n	800355e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003540:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	3360      	adds	r3, #96	@ 0x60
 800354c:	443b      	add	r3, r7
 800354e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003552:	021a      	lsls	r2, r3, #8
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	430a      	orrs	r2, r1
 800355a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a11      	ldr	r2, [pc, #68]	@ (80035a8 <HAL_FDCAN_Init+0x3b8>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d107      	bne.n	8003578 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f022 0203 	bic.w	r2, r2, #3
 8003576:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f000 f80b 	bl	80035ac <FDCAN_CalcultateRamBlockAddresses>
 8003596:	4603      	mov	r3, r0
 8003598:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800359c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3760      	adds	r7, #96	@ 0x60
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	4000a000 	.word	0x4000a000

080035ac <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80035c2:	4ba7      	ldr	r3, [pc, #668]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	0091      	lsls	r1, r2, #2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	430b      	orrs	r3, r1
 80035d0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035dc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e4:	041a      	lsls	r2, r3, #16
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	4413      	add	r3, r2
 80035f8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003602:	4b97      	ldr	r3, [pc, #604]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003604:	4013      	ands	r3, r2
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	0091      	lsls	r1, r2, #2
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	430b      	orrs	r3, r1
 8003610:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	041a      	lsls	r2, r3, #16
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	4413      	add	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003644:	4b86      	ldr	r3, [pc, #536]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003646:	4013      	ands	r3, r2
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	0091      	lsls	r1, r2, #2
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	430b      	orrs	r3, r1
 8003652:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800365e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	041a      	lsls	r2, r3, #16
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	4413      	add	r3, r2
 8003682:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800368c:	4b74      	ldr	r3, [pc, #464]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800368e:	4013      	ands	r3, r2
 8003690:	68ba      	ldr	r2, [r7, #8]
 8003692:	0091      	lsls	r1, r2, #2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6812      	ldr	r2, [r2, #0]
 8003698:	430b      	orrs	r3, r1
 800369a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036a6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036ae:	041a      	lsls	r2, r3, #16
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	4413      	add	r3, r2
 80036ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80036d4:	4b62      	ldr	r3, [pc, #392]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	0091      	lsls	r1, r2, #2
 80036dc:	687a      	ldr	r2, [r7, #4]
 80036de:	6812      	ldr	r2, [r2, #0]
 80036e0:	430b      	orrs	r3, r1
 80036e2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	4413      	add	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003700:	4b57      	ldr	r3, [pc, #348]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003702:	4013      	ands	r3, r2
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	0091      	lsls	r1, r2, #2
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	430b      	orrs	r3, r1
 800370e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800371a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003722:	041a      	lsls	r2, r3, #16
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	4413      	add	r3, r2
 8003738:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003742:	4b47      	ldr	r3, [pc, #284]	@ (8003860 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003744:	4013      	ands	r3, r2
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	0091      	lsls	r1, r2, #2
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	6812      	ldr	r2, [r2, #0]
 800374e:	430b      	orrs	r3, r1
 8003750:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800375c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003764:	041a      	lsls	r2, r3, #16
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	430a      	orrs	r2, r1
 800376c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003778:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003780:	061a      	lsls	r2, r3, #24
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003790:	4b34      	ldr	r3, [pc, #208]	@ (8003864 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003792:	4413      	add	r3, r2
 8003794:	009a      	lsls	r2, r3, #2
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	441a      	add	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	441a      	add	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80037c6:	fb01 f303 	mul.w	r3, r1, r3
 80037ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80037cc:	441a      	add	r2, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80037de:	fb01 f303 	mul.w	r3, r1, r3
 80037e2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80037e4:	441a      	add	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80037f6:	fb01 f303 	mul.w	r3, r1, r3
 80037fa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80037fc:	441a      	add	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	441a      	add	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003826:	fb01 f303 	mul.w	r3, r1, r3
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	441a      	add	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800383e:	6879      	ldr	r1, [r7, #4]
 8003840:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003842:	fb01 f303 	mul.w	r3, r1, r3
 8003846:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003848:	441a      	add	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003856:	4a04      	ldr	r2, [pc, #16]	@ (8003868 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d915      	bls.n	8003888 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800385c:	e006      	b.n	800386c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800385e:	bf00      	nop
 8003860:	ffff0003 	.word	0xffff0003
 8003864:	10002b00 	.word	0x10002b00
 8003868:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003872:	f043 0220 	orr.w	r2, r3, #32
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2203      	movs	r2, #3
 8003880:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e010      	b.n	80038aa <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800388c:	60fb      	str	r3, [r7, #12]
 800388e:	e005      	b.n	800389c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	3304      	adds	r3, #4
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d3f3      	bcc.n	8003890 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop

080038b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b089      	sub	sp, #36	@ 0x24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80038c6:	4b86      	ldr	r3, [pc, #536]	@ (8003ae0 <HAL_GPIO_Init+0x228>)
 80038c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80038ca:	e18c      	b.n	8003be6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	2101      	movs	r1, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 817e 	beq.w	8003be0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d005      	beq.n	80038fc <HAL_GPIO_Init+0x44>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d130      	bne.n	800395e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	2203      	movs	r2, #3
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	4313      	orrs	r3, r2
 8003924:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003932:	2201      	movs	r2, #1
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4013      	ands	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	091b      	lsrs	r3, r3, #4
 8003948:	f003 0201 	and.w	r2, r3, #1
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4313      	orrs	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	2b03      	cmp	r3, #3
 8003968:	d017      	beq.n	800399a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	2203      	movs	r2, #3
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	43db      	mvns	r3, r3
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	4013      	ands	r3, r2
 8003980:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4313      	orrs	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d123      	bne.n	80039ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	08da      	lsrs	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3208      	adds	r2, #8
 80039ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	f003 0307 	and.w	r3, r3, #7
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	220f      	movs	r2, #15
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43db      	mvns	r3, r3
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4013      	ands	r3, r2
 80039c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4313      	orrs	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	08da      	lsrs	r2, r3, #3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3208      	adds	r2, #8
 80039e8:	69b9      	ldr	r1, [r7, #24]
 80039ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	2203      	movs	r2, #3
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	4013      	ands	r3, r2
 8003a04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f003 0203 	and.w	r2, r3, #3
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 80d8 	beq.w	8003be0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a30:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae4 <HAL_GPIO_Init+0x22c>)
 8003a32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a36:	4a2b      	ldr	r2, [pc, #172]	@ (8003ae4 <HAL_GPIO_Init+0x22c>)
 8003a38:	f043 0302 	orr.w	r3, r3, #2
 8003a3c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003a40:	4b28      	ldr	r3, [pc, #160]	@ (8003ae4 <HAL_GPIO_Init+0x22c>)
 8003a42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a4e:	4a26      	ldr	r2, [pc, #152]	@ (8003ae8 <HAL_GPIO_Init+0x230>)
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	089b      	lsrs	r3, r3, #2
 8003a54:	3302      	adds	r3, #2
 8003a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	220f      	movs	r2, #15
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	43db      	mvns	r3, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4013      	ands	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a1d      	ldr	r2, [pc, #116]	@ (8003aec <HAL_GPIO_Init+0x234>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d04a      	beq.n	8003b10 <HAL_GPIO_Init+0x258>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8003af0 <HAL_GPIO_Init+0x238>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d02b      	beq.n	8003ada <HAL_GPIO_Init+0x222>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a1b      	ldr	r2, [pc, #108]	@ (8003af4 <HAL_GPIO_Init+0x23c>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d025      	beq.n	8003ad6 <HAL_GPIO_Init+0x21e>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8003af8 <HAL_GPIO_Init+0x240>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d01f      	beq.n	8003ad2 <HAL_GPIO_Init+0x21a>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a19      	ldr	r2, [pc, #100]	@ (8003afc <HAL_GPIO_Init+0x244>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d019      	beq.n	8003ace <HAL_GPIO_Init+0x216>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a18      	ldr	r2, [pc, #96]	@ (8003b00 <HAL_GPIO_Init+0x248>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d013      	beq.n	8003aca <HAL_GPIO_Init+0x212>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a17      	ldr	r2, [pc, #92]	@ (8003b04 <HAL_GPIO_Init+0x24c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00d      	beq.n	8003ac6 <HAL_GPIO_Init+0x20e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a16      	ldr	r2, [pc, #88]	@ (8003b08 <HAL_GPIO_Init+0x250>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d007      	beq.n	8003ac2 <HAL_GPIO_Init+0x20a>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a15      	ldr	r2, [pc, #84]	@ (8003b0c <HAL_GPIO_Init+0x254>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d101      	bne.n	8003abe <HAL_GPIO_Init+0x206>
 8003aba:	2309      	movs	r3, #9
 8003abc:	e029      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003abe:	230a      	movs	r3, #10
 8003ac0:	e027      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ac2:	2307      	movs	r3, #7
 8003ac4:	e025      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ac6:	2306      	movs	r3, #6
 8003ac8:	e023      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003aca:	2305      	movs	r3, #5
 8003acc:	e021      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ace:	2304      	movs	r3, #4
 8003ad0:	e01f      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e01d      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	e01b      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e019      	b.n	8003b12 <HAL_GPIO_Init+0x25a>
 8003ade:	bf00      	nop
 8003ae0:	58000080 	.word	0x58000080
 8003ae4:	58024400 	.word	0x58024400
 8003ae8:	58000400 	.word	0x58000400
 8003aec:	58020000 	.word	0x58020000
 8003af0:	58020400 	.word	0x58020400
 8003af4:	58020800 	.word	0x58020800
 8003af8:	58020c00 	.word	0x58020c00
 8003afc:	58021000 	.word	0x58021000
 8003b00:	58021400 	.word	0x58021400
 8003b04:	58021800 	.word	0x58021800
 8003b08:	58021c00 	.word	0x58021c00
 8003b0c:	58022400 	.word	0x58022400
 8003b10:	2300      	movs	r3, #0
 8003b12:	69fa      	ldr	r2, [r7, #28]
 8003b14:	f002 0203 	and.w	r2, r2, #3
 8003b18:	0092      	lsls	r2, r2, #2
 8003b1a:	4093      	lsls	r3, r2
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b22:	4938      	ldr	r1, [pc, #224]	@ (8003c04 <HAL_GPIO_Init+0x34c>)
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	089b      	lsrs	r3, r3, #2
 8003b28:	3302      	adds	r3, #2
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003b4e:	69ba      	ldr	r2, [r7, #24]
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003b56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003b5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	43db      	mvns	r3, r3
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003b84:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	43db      	mvns	r3, r3
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	3301      	adds	r3, #1
 8003be4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	f47f ae6b 	bne.w	80038cc <HAL_GPIO_Init+0x14>
  }
}
 8003bf6:	bf00      	nop
 8003bf8:	bf00      	nop
 8003bfa:	3724      	adds	r7, #36	@ 0x24
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	58000400 	.word	0x58000400

08003c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	460b      	mov	r3, r1
 8003c12:	807b      	strh	r3, [r7, #2]
 8003c14:	4613      	mov	r3, r2
 8003c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c18:	787b      	ldrb	r3, [r7, #1]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c1e:	887a      	ldrh	r2, [r7, #2]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003c24:	e003      	b.n	8003c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003c26:	887b      	ldrh	r3, [r7, #2]
 8003c28:	041a      	lsls	r2, r3, #16
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	619a      	str	r2, [r3, #24]
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
	...

08003c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e08b      	b.n	8003d66 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fd fa40 	bl	80010e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2224      	movs	r2, #36	@ 0x24
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f022 0201 	bic.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003c8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d107      	bne.n	8003cb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cb2:	609a      	str	r2, [r3, #8]
 8003cb4:	e006      	b.n	8003cc4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003cc2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d108      	bne.n	8003cde <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cda:	605a      	str	r2, [r3, #4]
 8003cdc:	e007      	b.n	8003cee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6859      	ldr	r1, [r3, #4]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <HAL_I2C_Init+0x134>)
 8003cfa:	430b      	orrs	r3, r1
 8003cfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69d9      	ldr	r1, [r3, #28]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1a      	ldr	r2, [r3, #32]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	02008000 	.word	0x02008000

08003d74 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af02      	add	r7, sp, #8
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	4611      	mov	r1, r2
 8003d80:	461a      	mov	r2, r3
 8003d82:	4603      	mov	r3, r0
 8003d84:	817b      	strh	r3, [r7, #10]
 8003d86:	460b      	mov	r3, r1
 8003d88:	813b      	strh	r3, [r7, #8]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b20      	cmp	r3, #32
 8003d98:	f040 80fd 	bne.w	8003f96 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d002      	beq.n	8003da8 <HAL_I2C_Mem_Read+0x34>
 8003da2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d105      	bne.n	8003db4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e0f1      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d101      	bne.n	8003dc2 <HAL_I2C_Mem_Read+0x4e>
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	e0ea      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003dca:	f7fd ff6b 	bl	8001ca4 <HAL_GetTick>
 8003dce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	2319      	movs	r3, #25
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 ffc6 	bl	8004d6e <I2C_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e0d5      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2222      	movs	r2, #34	@ 0x22
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2240      	movs	r2, #64	@ 0x40
 8003df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a3a      	ldr	r2, [r7, #32]
 8003e06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e14:	88f8      	ldrh	r0, [r7, #6]
 8003e16:	893a      	ldrh	r2, [r7, #8]
 8003e18:	8979      	ldrh	r1, [r7, #10]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	9301      	str	r3, [sp, #4]
 8003e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	4603      	mov	r3, r0
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 fa6d 	bl	8004304 <I2C_RequestMemoryRead>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e0ad      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2bff      	cmp	r3, #255	@ 0xff
 8003e44:	d90e      	bls.n	8003e64 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	22ff      	movs	r2, #255	@ 0xff
 8003e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	8979      	ldrh	r1, [r7, #10]
 8003e54:	4b52      	ldr	r3, [pc, #328]	@ (8003fa0 <HAL_I2C_Mem_Read+0x22c>)
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f001 f949 	bl	80050f4 <I2C_TransferConfig>
 8003e62:	e00f      	b.n	8003e84 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	8979      	ldrh	r1, [r7, #10]
 8003e76:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa0 <HAL_I2C_Mem_Read+0x22c>)
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f001 f938 	bl	80050f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	2104      	movs	r1, #4
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 ff6d 	bl	8004d6e <I2C_WaitOnFlagUntilTimeout>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d001      	beq.n	8003e9e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e07c      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea8:	b2d2      	uxtb	r2, r2
 8003eaa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	3b01      	subs	r3, #1
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d034      	beq.n	8003f44 <HAL_I2C_Mem_Read+0x1d0>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d130      	bne.n	8003f44 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee8:	2200      	movs	r2, #0
 8003eea:	2180      	movs	r1, #128	@ 0x80
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 ff3e 	bl	8004d6e <I2C_WaitOnFlagUntilTimeout>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e04d      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	2bff      	cmp	r3, #255	@ 0xff
 8003f04:	d90e      	bls.n	8003f24 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	22ff      	movs	r2, #255	@ 0xff
 8003f0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	8979      	ldrh	r1, [r7, #10]
 8003f14:	2300      	movs	r3, #0
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f001 f8e9 	bl	80050f4 <I2C_TransferConfig>
 8003f22:	e00f      	b.n	8003f44 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	8979      	ldrh	r1, [r7, #10]
 8003f36:	2300      	movs	r3, #0
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f001 f8d8 	bl	80050f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d19a      	bne.n	8003e84 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 ffab 	bl	8004eae <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e01a      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2220      	movs	r2, #32
 8003f68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6859      	ldr	r1, [r3, #4]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa4 <HAL_I2C_Mem_Read+0x230>)
 8003f76:	400b      	ands	r3, r1
 8003f78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f92:	2300      	movs	r3, #0
 8003f94:	e000      	b.n	8003f98 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f96:	2302      	movs	r3, #2
  }
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	80002400 	.word	0x80002400
 8003fa4:	fe00e800 	.word	0xfe00e800

08003fa8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	68f9      	ldr	r1, [r7, #12]
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	4798      	blx	r3
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00f      	beq.n	800401e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00a      	beq.n	800401e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400c:	f043 0201 	orr.w	r2, r3, #1
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800401c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00f      	beq.n	8004048 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004036:	f043 0208 	orr.w	r2, r3, #8
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004046:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00f      	beq.n	8004072 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004060:	f043 0202 	orr.w	r2, r3, #2
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004070:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004076:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f003 030b 	and.w	r3, r3, #11
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8004082:	68f9      	ldr	r1, [r7, #12]
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fd19 	bl	8004abc <I2C_ITError>
  }
}
 800408a:	bf00      	nop
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004092:	b480      	push	{r7}
 8004094:	b083      	sub	sp, #12
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b083      	sub	sp, #12
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	460b      	mov	r3, r1
 80040c4:	70fb      	strb	r3, [r7, #3]
 80040c6:	4613      	mov	r3, r2
 80040c8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b083      	sub	sp, #12
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80040f2:	bf00      	nop
 80040f4:	370c      	adds	r7, #12
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr

080040fe <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80040fe:	b480      	push	{r7}
 8004100:	b083      	sub	sp, #12
 8004102:	af00      	add	r7, sp, #0
 8004104:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr

08004112 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b086      	sub	sp, #24
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800412e:	2b01      	cmp	r3, #1
 8004130:	d101      	bne.n	8004136 <I2C_Slave_ISR_IT+0x24>
 8004132:	2302      	movs	r3, #2
 8004134:	e0e2      	b.n	80042fc <I2C_Slave_ISR_IT+0x1ea>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f003 0320 	and.w	r3, r3, #32
 8004144:	2b00      	cmp	r3, #0
 8004146:	d009      	beq.n	800415c <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800414e:	2b00      	cmp	r3, #0
 8004150:	d004      	beq.n	800415c <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004152:	6939      	ldr	r1, [r7, #16]
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 fa09 	bl	800456c <I2C_ITSlaveCplt>
 800415a:	e0ca      	b.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	2b00      	cmp	r3, #0
 8004164:	d04b      	beq.n	80041fe <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800416c:	2b00      	cmp	r3, #0
 800416e:	d046      	beq.n	80041fe <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d128      	bne.n	80041cc <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b28      	cmp	r3, #40	@ 0x28
 8004184:	d108      	bne.n	8004198 <I2C_Slave_ISR_IT+0x86>
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800418c:	d104      	bne.n	8004198 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800418e:	6939      	ldr	r1, [r7, #16]
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 fc3f 	bl	8004a14 <I2C_ITListenCplt>
 8004196:	e031      	b.n	80041fc <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b29      	cmp	r3, #41	@ 0x29
 80041a2:	d10e      	bne.n	80041c2 <I2C_Slave_ISR_IT+0xb0>
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041aa:	d00a      	beq.n	80041c2 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2210      	movs	r2, #16
 80041b2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fd98 	bl	8004cea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 f97a 	bl	80044b4 <I2C_ITSlaveSeqCplt>
 80041c0:	e01c      	b.n	80041fc <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2210      	movs	r2, #16
 80041c8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80041ca:	e08f      	b.n	80042ec <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2210      	movs	r2, #16
 80041d2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d8:	f043 0204 	orr.w	r2, r3, #4
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <I2C_Slave_ISR_IT+0xdc>
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041ec:	d17e      	bne.n	80042ec <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f2:	4619      	mov	r1, r3
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 fc61 	bl	8004abc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80041fa:	e077      	b.n	80042ec <I2C_Slave_ISR_IT+0x1da>
 80041fc:	e076      	b.n	80042ec <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f003 0304 	and.w	r3, r3, #4
 8004204:	2b00      	cmp	r3, #0
 8004206:	d02f      	beq.n	8004268 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800420e:	2b00      	cmp	r3, #0
 8004210:	d02a      	beq.n	8004268 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d018      	beq.n	800424e <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	1c5a      	adds	r2, r3, #1
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004238:	3b01      	subs	r3, #1
 800423a:	b29a      	uxth	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004244:	b29b      	uxth	r3, r3
 8004246:	3b01      	subs	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	d14b      	bne.n	80042f0 <I2C_Slave_ISR_IT+0x1de>
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800425e:	d047      	beq.n	80042f0 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f000 f927 	bl	80044b4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004266:	e043      	b.n	80042f0 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f003 0308 	and.w	r3, r3, #8
 800426e:	2b00      	cmp	r3, #0
 8004270:	d009      	beq.n	8004286 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004278:	2b00      	cmp	r3, #0
 800427a:	d004      	beq.n	8004286 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800427c:	6939      	ldr	r1, [r7, #16]
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f000 f894 	bl	80043ac <I2C_ITAddrCplt>
 8004284:	e035      	b.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d030      	beq.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004296:	2b00      	cmp	r3, #0
 8004298:	d02b      	beq.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429e:	b29b      	uxth	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d018      	beq.n	80042d6 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a8:	781a      	ldrb	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	1c5a      	adds	r2, r3, #1
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042cc:	3b01      	subs	r3, #1
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80042d4:	e00d      	b.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042dc:	d002      	beq.n	80042e4 <I2C_Slave_ISR_IT+0x1d2>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d106      	bne.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 f8e5 	bl	80044b4 <I2C_ITSlaveSeqCplt>
 80042ea:	e002      	b.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80042ec:	bf00      	nop
 80042ee:	e000      	b.n	80042f2 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80042f0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3718      	adds	r7, #24
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	4608      	mov	r0, r1
 800430e:	4611      	mov	r1, r2
 8004310:	461a      	mov	r2, r3
 8004312:	4603      	mov	r3, r0
 8004314:	817b      	strh	r3, [r7, #10]
 8004316:	460b      	mov	r3, r1
 8004318:	813b      	strh	r3, [r7, #8]
 800431a:	4613      	mov	r3, r2
 800431c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800431e:	88fb      	ldrh	r3, [r7, #6]
 8004320:	b2da      	uxtb	r2, r3
 8004322:	8979      	ldrh	r1, [r7, #10]
 8004324:	4b20      	ldr	r3, [pc, #128]	@ (80043a8 <I2C_RequestMemoryRead+0xa4>)
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	2300      	movs	r3, #0
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 fee2 	bl	80050f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	69b9      	ldr	r1, [r7, #24]
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 fd73 	bl	8004e20 <I2C_WaitOnTXISFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e02c      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004344:	88fb      	ldrh	r3, [r7, #6]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d105      	bne.n	8004356 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800434a:	893b      	ldrh	r3, [r7, #8]
 800434c:	b2da      	uxtb	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	629a      	str	r2, [r3, #40]	@ 0x28
 8004354:	e015      	b.n	8004382 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004356:	893b      	ldrh	r3, [r7, #8]
 8004358:	0a1b      	lsrs	r3, r3, #8
 800435a:	b29b      	uxth	r3, r3
 800435c:	b2da      	uxtb	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004364:	69fa      	ldr	r2, [r7, #28]
 8004366:	69b9      	ldr	r1, [r7, #24]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fd59 	bl	8004e20 <I2C_WaitOnTXISFlagUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e012      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004378:	893b      	ldrh	r3, [r7, #8]
 800437a:	b2da      	uxtb	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2200      	movs	r2, #0
 800438a:	2140      	movs	r1, #64	@ 0x40
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 fcee 	bl	8004d6e <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e000      	b.n	800439e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	80002000 	.word	0x80002000

080043ac <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043c2:	2b28      	cmp	r3, #40	@ 0x28
 80043c4:	d16a      	bne.n	800449c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	0c1b      	lsrs	r3, r3, #16
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	f003 0301 	and.w	r3, r3, #1
 80043d4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	0c1b      	lsrs	r3, r3, #16
 80043de:	b29b      	uxth	r3, r3
 80043e0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80043e4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043f2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004400:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	2b02      	cmp	r3, #2
 8004408:	d138      	bne.n	800447c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800440a:	897b      	ldrh	r3, [r7, #10]
 800440c:	09db      	lsrs	r3, r3, #7
 800440e:	b29a      	uxth	r2, r3
 8004410:	89bb      	ldrh	r3, [r7, #12]
 8004412:	4053      	eors	r3, r2
 8004414:	b29b      	uxth	r3, r3
 8004416:	f003 0306 	and.w	r3, r3, #6
 800441a:	2b00      	cmp	r3, #0
 800441c:	d11c      	bne.n	8004458 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800441e:	897b      	ldrh	r3, [r7, #10]
 8004420:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004430:	2b02      	cmp	r3, #2
 8004432:	d13b      	bne.n	80044ac <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2208      	movs	r2, #8
 8004440:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800444a:	89ba      	ldrh	r2, [r7, #12]
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	4619      	mov	r1, r3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7ff fe32 	bl	80040ba <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004456:	e029      	b.n	80044ac <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004458:	893b      	ldrh	r3, [r7, #8]
 800445a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800445c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 fe79 	bl	8005158 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800446e:	89ba      	ldrh	r2, [r7, #12]
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	4619      	mov	r1, r3
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f7ff fe20 	bl	80040ba <HAL_I2C_AddrCallback>
}
 800447a:	e017      	b.n	80044ac <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800447c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	f000 fe69 	bl	8005158 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800448e:	89ba      	ldrh	r2, [r7, #12]
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	4619      	mov	r1, r3
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f7ff fe10 	bl	80040ba <HAL_I2C_AddrCallback>
}
 800449a:	e007      	b.n	80044ac <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2208      	movs	r2, #8
 80044a2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80044ac:	bf00      	nop
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d008      	beq.n	80044e8 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	e00c      	b.n	8004502 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d007      	beq.n	8004502 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004500:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b29      	cmp	r3, #41	@ 0x29
 800450c:	d112      	bne.n	8004534 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2228      	movs	r2, #40	@ 0x28
 8004512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2221      	movs	r2, #33	@ 0x21
 800451a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800451c:	2101      	movs	r1, #1
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fe1a 	bl	8005158 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f7ff fdb0 	bl	8004092 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004532:	e017      	b.n	8004564 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b2a      	cmp	r3, #42	@ 0x2a
 800453e:	d111      	bne.n	8004564 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2228      	movs	r2, #40	@ 0x28
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2222      	movs	r2, #34	@ 0x22
 800454c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800454e:	2102      	movs	r1, #2
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fe01 	bl	8005158 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7ff fda1 	bl	80040a6 <HAL_I2C_SlaveRxCpltCallback>
}
 8004564:	bf00      	nop
 8004566:	3710      	adds	r7, #16
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004586:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800458e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2220      	movs	r2, #32
 8004596:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004598:	7afb      	ldrb	r3, [r7, #11]
 800459a:	2b21      	cmp	r3, #33	@ 0x21
 800459c:	d002      	beq.n	80045a4 <I2C_ITSlaveCplt+0x38>
 800459e:	7afb      	ldrb	r3, [r7, #11]
 80045a0:	2b29      	cmp	r3, #41	@ 0x29
 80045a2:	d108      	bne.n	80045b6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80045a4:	f248 0101 	movw	r1, #32769	@ 0x8001
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fdd5 	bl	8005158 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2221      	movs	r2, #33	@ 0x21
 80045b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80045b4:	e019      	b.n	80045ea <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80045b6:	7afb      	ldrb	r3, [r7, #11]
 80045b8:	2b22      	cmp	r3, #34	@ 0x22
 80045ba:	d002      	beq.n	80045c2 <I2C_ITSlaveCplt+0x56>
 80045bc:	7afb      	ldrb	r3, [r7, #11]
 80045be:	2b2a      	cmp	r3, #42	@ 0x2a
 80045c0:	d108      	bne.n	80045d4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80045c2:	f248 0102 	movw	r1, #32770	@ 0x8002
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fdc6 	bl	8005158 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2222      	movs	r2, #34	@ 0x22
 80045d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80045d2:	e00a      	b.n	80045ea <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80045d4:	7afb      	ldrb	r3, [r7, #11]
 80045d6:	2b28      	cmp	r3, #40	@ 0x28
 80045d8:	d107      	bne.n	80045ea <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80045da:	f248 0103 	movw	r1, #32771	@ 0x8003
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fdba 	bl	8005158 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045f8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6859      	ldr	r1, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b7f      	ldr	r3, [pc, #508]	@ (8004804 <I2C_ITSlaveCplt+0x298>)
 8004606:	400b      	ands	r3, r1
 8004608:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 fb6d 	bl	8004cea <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d07a      	beq.n	8004710 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004628:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 8111 	beq.w	8004856 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a73      	ldr	r2, [pc, #460]	@ (8004808 <I2C_ITSlaveCplt+0x29c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d059      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a71      	ldr	r2, [pc, #452]	@ (800480c <I2C_ITSlaveCplt+0x2a0>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d053      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a6f      	ldr	r2, [pc, #444]	@ (8004810 <I2C_ITSlaveCplt+0x2a4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d04d      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6d      	ldr	r2, [pc, #436]	@ (8004814 <I2C_ITSlaveCplt+0x2a8>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d047      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a6b      	ldr	r2, [pc, #428]	@ (8004818 <I2C_ITSlaveCplt+0x2ac>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d041      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a69      	ldr	r2, [pc, #420]	@ (800481c <I2C_ITSlaveCplt+0x2b0>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d03b      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a67      	ldr	r2, [pc, #412]	@ (8004820 <I2C_ITSlaveCplt+0x2b4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d035      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a65      	ldr	r2, [pc, #404]	@ (8004824 <I2C_ITSlaveCplt+0x2b8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d02f      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a63      	ldr	r2, [pc, #396]	@ (8004828 <I2C_ITSlaveCplt+0x2bc>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d029      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a61      	ldr	r2, [pc, #388]	@ (800482c <I2C_ITSlaveCplt+0x2c0>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d023      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a5f      	ldr	r2, [pc, #380]	@ (8004830 <I2C_ITSlaveCplt+0x2c4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d01d      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a5d      	ldr	r2, [pc, #372]	@ (8004834 <I2C_ITSlaveCplt+0x2c8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d017      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004838 <I2C_ITSlaveCplt+0x2cc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d011      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a59      	ldr	r2, [pc, #356]	@ (800483c <I2C_ITSlaveCplt+0x2d0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d00b      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a57      	ldr	r2, [pc, #348]	@ (8004840 <I2C_ITSlaveCplt+0x2d4>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d005      	beq.n	80046f4 <I2C_ITSlaveCplt+0x188>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a55      	ldr	r2, [pc, #340]	@ (8004844 <I2C_ITSlaveCplt+0x2d8>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d105      	bne.n	8004700 <I2C_ITSlaveCplt+0x194>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	e004      	b.n	800470a <I2C_ITSlaveCplt+0x19e>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	b29b      	uxth	r3, r3
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800470e:	e0a2      	b.n	8004856 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 809d 	beq.w	8004856 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800472a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 8090 	beq.w	8004856 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a32      	ldr	r2, [pc, #200]	@ (8004808 <I2C_ITSlaveCplt+0x29c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d059      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a30      	ldr	r2, [pc, #192]	@ (800480c <I2C_ITSlaveCplt+0x2a0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d053      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a2e      	ldr	r2, [pc, #184]	@ (8004810 <I2C_ITSlaveCplt+0x2a4>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d04d      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a2c      	ldr	r2, [pc, #176]	@ (8004814 <I2C_ITSlaveCplt+0x2a8>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d047      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a2a      	ldr	r2, [pc, #168]	@ (8004818 <I2C_ITSlaveCplt+0x2ac>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d041      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a28      	ldr	r2, [pc, #160]	@ (800481c <I2C_ITSlaveCplt+0x2b0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d03b      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a26      	ldr	r2, [pc, #152]	@ (8004820 <I2C_ITSlaveCplt+0x2b4>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d035      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a24      	ldr	r2, [pc, #144]	@ (8004824 <I2C_ITSlaveCplt+0x2b8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d02f      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a22      	ldr	r2, [pc, #136]	@ (8004828 <I2C_ITSlaveCplt+0x2bc>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d029      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a20      	ldr	r2, [pc, #128]	@ (800482c <I2C_ITSlaveCplt+0x2c0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d023      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004830 <I2C_ITSlaveCplt+0x2c4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d01d      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004834 <I2C_ITSlaveCplt+0x2c8>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d017      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004838 <I2C_ITSlaveCplt+0x2cc>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d011      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a18      	ldr	r2, [pc, #96]	@ (800483c <I2C_ITSlaveCplt+0x2d0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00b      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a16      	ldr	r2, [pc, #88]	@ (8004840 <I2C_ITSlaveCplt+0x2d4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d005      	beq.n	80047f6 <I2C_ITSlaveCplt+0x28a>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a14      	ldr	r2, [pc, #80]	@ (8004844 <I2C_ITSlaveCplt+0x2d8>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d128      	bne.n	8004848 <I2C_ITSlaveCplt+0x2dc>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	e027      	b.n	8004852 <I2C_ITSlaveCplt+0x2e6>
 8004802:	bf00      	nop
 8004804:	fe00e800 	.word	0xfe00e800
 8004808:	40020010 	.word	0x40020010
 800480c:	40020028 	.word	0x40020028
 8004810:	40020040 	.word	0x40020040
 8004814:	40020058 	.word	0x40020058
 8004818:	40020070 	.word	0x40020070
 800481c:	40020088 	.word	0x40020088
 8004820:	400200a0 	.word	0x400200a0
 8004824:	400200b8 	.word	0x400200b8
 8004828:	40020410 	.word	0x40020410
 800482c:	40020428 	.word	0x40020428
 8004830:	40020440 	.word	0x40020440
 8004834:	40020458 	.word	0x40020458
 8004838:	40020470 	.word	0x40020470
 800483c:	40020488 	.word	0x40020488
 8004840:	400204a0 	.word	0x400204a0
 8004844:	400204b8 	.word	0x400204b8
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	b29b      	uxth	r3, r3
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d020      	beq.n	80048a2 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f023 0304 	bic.w	r3, r3, #4
 8004866:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004872:	b2d2      	uxtb	r2, r2
 8004874:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487a:	1c5a      	adds	r2, r3, #1
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00c      	beq.n	80048a2 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800488c:	3b01      	subs	r3, #1
 800488e:	b29a      	uxth	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d005      	beq.n	80048b8 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b0:	f043 0204 	orr.w	r2, r3, #4
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f003 0310 	and.w	r3, r3, #16
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d049      	beq.n	8004956 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d044      	beq.n	8004956 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d128      	bne.n	8004928 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b28      	cmp	r3, #40	@ 0x28
 80048e0:	d108      	bne.n	80048f4 <I2C_ITSlaveCplt+0x388>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048e8:	d104      	bne.n	80048f4 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80048ea:	6979      	ldr	r1, [r7, #20]
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f891 	bl	8004a14 <I2C_ITListenCplt>
 80048f2:	e030      	b.n	8004956 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b29      	cmp	r3, #41	@ 0x29
 80048fe:	d10e      	bne.n	800491e <I2C_ITSlaveCplt+0x3b2>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004906:	d00a      	beq.n	800491e <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2210      	movs	r2, #16
 800490e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f000 f9ea 	bl	8004cea <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7ff fdcc 	bl	80044b4 <I2C_ITSlaveSeqCplt>
 800491c:	e01b      	b.n	8004956 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2210      	movs	r2, #16
 8004924:	61da      	str	r2, [r3, #28]
 8004926:	e016      	b.n	8004956 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2210      	movs	r2, #16
 800492e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004934:	f043 0204 	orr.w	r2, r3, #4
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <I2C_ITSlaveCplt+0x3de>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004948:	d105      	bne.n	8004956 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494e:	4619      	mov	r1, r3
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f8b3 	bl	8004abc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004968:	2b00      	cmp	r3, #0
 800496a:	d010      	beq.n	800498e <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004970:	4619      	mov	r1, r3
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f8a2 	bl	8004abc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b28      	cmp	r3, #40	@ 0x28
 8004982:	d141      	bne.n	8004a08 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004984:	6979      	ldr	r1, [r7, #20]
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f844 	bl	8004a14 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800498c:	e03c      	b.n	8004a08 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004992:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004996:	d014      	beq.n	80049c2 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7ff fd8b 	bl	80044b4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a10 <I2C_ITSlaveCplt+0x4a4>)
 80049a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2220      	movs	r2, #32
 80049a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7ff fb8b 	bl	80040d6 <HAL_I2C_ListenCpltCallback>
}
 80049c0:	e022      	b.n	8004a08 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b22      	cmp	r3, #34	@ 0x22
 80049cc:	d10e      	bne.n	80049ec <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2220      	movs	r2, #32
 80049d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f7ff fb5e 	bl	80040a6 <HAL_I2C_SlaveRxCpltCallback>
}
 80049ea:	e00d      	b.n	8004a08 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f7ff fb45 	bl	8004092 <HAL_I2C_SlaveTxCpltCallback>
}
 8004a08:	bf00      	nop
 8004a0a:	3718      	adds	r7, #24
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	ffff0000 	.word	0xffff0000

08004a14 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a25      	ldr	r2, [pc, #148]	@ (8004ab8 <I2C_ITListenCplt+0xa4>)
 8004a22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d022      	beq.n	8004a90 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d012      	beq.n	8004a90 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a88:	f043 0204 	orr.w	r2, r3, #4
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004a90:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fb5f 	bl	8005158 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2210      	movs	r2, #16
 8004aa0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff fb13 	bl	80040d6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004ab0:	bf00      	nop
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	ffff0000 	.word	0xffff0000

08004abc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004acc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a6d      	ldr	r2, [pc, #436]	@ (8004c90 <I2C_ITError+0x1d4>)
 8004ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	431a      	orrs	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004aee:	7bfb      	ldrb	r3, [r7, #15]
 8004af0:	2b28      	cmp	r3, #40	@ 0x28
 8004af2:	d005      	beq.n	8004b00 <I2C_ITError+0x44>
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
 8004af6:	2b29      	cmp	r3, #41	@ 0x29
 8004af8:	d002      	beq.n	8004b00 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004afe:	d10b      	bne.n	8004b18 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b00:	2103      	movs	r1, #3
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fb28 	bl	8005158 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2228      	movs	r2, #40	@ 0x28
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a60      	ldr	r2, [pc, #384]	@ (8004c94 <I2C_ITError+0x1d8>)
 8004b14:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b16:	e030      	b.n	8004b7a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b18:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fb1b 	bl	8005158 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f8e1 	bl	8004cea <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b60      	cmp	r3, #96	@ 0x60
 8004b32:	d01f      	beq.n	8004b74 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d114      	bne.n	8004b74 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	f003 0310 	and.w	r3, r3, #16
 8004b54:	2b10      	cmp	r3, #16
 8004b56:	d109      	bne.n	8004b6c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2210      	movs	r2, #16
 8004b5e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b64:	f043 0204 	orr.w	r2, r3, #4
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2220      	movs	r2, #32
 8004b72:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d039      	beq.n	8004bfc <I2C_ITError+0x140>
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2b11      	cmp	r3, #17
 8004b8c:	d002      	beq.n	8004b94 <I2C_ITError+0xd8>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	2b21      	cmp	r3, #33	@ 0x21
 8004b92:	d133      	bne.n	8004bfc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba2:	d107      	bne.n	8004bb4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bb2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7fd fed7 	bl	800296c <HAL_DMA_GetState>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d017      	beq.n	8004bf4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc8:	4a33      	ldr	r2, [pc, #204]	@ (8004c98 <I2C_ITError+0x1dc>)
 8004bca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fd fc81 	bl	80024e0 <HAL_DMA_Abort_IT>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d04d      	beq.n	8004c80 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004bee:	4610      	mov	r0, r2
 8004bf0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bf2:	e045      	b.n	8004c80 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 f851 	bl	8004c9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004bfa:	e041      	b.n	8004c80 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d039      	beq.n	8004c78 <I2C_ITError+0x1bc>
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b12      	cmp	r3, #18
 8004c08:	d002      	beq.n	8004c10 <I2C_ITError+0x154>
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	2b22      	cmp	r3, #34	@ 0x22
 8004c0e:	d133      	bne.n	8004c78 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c1e:	d107      	bne.n	8004c30 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c2e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fd fe99 	bl	800296c <HAL_DMA_GetState>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d017      	beq.n	8004c70 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c44:	4a14      	ldr	r2, [pc, #80]	@ (8004c98 <I2C_ITError+0x1dc>)
 8004c46:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fd fc43 	bl	80024e0 <HAL_DMA_Abort_IT>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d011      	beq.n	8004c84 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c6a:	4610      	mov	r0, r2
 8004c6c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c6e:	e009      	b.n	8004c84 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 f813 	bl	8004c9c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c76:	e005      	b.n	8004c84 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 f80f 	bl	8004c9c <I2C_TreatErrorCallback>
  }
}
 8004c7e:	e002      	b.n	8004c86 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c80:	bf00      	nop
 8004c82:	e000      	b.n	8004c86 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c84:	bf00      	nop
}
 8004c86:	bf00      	nop
 8004c88:	3710      	adds	r7, #16
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	ffff0000 	.word	0xffff0000
 8004c94:	08004113 	.word	0x08004113
 8004c98:	08004d33 	.word	0x08004d33

08004c9c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b60      	cmp	r3, #96	@ 0x60
 8004cae:	d10e      	bne.n	8004cce <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7ff fa19 	bl	80040fe <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ccc:	e009      	b.n	8004ce2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7ff fa04 	bl	80040ea <HAL_I2C_ErrorCallback>
}
 8004ce2:	bf00      	nop
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b083      	sub	sp, #12
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d103      	bne.n	8004d08 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2200      	movs	r2, #0
 8004d06:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d007      	beq.n	8004d26 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699a      	ldr	r2, [r3, #24]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	619a      	str	r2, [r3, #24]
  }
}
 8004d26:	bf00      	nop
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d32:	b580      	push	{r7, lr}
 8004d34:	b084      	sub	sp, #16
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d003      	beq.n	8004d50 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff ff9b 	bl	8004c9c <I2C_TreatErrorCallback>
}
 8004d66:	bf00      	nop
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b084      	sub	sp, #16
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	603b      	str	r3, [r7, #0]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d7e:	e03b      	b.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	6839      	ldr	r1, [r7, #0]
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 f8d5 	bl	8004f34 <I2C_IsErrorOccurred>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e041      	b.n	8004e18 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9a:	d02d      	beq.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9c:	f7fc ff82 	bl	8001ca4 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d302      	bcc.n	8004db2 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d122      	bne.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699a      	ldr	r2, [r3, #24]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	bf0c      	ite	eq
 8004dc2:	2301      	moveq	r3, #1
 8004dc4:	2300      	movne	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	461a      	mov	r2, r3
 8004dca:	79fb      	ldrb	r3, [r7, #7]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d113      	bne.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd4:	f043 0220 	orr.w	r2, r3, #32
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2220      	movs	r2, #32
 8004de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e00f      	b.n	8004e18 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	4013      	ands	r3, r2
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	bf0c      	ite	eq
 8004e08:	2301      	moveq	r3, #1
 8004e0a:	2300      	movne	r3, #0
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	461a      	mov	r2, r3
 8004e10:	79fb      	ldrb	r3, [r7, #7]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d0b4      	beq.n	8004d80 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3710      	adds	r7, #16
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e2c:	e033      	b.n	8004e96 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	68b9      	ldr	r1, [r7, #8]
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 f87e 	bl	8004f34 <I2C_IsErrorOccurred>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e031      	b.n	8004ea6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e48:	d025      	beq.n	8004e96 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e4a:	f7fc ff2b 	bl	8001ca4 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d302      	bcc.n	8004e60 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d11a      	bne.n	8004e96 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d013      	beq.n	8004e96 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e72:	f043 0220 	orr.w	r2, r3, #32
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e007      	b.n	8004ea6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d1c4      	bne.n	8004e2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3710      	adds	r7, #16
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}

08004eae <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b084      	sub	sp, #16
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	60f8      	str	r0, [r7, #12]
 8004eb6:	60b9      	str	r1, [r7, #8]
 8004eb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004eba:	e02f      	b.n	8004f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	68b9      	ldr	r1, [r7, #8]
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	f000 f837 	bl	8004f34 <I2C_IsErrorOccurred>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e02d      	b.n	8004f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed0:	f7fc fee8 	bl	8001ca4 <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d302      	bcc.n	8004ee6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d11a      	bne.n	8004f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f003 0320 	and.w	r3, r3, #32
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d013      	beq.n	8004f1c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef8:	f043 0220 	orr.w	r2, r3, #32
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e007      	b.n	8004f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f003 0320 	and.w	r3, r3, #32
 8004f26:	2b20      	cmp	r3, #32
 8004f28:	d1c8      	bne.n	8004ebc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08a      	sub	sp, #40	@ 0x28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d068      	beq.n	8005032 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2210      	movs	r2, #16
 8004f66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f68:	e049      	b.n	8004ffe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f70:	d045      	beq.n	8004ffe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f72:	f7fc fe97 	bl	8001ca4 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d302      	bcc.n	8004f88 <I2C_IsErrorOccurred+0x54>
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d13a      	bne.n	8004ffe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004faa:	d121      	bne.n	8004ff0 <I2C_IsErrorOccurred+0xbc>
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fb2:	d01d      	beq.n	8004ff0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004fb4:	7cfb      	ldrb	r3, [r7, #19]
 8004fb6:	2b20      	cmp	r3, #32
 8004fb8:	d01a      	beq.n	8004ff0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004fc8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004fca:	f7fc fe6b 	bl	8001ca4 <HAL_GetTick>
 8004fce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fd0:	e00e      	b.n	8004ff0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004fd2:	f7fc fe67 	bl	8001ca4 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b19      	cmp	r3, #25
 8004fde:	d907      	bls.n	8004ff0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	f043 0320 	orr.w	r3, r3, #32
 8004fe6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004fee:	e006      	b.n	8004ffe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d1e9      	bne.n	8004fd2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	699b      	ldr	r3, [r3, #24]
 8005004:	f003 0320 	and.w	r3, r3, #32
 8005008:	2b20      	cmp	r3, #32
 800500a:	d003      	beq.n	8005014 <I2C_IsErrorOccurred+0xe0>
 800500c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0aa      	beq.n	8004f6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005018:	2b00      	cmp	r3, #0
 800501a:	d103      	bne.n	8005024 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2220      	movs	r2, #32
 8005022:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	f043 0304 	orr.w	r3, r3, #4
 800502a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00b      	beq.n	800505c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	f043 0301 	orr.w	r3, r3, #1
 800504a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005054:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00b      	beq.n	800507e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	f043 0308 	orr.w	r3, r3, #8
 800506c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005076:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00b      	beq.n	80050a0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005088:	6a3b      	ldr	r3, [r7, #32]
 800508a:	f043 0302 	orr.w	r3, r3, #2
 800508e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005098:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80050a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01c      	beq.n	80050e2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f7ff fe1e 	bl	8004cea <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6859      	ldr	r1, [r3, #4]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	4b0d      	ldr	r3, [pc, #52]	@ (80050f0 <I2C_IsErrorOccurred+0x1bc>)
 80050ba:	400b      	ands	r3, r1
 80050bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	431a      	orrs	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2220      	movs	r2, #32
 80050ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80050e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3728      	adds	r7, #40	@ 0x28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	fe00e800 	.word	0xfe00e800

080050f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b087      	sub	sp, #28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	607b      	str	r3, [r7, #4]
 80050fe:	460b      	mov	r3, r1
 8005100:	817b      	strh	r3, [r7, #10]
 8005102:	4613      	mov	r3, r2
 8005104:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005106:	897b      	ldrh	r3, [r7, #10]
 8005108:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800510c:	7a7b      	ldrb	r3, [r7, #9]
 800510e:	041b      	lsls	r3, r3, #16
 8005110:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005114:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800511a:	6a3b      	ldr	r3, [r7, #32]
 800511c:	4313      	orrs	r3, r2
 800511e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005122:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	0d5b      	lsrs	r3, r3, #21
 800512e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005132:	4b08      	ldr	r3, [pc, #32]	@ (8005154 <I2C_TransferConfig+0x60>)
 8005134:	430b      	orrs	r3, r1
 8005136:	43db      	mvns	r3, r3
 8005138:	ea02 0103 	and.w	r1, r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005146:	bf00      	nop
 8005148:	371c      	adds	r7, #28
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	03ff63ff 	.word	0x03ff63ff

08005158 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005164:	2300      	movs	r3, #0
 8005166:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005168:	887b      	ldrh	r3, [r7, #2]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00f      	beq.n	8005192 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005178:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005180:	b2db      	uxtb	r3, r3
 8005182:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005186:	2b28      	cmp	r3, #40	@ 0x28
 8005188:	d003      	beq.n	8005192 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005190:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005192:	887b      	ldrh	r3, [r7, #2]
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00f      	beq.n	80051bc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80051a2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80051b0:	2b28      	cmp	r3, #40	@ 0x28
 80051b2:	d003      	beq.n	80051bc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80051ba:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80051bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	da03      	bge.n	80051cc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80051ca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80051cc:	887b      	ldrh	r3, [r7, #2]
 80051ce:	2b10      	cmp	r3, #16
 80051d0:	d103      	bne.n	80051da <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80051d8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80051da:	887b      	ldrh	r3, [r7, #2]
 80051dc:	2b20      	cmp	r3, #32
 80051de:	d103      	bne.n	80051e8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f043 0320 	orr.w	r3, r3, #32
 80051e6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80051e8:	887b      	ldrh	r3, [r7, #2]
 80051ea:	2b40      	cmp	r3, #64	@ 0x40
 80051ec:	d103      	bne.n	80051f6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051f4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6819      	ldr	r1, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	43da      	mvns	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	400a      	ands	r2, r1
 8005206:	601a      	str	r2, [r3, #0]
}
 8005208:	bf00      	nop
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b20      	cmp	r3, #32
 8005228:	d138      	bne.n	800529c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005230:	2b01      	cmp	r3, #1
 8005232:	d101      	bne.n	8005238 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005234:	2302      	movs	r3, #2
 8005236:	e032      	b.n	800529e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2224      	movs	r2, #36	@ 0x24
 8005244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0201 	bic.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005266:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	6819      	ldr	r1, [r3, #0]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	430a      	orrs	r2, r1
 8005276:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	e000      	b.n	800529e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800529c:	2302      	movs	r3, #2
  }
}
 800529e:	4618      	mov	r0, r3
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b085      	sub	sp, #20
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
 80052b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b20      	cmp	r3, #32
 80052be:	d139      	bne.n	8005334 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80052ca:	2302      	movs	r3, #2
 80052cc:	e033      	b.n	8005336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2224      	movs	r2, #36	@ 0x24
 80052da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0201 	bic.w	r2, r2, #1
 80052ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80052fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	021b      	lsls	r3, r3, #8
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	4313      	orrs	r3, r2
 8005306:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f042 0201 	orr.w	r2, r2, #1
 800531e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2220      	movs	r2, #32
 8005324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005330:	2300      	movs	r3, #0
 8005332:	e000      	b.n	8005336 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005334:	2302      	movs	r3, #2
  }
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
	...

08005344 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800534c:	4b19      	ldr	r3, [pc, #100]	@ (80053b4 <HAL_PWREx_ConfigSupply+0x70>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b04      	cmp	r3, #4
 8005356:	d00a      	beq.n	800536e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005358:	4b16      	ldr	r3, [pc, #88]	@ (80053b4 <HAL_PWREx_ConfigSupply+0x70>)
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	429a      	cmp	r2, r3
 8005364:	d001      	beq.n	800536a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e01f      	b.n	80053aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800536a:	2300      	movs	r3, #0
 800536c:	e01d      	b.n	80053aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800536e:	4b11      	ldr	r3, [pc, #68]	@ (80053b4 <HAL_PWREx_ConfigSupply+0x70>)
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	f023 0207 	bic.w	r2, r3, #7
 8005376:	490f      	ldr	r1, [pc, #60]	@ (80053b4 <HAL_PWREx_ConfigSupply+0x70>)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4313      	orrs	r3, r2
 800537c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800537e:	f7fc fc91 	bl	8001ca4 <HAL_GetTick>
 8005382:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005384:	e009      	b.n	800539a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005386:	f7fc fc8d 	bl	8001ca4 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005394:	d901      	bls.n	800539a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e007      	b.n	80053aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800539a:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <HAL_PWREx_ConfigSupply+0x70>)
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053a6:	d1ee      	bne.n	8005386 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	58024800 	.word	0x58024800

080053b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b08c      	sub	sp, #48	@ 0x30
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e3c8      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f000 8087 	beq.w	80054e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053d8:	4b88      	ldr	r3, [pc, #544]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80053da:	691b      	ldr	r3, [r3, #16]
 80053dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053e2:	4b86      	ldr	r3, [pc, #536]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80053e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80053e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ea:	2b10      	cmp	r3, #16
 80053ec:	d007      	beq.n	80053fe <HAL_RCC_OscConfig+0x46>
 80053ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053f0:	2b18      	cmp	r3, #24
 80053f2:	d110      	bne.n	8005416 <HAL_RCC_OscConfig+0x5e>
 80053f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f6:	f003 0303 	and.w	r3, r3, #3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d10b      	bne.n	8005416 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053fe:	4b7f      	ldr	r3, [pc, #508]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d06c      	beq.n	80054e4 <HAL_RCC_OscConfig+0x12c>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d168      	bne.n	80054e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e3a2      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800541e:	d106      	bne.n	800542e <HAL_RCC_OscConfig+0x76>
 8005420:	4b76      	ldr	r3, [pc, #472]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a75      	ldr	r2, [pc, #468]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800542a:	6013      	str	r3, [r2, #0]
 800542c:	e02e      	b.n	800548c <HAL_RCC_OscConfig+0xd4>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10c      	bne.n	8005450 <HAL_RCC_OscConfig+0x98>
 8005436:	4b71      	ldr	r3, [pc, #452]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a70      	ldr	r2, [pc, #448]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800543c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005440:	6013      	str	r3, [r2, #0]
 8005442:	4b6e      	ldr	r3, [pc, #440]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a6d      	ldr	r2, [pc, #436]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005448:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	e01d      	b.n	800548c <HAL_RCC_OscConfig+0xd4>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005458:	d10c      	bne.n	8005474 <HAL_RCC_OscConfig+0xbc>
 800545a:	4b68      	ldr	r3, [pc, #416]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a67      	ldr	r2, [pc, #412]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	4b65      	ldr	r3, [pc, #404]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a64      	ldr	r2, [pc, #400]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800546c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005470:	6013      	str	r3, [r2, #0]
 8005472:	e00b      	b.n	800548c <HAL_RCC_OscConfig+0xd4>
 8005474:	4b61      	ldr	r3, [pc, #388]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a60      	ldr	r2, [pc, #384]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800547a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	4b5e      	ldr	r3, [pc, #376]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a5d      	ldr	r2, [pc, #372]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800548a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d013      	beq.n	80054bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fc fc06 	bl	8001ca4 <HAL_GetTick>
 8005498:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800549c:	f7fc fc02 	bl	8001ca4 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b64      	cmp	r3, #100	@ 0x64
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e356      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054ae:	4b53      	ldr	r3, [pc, #332]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0f0      	beq.n	800549c <HAL_RCC_OscConfig+0xe4>
 80054ba:	e014      	b.n	80054e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054bc:	f7fc fbf2 	bl	8001ca4 <HAL_GetTick>
 80054c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054c2:	e008      	b.n	80054d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c4:	f7fc fbee 	bl	8001ca4 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b64      	cmp	r3, #100	@ 0x64
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e342      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054d6:	4b49      	ldr	r3, [pc, #292]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1f0      	bne.n	80054c4 <HAL_RCC_OscConfig+0x10c>
 80054e2:	e000      	b.n	80054e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 808c 	beq.w	800560c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054f4:	4b41      	ldr	r3, [pc, #260]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054fe:	4b3f      	ldr	r3, [pc, #252]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005502:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005504:	6a3b      	ldr	r3, [r7, #32]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <HAL_RCC_OscConfig+0x162>
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	2b18      	cmp	r3, #24
 800550e:	d137      	bne.n	8005580 <HAL_RCC_OscConfig+0x1c8>
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	f003 0303 	and.w	r3, r3, #3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d132      	bne.n	8005580 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800551a:	4b38      	ldr	r3, [pc, #224]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	2b00      	cmp	r3, #0
 8005524:	d005      	beq.n	8005532 <HAL_RCC_OscConfig+0x17a>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e314      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005532:	4b32      	ldr	r3, [pc, #200]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 0219 	bic.w	r2, r3, #25
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	492f      	ldr	r1, [pc, #188]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005540:	4313      	orrs	r3, r2
 8005542:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005544:	f7fc fbae 	bl	8001ca4 <HAL_GetTick>
 8005548:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800554a:	e008      	b.n	800555e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800554c:	f7fc fbaa 	bl	8001ca4 <HAL_GetTick>
 8005550:	4602      	mov	r2, r0
 8005552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005554:	1ad3      	subs	r3, r2, r3
 8005556:	2b02      	cmp	r3, #2
 8005558:	d901      	bls.n	800555e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800555a:	2303      	movs	r3, #3
 800555c:	e2fe      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800555e:	4b27      	ldr	r3, [pc, #156]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0304 	and.w	r3, r3, #4
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0f0      	beq.n	800554c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800556a:	4b24      	ldr	r3, [pc, #144]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	061b      	lsls	r3, r3, #24
 8005578:	4920      	ldr	r1, [pc, #128]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800557a:	4313      	orrs	r3, r2
 800557c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800557e:	e045      	b.n	800560c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d026      	beq.n	80055d6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005588:	4b1c      	ldr	r3, [pc, #112]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f023 0219 	bic.w	r2, r3, #25
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	4919      	ldr	r1, [pc, #100]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 8005596:	4313      	orrs	r3, r2
 8005598:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800559a:	f7fc fb83 	bl	8001ca4 <HAL_GetTick>
 800559e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055a0:	e008      	b.n	80055b4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055a2:	f7fc fb7f 	bl	8001ca4 <HAL_GetTick>
 80055a6:	4602      	mov	r2, r0
 80055a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	2b02      	cmp	r3, #2
 80055ae:	d901      	bls.n	80055b4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e2d3      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055b4:	4b11      	ldr	r3, [pc, #68]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d0f0      	beq.n	80055a2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055c0:	4b0e      	ldr	r3, [pc, #56]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	061b      	lsls	r3, r3, #24
 80055ce:	490b      	ldr	r1, [pc, #44]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	604b      	str	r3, [r1, #4]
 80055d4:	e01a      	b.n	800560c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055d6:	4b09      	ldr	r3, [pc, #36]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a08      	ldr	r2, [pc, #32]	@ (80055fc <HAL_RCC_OscConfig+0x244>)
 80055dc:	f023 0301 	bic.w	r3, r3, #1
 80055e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e2:	f7fc fb5f 	bl	8001ca4 <HAL_GetTick>
 80055e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055e8:	e00a      	b.n	8005600 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ea:	f7fc fb5b 	bl	8001ca4 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d903      	bls.n	8005600 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e2af      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
 80055fc:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005600:	4b96      	ldr	r3, [pc, #600]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0304 	and.w	r3, r3, #4
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1ee      	bne.n	80055ea <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0310 	and.w	r3, r3, #16
 8005614:	2b00      	cmp	r3, #0
 8005616:	d06a      	beq.n	80056ee <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005618:	4b90      	ldr	r3, [pc, #576]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005620:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005622:	4b8e      	ldr	r3, [pc, #568]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005626:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2b08      	cmp	r3, #8
 800562c:	d007      	beq.n	800563e <HAL_RCC_OscConfig+0x286>
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	2b18      	cmp	r3, #24
 8005632:	d11b      	bne.n	800566c <HAL_RCC_OscConfig+0x2b4>
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	2b01      	cmp	r3, #1
 800563c:	d116      	bne.n	800566c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800563e:	4b87      	ldr	r3, [pc, #540]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005646:	2b00      	cmp	r3, #0
 8005648:	d005      	beq.n	8005656 <HAL_RCC_OscConfig+0x29e>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	2b80      	cmp	r3, #128	@ 0x80
 8005650:	d001      	beq.n	8005656 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e282      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005656:	4b81      	ldr	r3, [pc, #516]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	061b      	lsls	r3, r3, #24
 8005664:	497d      	ldr	r1, [pc, #500]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005666:	4313      	orrs	r3, r2
 8005668:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800566a:	e040      	b.n	80056ee <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d023      	beq.n	80056bc <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005674:	4b79      	ldr	r3, [pc, #484]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a78      	ldr	r2, [pc, #480]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800567a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800567e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005680:	f7fc fb10 	bl	8001ca4 <HAL_GetTick>
 8005684:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005686:	e008      	b.n	800569a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005688:	f7fc fb0c 	bl	8001ca4 <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b02      	cmp	r3, #2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e260      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800569a:	4b70      	ldr	r3, [pc, #448]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0f0      	beq.n	8005688 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80056a6:	4b6d      	ldr	r3, [pc, #436]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	061b      	lsls	r3, r3, #24
 80056b4:	4969      	ldr	r1, [pc, #420]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	60cb      	str	r3, [r1, #12]
 80056ba:	e018      	b.n	80056ee <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80056bc:	4b67      	ldr	r3, [pc, #412]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a66      	ldr	r2, [pc, #408]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80056c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c8:	f7fc faec 	bl	8001ca4 <HAL_GetTick>
 80056cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80056d0:	f7fc fae8 	bl	8001ca4 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e23c      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056e2:	4b5e      	ldr	r3, [pc, #376]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f0      	bne.n	80056d0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0308 	and.w	r3, r3, #8
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d036      	beq.n	8005768 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d019      	beq.n	8005736 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005702:	4b56      	ldr	r3, [pc, #344]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005704:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005706:	4a55      	ldr	r2, [pc, #340]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005708:	f043 0301 	orr.w	r3, r3, #1
 800570c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800570e:	f7fc fac9 	bl	8001ca4 <HAL_GetTick>
 8005712:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005716:	f7fc fac5 	bl	8001ca4 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e219      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005728:	4b4c      	ldr	r3, [pc, #304]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800572a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x35e>
 8005734:	e018      	b.n	8005768 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005736:	4b49      	ldr	r3, [pc, #292]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800573a:	4a48      	ldr	r2, [pc, #288]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800573c:	f023 0301 	bic.w	r3, r3, #1
 8005740:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005742:	f7fc faaf 	bl	8001ca4 <HAL_GetTick>
 8005746:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005748:	e008      	b.n	800575c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800574a:	f7fc faab 	bl	8001ca4 <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	2b02      	cmp	r3, #2
 8005756:	d901      	bls.n	800575c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e1ff      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800575c:	4b3f      	ldr	r3, [pc, #252]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800575e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1f0      	bne.n	800574a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0320 	and.w	r3, r3, #32
 8005770:	2b00      	cmp	r3, #0
 8005772:	d036      	beq.n	80057e2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d019      	beq.n	80057b0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800577c:	4b37      	ldr	r3, [pc, #220]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a36      	ldr	r2, [pc, #216]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005782:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005786:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005788:	f7fc fa8c 	bl	8001ca4 <HAL_GetTick>
 800578c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005790:	f7fc fa88 	bl	8001ca4 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e1dc      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057a2:	4b2e      	ldr	r3, [pc, #184]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f0      	beq.n	8005790 <HAL_RCC_OscConfig+0x3d8>
 80057ae:	e018      	b.n	80057e2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057b0:	4b2a      	ldr	r3, [pc, #168]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a29      	ldr	r2, [pc, #164]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80057b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057bc:	f7fc fa72 	bl	8001ca4 <HAL_GetTick>
 80057c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057c2:	e008      	b.n	80057d6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057c4:	f7fc fa6e 	bl	8001ca4 <HAL_GetTick>
 80057c8:	4602      	mov	r2, r0
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	2b02      	cmp	r3, #2
 80057d0:	d901      	bls.n	80057d6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e1c2      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057d6:	4b21      	ldr	r3, [pc, #132]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1f0      	bne.n	80057c4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0304 	and.w	r3, r3, #4
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f000 8086 	beq.w	80058fc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80057f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005860 <HAL_RCC_OscConfig+0x4a8>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005860 <HAL_RCC_OscConfig+0x4a8>)
 80057f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057fc:	f7fc fa52 	bl	8001ca4 <HAL_GetTick>
 8005800:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005802:	e008      	b.n	8005816 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005804:	f7fc fa4e 	bl	8001ca4 <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	2b64      	cmp	r3, #100	@ 0x64
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e1a2      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005816:	4b12      	ldr	r3, [pc, #72]	@ (8005860 <HAL_RCC_OscConfig+0x4a8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0f0      	beq.n	8005804 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d106      	bne.n	8005838 <HAL_RCC_OscConfig+0x480>
 800582a:	4b0c      	ldr	r3, [pc, #48]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800582c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582e:	4a0b      	ldr	r2, [pc, #44]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005830:	f043 0301 	orr.w	r3, r3, #1
 8005834:	6713      	str	r3, [r2, #112]	@ 0x70
 8005836:	e032      	b.n	800589e <HAL_RCC_OscConfig+0x4e6>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d111      	bne.n	8005864 <HAL_RCC_OscConfig+0x4ac>
 8005840:	4b06      	ldr	r3, [pc, #24]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005844:	4a05      	ldr	r2, [pc, #20]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005846:	f023 0301 	bic.w	r3, r3, #1
 800584a:	6713      	str	r3, [r2, #112]	@ 0x70
 800584c:	4b03      	ldr	r3, [pc, #12]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 800584e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005850:	4a02      	ldr	r2, [pc, #8]	@ (800585c <HAL_RCC_OscConfig+0x4a4>)
 8005852:	f023 0304 	bic.w	r3, r3, #4
 8005856:	6713      	str	r3, [r2, #112]	@ 0x70
 8005858:	e021      	b.n	800589e <HAL_RCC_OscConfig+0x4e6>
 800585a:	bf00      	nop
 800585c:	58024400 	.word	0x58024400
 8005860:	58024800 	.word	0x58024800
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	2b05      	cmp	r3, #5
 800586a:	d10c      	bne.n	8005886 <HAL_RCC_OscConfig+0x4ce>
 800586c:	4b83      	ldr	r3, [pc, #524]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 800586e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005870:	4a82      	ldr	r2, [pc, #520]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005872:	f043 0304 	orr.w	r3, r3, #4
 8005876:	6713      	str	r3, [r2, #112]	@ 0x70
 8005878:	4b80      	ldr	r3, [pc, #512]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 800587a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587c:	4a7f      	ldr	r2, [pc, #508]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 800587e:	f043 0301 	orr.w	r3, r3, #1
 8005882:	6713      	str	r3, [r2, #112]	@ 0x70
 8005884:	e00b      	b.n	800589e <HAL_RCC_OscConfig+0x4e6>
 8005886:	4b7d      	ldr	r3, [pc, #500]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800588a:	4a7c      	ldr	r2, [pc, #496]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 800588c:	f023 0301 	bic.w	r3, r3, #1
 8005890:	6713      	str	r3, [r2, #112]	@ 0x70
 8005892:	4b7a      	ldr	r3, [pc, #488]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005896:	4a79      	ldr	r2, [pc, #484]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005898:	f023 0304 	bic.w	r3, r3, #4
 800589c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d015      	beq.n	80058d2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a6:	f7fc f9fd 	bl	8001ca4 <HAL_GetTick>
 80058aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058ac:	e00a      	b.n	80058c4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ae:	f7fc f9f9 	bl	8001ca4 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058bc:	4293      	cmp	r3, r2
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e14b      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c4:	4b6d      	ldr	r3, [pc, #436]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80058c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0ee      	beq.n	80058ae <HAL_RCC_OscConfig+0x4f6>
 80058d0:	e014      	b.n	80058fc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d2:	f7fc f9e7 	bl	8001ca4 <HAL_GetTick>
 80058d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058d8:	e00a      	b.n	80058f0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058da:	f7fc f9e3 	bl	8001ca4 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e135      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058f0:	4b62      	ldr	r3, [pc, #392]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80058f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1ee      	bne.n	80058da <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 812a 	beq.w	8005b5a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005906:	4b5d      	ldr	r3, [pc, #372]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800590e:	2b18      	cmp	r3, #24
 8005910:	f000 80ba 	beq.w	8005a88 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	2b02      	cmp	r3, #2
 800591a:	f040 8095 	bne.w	8005a48 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800591e:	4b57      	ldr	r3, [pc, #348]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a56      	ldr	r2, [pc, #344]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005924:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005928:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592a:	f7fc f9bb 	bl	8001ca4 <HAL_GetTick>
 800592e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005930:	e008      	b.n	8005944 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005932:	f7fc f9b7 	bl	8001ca4 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b02      	cmp	r3, #2
 800593e:	d901      	bls.n	8005944 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e10b      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005944:	4b4d      	ldr	r3, [pc, #308]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1f0      	bne.n	8005932 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005950:	4b4a      	ldr	r3, [pc, #296]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005952:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005954:	4b4a      	ldr	r3, [pc, #296]	@ (8005a80 <HAL_RCC_OscConfig+0x6c8>)
 8005956:	4013      	ands	r3, r2
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005960:	0112      	lsls	r2, r2, #4
 8005962:	430a      	orrs	r2, r1
 8005964:	4945      	ldr	r1, [pc, #276]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005966:	4313      	orrs	r3, r2
 8005968:	628b      	str	r3, [r1, #40]	@ 0x28
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800596e:	3b01      	subs	r3, #1
 8005970:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005978:	3b01      	subs	r3, #1
 800597a:	025b      	lsls	r3, r3, #9
 800597c:	b29b      	uxth	r3, r3
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	3b01      	subs	r3, #1
 8005986:	041b      	lsls	r3, r3, #16
 8005988:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800598c:	431a      	orrs	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005992:	3b01      	subs	r3, #1
 8005994:	061b      	lsls	r3, r3, #24
 8005996:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800599a:	4938      	ldr	r1, [pc, #224]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 800599c:	4313      	orrs	r3, r2
 800599e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80059a0:	4b36      	ldr	r3, [pc, #216]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a4:	4a35      	ldr	r2, [pc, #212]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059a6:	f023 0301 	bic.w	r3, r3, #1
 80059aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80059ac:	4b33      	ldr	r3, [pc, #204]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059b0:	4b34      	ldr	r3, [pc, #208]	@ (8005a84 <HAL_RCC_OscConfig+0x6cc>)
 80059b2:	4013      	ands	r3, r2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80059b8:	00d2      	lsls	r2, r2, #3
 80059ba:	4930      	ldr	r1, [pc, #192]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80059c0:	4b2e      	ldr	r3, [pc, #184]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c4:	f023 020c 	bic.w	r2, r3, #12
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	492b      	ldr	r1, [pc, #172]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80059d2:	4b2a      	ldr	r3, [pc, #168]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	f023 0202 	bic.w	r2, r3, #2
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059de:	4927      	ldr	r1, [pc, #156]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059e4:	4b25      	ldr	r3, [pc, #148]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059e8:	4a24      	ldr	r2, [pc, #144]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f0:	4b22      	ldr	r3, [pc, #136]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059f4:	4a21      	ldr	r2, [pc, #132]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80059fc:	4b1f      	ldr	r3, [pc, #124]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 80059fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a00:	4a1e      	ldr	r2, [pc, #120]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005a08:	4b1c      	ldr	r3, [pc, #112]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a0e:	f043 0301 	orr.w	r3, r3, #1
 8005a12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a14:	4b19      	ldr	r3, [pc, #100]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a18      	ldr	r2, [pc, #96]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a20:	f7fc f940 	bl	8001ca4 <HAL_GetTick>
 8005a24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a28:	f7fc f93c 	bl	8001ca4 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e090      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a3a:	4b10      	ldr	r3, [pc, #64]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0f0      	beq.n	8005a28 <HAL_RCC_OscConfig+0x670>
 8005a46:	e088      	b.n	8005b5a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a48:	4b0c      	ldr	r3, [pc, #48]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a54:	f7fc f926 	bl	8001ca4 <HAL_GetTick>
 8005a58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5c:	f7fc f922 	bl	8001ca4 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e076      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a6e:	4b03      	ldr	r3, [pc, #12]	@ (8005a7c <HAL_RCC_OscConfig+0x6c4>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1f0      	bne.n	8005a5c <HAL_RCC_OscConfig+0x6a4>
 8005a7a:	e06e      	b.n	8005b5a <HAL_RCC_OscConfig+0x7a2>
 8005a7c:	58024400 	.word	0x58024400
 8005a80:	fffffc0c 	.word	0xfffffc0c
 8005a84:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005a88:	4b36      	ldr	r3, [pc, #216]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005a8e:	4b35      	ldr	r3, [pc, #212]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a92:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d031      	beq.n	8005b00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	f003 0203 	and.w	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d12a      	bne.n	8005b00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	091b      	lsrs	r3, r3, #4
 8005aae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d122      	bne.n	8005b00 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d11a      	bne.n	8005b00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	0a5b      	lsrs	r3, r3, #9
 8005ace:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ad6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d111      	bne.n	8005b00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d108      	bne.n	8005b00 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	0e1b      	lsrs	r3, r3, #24
 8005af2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005afa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d001      	beq.n	8005b04 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e02b      	b.n	8005b5c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005b04:	4b17      	ldr	r3, [pc, #92]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b08:	08db      	lsrs	r3, r3, #3
 8005b0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b0e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d01f      	beq.n	8005b5a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005b1a:	4b12      	ldr	r3, [pc, #72]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b1e:	4a11      	ldr	r2, [pc, #68]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b20:	f023 0301 	bic.w	r3, r3, #1
 8005b24:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b26:	f7fc f8bd 	bl	8001ca4 <HAL_GetTick>
 8005b2a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005b2c:	bf00      	nop
 8005b2e:	f7fc f8b9 	bl	8001ca4 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d0f9      	beq.n	8005b2e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b68 <HAL_RCC_OscConfig+0x7b0>)
 8005b40:	4013      	ands	r3, r2
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b46:	00d2      	lsls	r2, r2, #3
 8005b48:	4906      	ldr	r1, [pc, #24]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005b4e:	4b05      	ldr	r3, [pc, #20]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b52:	4a04      	ldr	r2, [pc, #16]	@ (8005b64 <HAL_RCC_OscConfig+0x7ac>)
 8005b54:	f043 0301 	orr.w	r3, r3, #1
 8005b58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3730      	adds	r7, #48	@ 0x30
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	58024400 	.word	0x58024400
 8005b68:	ffff0007 	.word	0xffff0007

08005b6c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e19c      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b80:	4b8a      	ldr	r3, [pc, #552]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 030f 	and.w	r3, r3, #15
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d910      	bls.n	8005bb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b8e:	4b87      	ldr	r3, [pc, #540]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f023 020f 	bic.w	r2, r3, #15
 8005b96:	4985      	ldr	r1, [pc, #532]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b9e:	4b83      	ldr	r3, [pc, #524]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 030f 	and.w	r3, r3, #15
 8005ba6:	683a      	ldr	r2, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d001      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e184      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d010      	beq.n	8005bde <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	4b7b      	ldr	r3, [pc, #492]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d908      	bls.n	8005bde <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005bcc:	4b78      	ldr	r3, [pc, #480]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	4975      	ldr	r1, [pc, #468]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0308 	and.w	r3, r3, #8
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d010      	beq.n	8005c0c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	695a      	ldr	r2, [r3, #20]
 8005bee:	4b70      	ldr	r3, [pc, #448]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005bf0:	69db      	ldr	r3, [r3, #28]
 8005bf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d908      	bls.n	8005c0c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	496a      	ldr	r1, [pc, #424]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0310 	and.w	r3, r3, #16
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d010      	beq.n	8005c3a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	699a      	ldr	r2, [r3, #24]
 8005c1c:	4b64      	ldr	r3, [pc, #400]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d908      	bls.n	8005c3a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005c28:	4b61      	ldr	r3, [pc, #388]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c2a:	69db      	ldr	r3, [r3, #28]
 8005c2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	495e      	ldr	r1, [pc, #376]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0320 	and.w	r3, r3, #32
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d010      	beq.n	8005c68 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69da      	ldr	r2, [r3, #28]
 8005c4a:	4b59      	ldr	r3, [pc, #356]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d908      	bls.n	8005c68 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005c56:	4b56      	ldr	r3, [pc, #344]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	4953      	ldr	r1, [pc, #332]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d010      	beq.n	8005c96 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	68da      	ldr	r2, [r3, #12]
 8005c78:	4b4d      	ldr	r3, [pc, #308]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	f003 030f 	and.w	r3, r3, #15
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d908      	bls.n	8005c96 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c84:	4b4a      	ldr	r3, [pc, #296]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	f023 020f 	bic.w	r2, r3, #15
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4947      	ldr	r1, [pc, #284]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d055      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005ca2:	4b43      	ldr	r3, [pc, #268]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	4940      	ldr	r1, [pc, #256]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d107      	bne.n	8005ccc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005cbc:	4b3c      	ldr	r3, [pc, #240]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d121      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e0f6      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b03      	cmp	r3, #3
 8005cd2:	d107      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cd4:	4b36      	ldr	r3, [pc, #216]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d115      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0ea      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d107      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005cec:	4b30      	ldr	r3, [pc, #192]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d109      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0de      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e0d6      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d0c:	4b28      	ldr	r3, [pc, #160]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	f023 0207 	bic.w	r2, r3, #7
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	4925      	ldr	r1, [pc, #148]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d1e:	f7fb ffc1 	bl	8001ca4 <HAL_GetTick>
 8005d22:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d24:	e00a      	b.n	8005d3c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d26:	f7fb ffbd 	bl	8001ca4 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d901      	bls.n	8005d3c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005d38:	2303      	movs	r3, #3
 8005d3a:	e0be      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d1eb      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d010      	beq.n	8005d7c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	68da      	ldr	r2, [r3, #12]
 8005d5e:	4b14      	ldr	r3, [pc, #80]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d208      	bcs.n	8005d7c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d6a:	4b11      	ldr	r3, [pc, #68]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	f023 020f 	bic.w	r2, r3, #15
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	490e      	ldr	r1, [pc, #56]	@ (8005db0 <HAL_RCC_ClockConfig+0x244>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 030f 	and.w	r3, r3, #15
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d214      	bcs.n	8005db4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d8a:	4b08      	ldr	r3, [pc, #32]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f023 020f 	bic.w	r2, r3, #15
 8005d92:	4906      	ldr	r1, [pc, #24]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d9a:	4b04      	ldr	r3, [pc, #16]	@ (8005dac <HAL_RCC_ClockConfig+0x240>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 030f 	and.w	r3, r3, #15
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d005      	beq.n	8005db4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e086      	b.n	8005eba <HAL_RCC_ClockConfig+0x34e>
 8005dac:	52002000 	.word	0x52002000
 8005db0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d010      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691a      	ldr	r2, [r3, #16]
 8005dc4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d208      	bcs.n	8005de2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005dd0:	4b3c      	ldr	r3, [pc, #240]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	4939      	ldr	r1, [pc, #228]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005dde:	4313      	orrs	r3, r2
 8005de0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0308 	and.w	r3, r3, #8
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d010      	beq.n	8005e10 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	695a      	ldr	r2, [r3, #20]
 8005df2:	4b34      	ldr	r3, [pc, #208]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d208      	bcs.n	8005e10 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005dfe:	4b31      	ldr	r3, [pc, #196]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e00:	69db      	ldr	r3, [r3, #28]
 8005e02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	492e      	ldr	r1, [pc, #184]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0310 	and.w	r3, r3, #16
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d010      	beq.n	8005e3e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	699a      	ldr	r2, [r3, #24]
 8005e20:	4b28      	ldr	r3, [pc, #160]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e22:	69db      	ldr	r3, [r3, #28]
 8005e24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d208      	bcs.n	8005e3e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e2c:	4b25      	ldr	r3, [pc, #148]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	4922      	ldr	r1, [pc, #136]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0320 	and.w	r3, r3, #32
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d010      	beq.n	8005e6c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	69da      	ldr	r2, [r3, #28]
 8005e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d208      	bcs.n	8005e6c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	4917      	ldr	r1, [pc, #92]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e6c:	f000 f834 	bl	8005ed8 <HAL_RCC_GetSysClockFreq>
 8005e70:	4602      	mov	r2, r0
 8005e72:	4b14      	ldr	r3, [pc, #80]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	0a1b      	lsrs	r3, r3, #8
 8005e78:	f003 030f 	and.w	r3, r3, #15
 8005e7c:	4912      	ldr	r1, [pc, #72]	@ (8005ec8 <HAL_RCC_ClockConfig+0x35c>)
 8005e7e:	5ccb      	ldrb	r3, [r1, r3]
 8005e80:	f003 031f 	and.w	r3, r3, #31
 8005e84:	fa22 f303 	lsr.w	r3, r2, r3
 8005e88:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ec4 <HAL_RCC_ClockConfig+0x358>)
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	f003 030f 	and.w	r3, r3, #15
 8005e92:	4a0d      	ldr	r2, [pc, #52]	@ (8005ec8 <HAL_RCC_ClockConfig+0x35c>)
 8005e94:	5cd3      	ldrb	r3, [r2, r3]
 8005e96:	f003 031f 	and.w	r3, r3, #31
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8005ecc <HAL_RCC_ClockConfig+0x360>)
 8005ea2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8005ed0 <HAL_RCC_ClockConfig+0x364>)
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8005ed4 <HAL_RCC_ClockConfig+0x368>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7fb fa58 	bl	8001364 <HAL_InitTick>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3718      	adds	r7, #24
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	58024400 	.word	0x58024400
 8005ec8:	0800c05c 	.word	0x0800c05c
 8005ecc:	24000004 	.word	0x24000004
 8005ed0:	24000000 	.word	0x24000000
 8005ed4:	24000008 	.word	0x24000008

08005ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b089      	sub	sp, #36	@ 0x24
 8005edc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ede:	4bb3      	ldr	r3, [pc, #716]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ee6:	2b18      	cmp	r3, #24
 8005ee8:	f200 8155 	bhi.w	8006196 <HAL_RCC_GetSysClockFreq+0x2be>
 8005eec:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef2:	bf00      	nop
 8005ef4:	08005f59 	.word	0x08005f59
 8005ef8:	08006197 	.word	0x08006197
 8005efc:	08006197 	.word	0x08006197
 8005f00:	08006197 	.word	0x08006197
 8005f04:	08006197 	.word	0x08006197
 8005f08:	08006197 	.word	0x08006197
 8005f0c:	08006197 	.word	0x08006197
 8005f10:	08006197 	.word	0x08006197
 8005f14:	08005f7f 	.word	0x08005f7f
 8005f18:	08006197 	.word	0x08006197
 8005f1c:	08006197 	.word	0x08006197
 8005f20:	08006197 	.word	0x08006197
 8005f24:	08006197 	.word	0x08006197
 8005f28:	08006197 	.word	0x08006197
 8005f2c:	08006197 	.word	0x08006197
 8005f30:	08006197 	.word	0x08006197
 8005f34:	08005f85 	.word	0x08005f85
 8005f38:	08006197 	.word	0x08006197
 8005f3c:	08006197 	.word	0x08006197
 8005f40:	08006197 	.word	0x08006197
 8005f44:	08006197 	.word	0x08006197
 8005f48:	08006197 	.word	0x08006197
 8005f4c:	08006197 	.word	0x08006197
 8005f50:	08006197 	.word	0x08006197
 8005f54:	08005f8b 	.word	0x08005f8b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f58:	4b94      	ldr	r3, [pc, #592]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0320 	and.w	r3, r3, #32
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d009      	beq.n	8005f78 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f64:	4b91      	ldr	r3, [pc, #580]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	08db      	lsrs	r3, r3, #3
 8005f6a:	f003 0303 	and.w	r3, r3, #3
 8005f6e:	4a90      	ldr	r2, [pc, #576]	@ (80061b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f70:	fa22 f303 	lsr.w	r3, r2, r3
 8005f74:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005f76:	e111      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005f78:	4b8d      	ldr	r3, [pc, #564]	@ (80061b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f7a:	61bb      	str	r3, [r7, #24]
      break;
 8005f7c:	e10e      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005f7e:	4b8d      	ldr	r3, [pc, #564]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f80:	61bb      	str	r3, [r7, #24]
      break;
 8005f82:	e10b      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005f84:	4b8c      	ldr	r3, [pc, #560]	@ (80061b8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005f86:	61bb      	str	r3, [r7, #24]
      break;
 8005f88:	e108      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f8a:	4b88      	ldr	r3, [pc, #544]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005f94:	4b85      	ldr	r3, [pc, #532]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f98:	091b      	lsrs	r3, r3, #4
 8005f9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f9e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005fa0:	4b82      	ldr	r3, [pc, #520]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005faa:	4b80      	ldr	r3, [pc, #512]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fae:	08db      	lsrs	r3, r3, #3
 8005fb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	fb02 f303 	mul.w	r3, r2, r3
 8005fba:	ee07 3a90 	vmov	s15, r3
 8005fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fc2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f000 80e1 	beq.w	8006190 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	f000 8083 	beq.w	80060dc <HAL_RCC_GetSysClockFreq+0x204>
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	f200 80a1 	bhi.w	8006120 <HAL_RCC_GetSysClockFreq+0x248>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d003      	beq.n	8005fec <HAL_RCC_GetSysClockFreq+0x114>
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d056      	beq.n	8006098 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005fea:	e099      	b.n	8006120 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fec:	4b6f      	ldr	r3, [pc, #444]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0320 	and.w	r3, r3, #32
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d02d      	beq.n	8006054 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ff8:	4b6c      	ldr	r3, [pc, #432]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	08db      	lsrs	r3, r3, #3
 8005ffe:	f003 0303 	and.w	r3, r3, #3
 8006002:	4a6b      	ldr	r2, [pc, #428]	@ (80061b0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006004:	fa22 f303 	lsr.w	r3, r2, r3
 8006008:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	ee07 3a90 	vmov	s15, r3
 8006010:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800601e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006022:	4b62      	ldr	r3, [pc, #392]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006026:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800602a:	ee07 3a90 	vmov	s15, r3
 800602e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006032:	ed97 6a02 	vldr	s12, [r7, #8]
 8006036:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80061bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800603a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800603e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006042:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006046:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800604a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800604e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006052:	e087      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	ee07 3a90 	vmov	s15, r3
 800605a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800605e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80061c0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006066:	4b51      	ldr	r3, [pc, #324]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800606a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800606e:	ee07 3a90 	vmov	s15, r3
 8006072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006076:	ed97 6a02 	vldr	s12, [r7, #8]
 800607a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80061bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800607e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006086:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800608a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800608e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006092:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006096:	e065      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	ee07 3a90 	vmov	s15, r3
 800609e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80061c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 80060a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060aa:	4b40      	ldr	r3, [pc, #256]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b2:	ee07 3a90 	vmov	s15, r3
 80060b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80060be:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80061bc <HAL_RCC_GetSysClockFreq+0x2e4>
 80060c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80060da:	e043      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060e6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80061c8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80060ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ee:	4b2f      	ldr	r3, [pc, #188]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006102:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80061bc <HAL_RCC_GetSysClockFreq+0x2e4>
 8006106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800610a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800610e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800611a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800611e:	e021      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	ee07 3a90 	vmov	s15, r3
 8006126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800612a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80061c4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800612e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006132:	4b1e      	ldr	r3, [pc, #120]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800613a:	ee07 3a90 	vmov	s15, r3
 800613e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006142:	ed97 6a02 	vldr	s12, [r7, #8]
 8006146:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80061bc <HAL_RCC_GetSysClockFreq+0x2e4>
 800614a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800614e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800615a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800615e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006162:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006164:	4b11      	ldr	r3, [pc, #68]	@ (80061ac <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006168:	0a5b      	lsrs	r3, r3, #9
 800616a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800616e:	3301      	adds	r3, #1
 8006170:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	ee07 3a90 	vmov	s15, r3
 8006178:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800617c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006180:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006184:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006188:	ee17 3a90 	vmov	r3, s15
 800618c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800618e:	e005      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	61bb      	str	r3, [r7, #24]
      break;
 8006194:	e002      	b.n	800619c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006196:	4b07      	ldr	r3, [pc, #28]	@ (80061b4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006198:	61bb      	str	r3, [r7, #24]
      break;
 800619a:	bf00      	nop
  }

  return sysclockfreq;
 800619c:	69bb      	ldr	r3, [r7, #24]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3724      	adds	r7, #36	@ 0x24
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	58024400 	.word	0x58024400
 80061b0:	03d09000 	.word	0x03d09000
 80061b4:	003d0900 	.word	0x003d0900
 80061b8:	007a1200 	.word	0x007a1200
 80061bc:	46000000 	.word	0x46000000
 80061c0:	4c742400 	.word	0x4c742400
 80061c4:	4a742400 	.word	0x4a742400
 80061c8:	4af42400 	.word	0x4af42400

080061cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80061d2:	f7ff fe81 	bl	8005ed8 <HAL_RCC_GetSysClockFreq>
 80061d6:	4602      	mov	r2, r0
 80061d8:	4b10      	ldr	r3, [pc, #64]	@ (800621c <HAL_RCC_GetHCLKFreq+0x50>)
 80061da:	699b      	ldr	r3, [r3, #24]
 80061dc:	0a1b      	lsrs	r3, r3, #8
 80061de:	f003 030f 	and.w	r3, r3, #15
 80061e2:	490f      	ldr	r1, [pc, #60]	@ (8006220 <HAL_RCC_GetHCLKFreq+0x54>)
 80061e4:	5ccb      	ldrb	r3, [r1, r3]
 80061e6:	f003 031f 	and.w	r3, r3, #31
 80061ea:	fa22 f303 	lsr.w	r3, r2, r3
 80061ee:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80061f0:	4b0a      	ldr	r3, [pc, #40]	@ (800621c <HAL_RCC_GetHCLKFreq+0x50>)
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	f003 030f 	and.w	r3, r3, #15
 80061f8:	4a09      	ldr	r2, [pc, #36]	@ (8006220 <HAL_RCC_GetHCLKFreq+0x54>)
 80061fa:	5cd3      	ldrb	r3, [r2, r3]
 80061fc:	f003 031f 	and.w	r3, r3, #31
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	fa22 f303 	lsr.w	r3, r2, r3
 8006206:	4a07      	ldr	r2, [pc, #28]	@ (8006224 <HAL_RCC_GetHCLKFreq+0x58>)
 8006208:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800620a:	4a07      	ldr	r2, [pc, #28]	@ (8006228 <HAL_RCC_GetHCLKFreq+0x5c>)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006210:	4b04      	ldr	r3, [pc, #16]	@ (8006224 <HAL_RCC_GetHCLKFreq+0x58>)
 8006212:	681b      	ldr	r3, [r3, #0]
}
 8006214:	4618      	mov	r0, r3
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	58024400 	.word	0x58024400
 8006220:	0800c05c 	.word	0x0800c05c
 8006224:	24000004 	.word	0x24000004
 8006228:	24000000 	.word	0x24000000

0800622c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006230:	f7ff ffcc 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8006234:	4602      	mov	r2, r0
 8006236:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	091b      	lsrs	r3, r3, #4
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	4904      	ldr	r1, [pc, #16]	@ (8006254 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006242:	5ccb      	ldrb	r3, [r1, r3]
 8006244:	f003 031f 	and.w	r3, r3, #31
 8006248:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800624c:	4618      	mov	r0, r3
 800624e:	bd80      	pop	{r7, pc}
 8006250:	58024400 	.word	0x58024400
 8006254:	0800c05c 	.word	0x0800c05c

08006258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800625c:	f7ff ffb6 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8006260:	4602      	mov	r2, r0
 8006262:	4b06      	ldr	r3, [pc, #24]	@ (800627c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	0a1b      	lsrs	r3, r3, #8
 8006268:	f003 0307 	and.w	r3, r3, #7
 800626c:	4904      	ldr	r1, [pc, #16]	@ (8006280 <HAL_RCC_GetPCLK2Freq+0x28>)
 800626e:	5ccb      	ldrb	r3, [r1, r3]
 8006270:	f003 031f 	and.w	r3, r3, #31
 8006274:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006278:	4618      	mov	r0, r3
 800627a:	bd80      	pop	{r7, pc}
 800627c:	58024400 	.word	0x58024400
 8006280:	0800c05c 	.word	0x0800c05c

08006284 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	223f      	movs	r2, #63	@ 0x3f
 8006292:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006294:	4b1a      	ldr	r3, [pc, #104]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	f003 0207 	and.w	r2, r3, #7
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80062a0:	4b17      	ldr	r3, [pc, #92]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80062ac:	4b14      	ldr	r3, [pc, #80]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	f003 020f 	and.w	r2, r3, #15
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80062b8:	4b11      	ldr	r3, [pc, #68]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80062c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062c6:	69db      	ldr	r3, [r3, #28]
 80062c8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80062d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062d2:	69db      	ldr	r3, [r3, #28]
 80062d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80062dc:	4b08      	ldr	r3, [pc, #32]	@ (8006300 <HAL_RCC_GetClockConfig+0x7c>)
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80062e8:	4b06      	ldr	r3, [pc, #24]	@ (8006304 <HAL_RCC_GetClockConfig+0x80>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 020f 	and.w	r2, r3, #15
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	601a      	str	r2, [r3, #0]
}
 80062f4:	bf00      	nop
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr
 8006300:	58024400 	.word	0x58024400
 8006304:	52002000 	.word	0x52002000

08006308 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800630c:	b0c6      	sub	sp, #280	@ 0x118
 800630e:	af00      	add	r7, sp, #0
 8006310:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006314:	2300      	movs	r3, #0
 8006316:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800631a:	2300      	movs	r3, #0
 800631c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006328:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800632c:	2500      	movs	r5, #0
 800632e:	ea54 0305 	orrs.w	r3, r4, r5
 8006332:	d049      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800633a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800633e:	d02f      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006340:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006344:	d828      	bhi.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006346:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800634a:	d01a      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800634c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006350:	d822      	bhi.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d003      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800635a:	d007      	beq.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800635c:	e01c      	b.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800635e:	4bab      	ldr	r3, [pc, #684]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006362:	4aaa      	ldr	r2, [pc, #680]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006364:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006368:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800636a:	e01a      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800636c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006370:	3308      	adds	r3, #8
 8006372:	2102      	movs	r1, #2
 8006374:	4618      	mov	r0, r3
 8006376:	f001 fc25 	bl	8007bc4 <RCCEx_PLL2_Config>
 800637a:	4603      	mov	r3, r0
 800637c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006380:	e00f      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006386:	3328      	adds	r3, #40	@ 0x28
 8006388:	2102      	movs	r1, #2
 800638a:	4618      	mov	r0, r3
 800638c:	f001 fccc 	bl	8007d28 <RCCEx_PLL3_Config>
 8006390:	4603      	mov	r3, r0
 8006392:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006396:	e004      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800639e:	e000      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80063a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10a      	bne.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80063aa:	4b98      	ldr	r3, [pc, #608]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80063b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063b8:	4a94      	ldr	r2, [pc, #592]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063ba:	430b      	orrs	r3, r1
 80063bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80063be:	e003      	b.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80063c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80063d4:	f04f 0900 	mov.w	r9, #0
 80063d8:	ea58 0309 	orrs.w	r3, r8, r9
 80063dc:	d047      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80063de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	d82a      	bhi.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80063e8:	a201      	add	r2, pc, #4	@ (adr r2, 80063f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80063ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ee:	bf00      	nop
 80063f0:	08006405 	.word	0x08006405
 80063f4:	08006413 	.word	0x08006413
 80063f8:	08006429 	.word	0x08006429
 80063fc:	08006447 	.word	0x08006447
 8006400:	08006447 	.word	0x08006447
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006404:	4b81      	ldr	r3, [pc, #516]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006408:	4a80      	ldr	r2, [pc, #512]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800640a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800640e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006410:	e01a      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006416:	3308      	adds	r3, #8
 8006418:	2100      	movs	r1, #0
 800641a:	4618      	mov	r0, r3
 800641c:	f001 fbd2 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006420:	4603      	mov	r3, r0
 8006422:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006426:	e00f      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800642c:	3328      	adds	r3, #40	@ 0x28
 800642e:	2100      	movs	r1, #0
 8006430:	4618      	mov	r0, r3
 8006432:	f001 fc79 	bl	8007d28 <RCCEx_PLL3_Config>
 8006436:	4603      	mov	r3, r0
 8006438:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800643c:	e004      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006444:	e000      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006446:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006448:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800644c:	2b00      	cmp	r3, #0
 800644e:	d10a      	bne.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006450:	4b6e      	ldr	r3, [pc, #440]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006454:	f023 0107 	bic.w	r1, r3, #7
 8006458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800645c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800645e:	4a6b      	ldr	r2, [pc, #428]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006460:	430b      	orrs	r3, r1
 8006462:	6513      	str	r3, [r2, #80]	@ 0x50
 8006464:	e003      	b.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006466:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800646a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800646e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006476:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800647a:	f04f 0b00 	mov.w	fp, #0
 800647e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006482:	d05b      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006488:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800648c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006490:	d03b      	beq.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006492:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006496:	d834      	bhi.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006498:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800649c:	d037      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800649e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80064a2:	d82e      	bhi.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80064a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80064a8:	d033      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80064aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80064ae:	d828      	bhi.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80064b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064b4:	d01a      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80064b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064ba:	d822      	bhi.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d003      	beq.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80064c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064c4:	d007      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80064c6:	e01c      	b.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064c8:	4b50      	ldr	r3, [pc, #320]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064cc:	4a4f      	ldr	r2, [pc, #316]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80064d4:	e01e      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064da:	3308      	adds	r3, #8
 80064dc:	2100      	movs	r1, #0
 80064de:	4618      	mov	r0, r3
 80064e0:	f001 fb70 	bl	8007bc4 <RCCEx_PLL2_Config>
 80064e4:	4603      	mov	r3, r0
 80064e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80064ea:	e013      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f0:	3328      	adds	r3, #40	@ 0x28
 80064f2:	2100      	movs	r1, #0
 80064f4:	4618      	mov	r0, r3
 80064f6:	f001 fc17 	bl	8007d28 <RCCEx_PLL3_Config>
 80064fa:	4603      	mov	r3, r0
 80064fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006500:	e008      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006508:	e004      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800650a:	bf00      	nop
 800650c:	e002      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800650e:	bf00      	nop
 8006510:	e000      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006512:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006514:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10b      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800651c:	4b3b      	ldr	r3, [pc, #236]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800651e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006520:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006528:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800652c:	4a37      	ldr	r2, [pc, #220]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800652e:	430b      	orrs	r3, r1
 8006530:	6593      	str	r3, [r2, #88]	@ 0x58
 8006532:	e003      	b.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800653c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006544:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006548:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800654c:	2300      	movs	r3, #0
 800654e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006552:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006556:	460b      	mov	r3, r1
 8006558:	4313      	orrs	r3, r2
 800655a:	d05d      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800655c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006560:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006564:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006568:	d03b      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800656a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800656e:	d834      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006570:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006574:	d037      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006576:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800657a:	d82e      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800657c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006580:	d033      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006582:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006586:	d828      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006588:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800658c:	d01a      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800658e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006592:	d822      	bhi.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800659c:	d007      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800659e:	e01c      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065a0:	4b1a      	ldr	r3, [pc, #104]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a4:	4a19      	ldr	r2, [pc, #100]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80065ac:	e01e      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80065ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b2:	3308      	adds	r3, #8
 80065b4:	2100      	movs	r1, #0
 80065b6:	4618      	mov	r0, r3
 80065b8:	f001 fb04 	bl	8007bc4 <RCCEx_PLL2_Config>
 80065bc:	4603      	mov	r3, r0
 80065be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80065c2:	e013      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80065c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065c8:	3328      	adds	r3, #40	@ 0x28
 80065ca:	2100      	movs	r1, #0
 80065cc:	4618      	mov	r0, r3
 80065ce:	f001 fbab 	bl	8007d28 <RCCEx_PLL3_Config>
 80065d2:	4603      	mov	r3, r0
 80065d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80065d8:	e008      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065e0:	e004      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80065e2:	bf00      	nop
 80065e4:	e002      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80065e6:	bf00      	nop
 80065e8:	e000      	b.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80065ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10d      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80065f4:	4b05      	ldr	r3, [pc, #20]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80065f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80065fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006600:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006604:	4a01      	ldr	r2, [pc, #4]	@ (800660c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006606:	430b      	orrs	r3, r1
 8006608:	6593      	str	r3, [r2, #88]	@ 0x58
 800660a:	e005      	b.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800660c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006610:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006614:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006618:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800661c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006620:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006624:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006628:	2300      	movs	r3, #0
 800662a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800662e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006632:	460b      	mov	r3, r1
 8006634:	4313      	orrs	r3, r2
 8006636:	d03a      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800663c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663e:	2b30      	cmp	r3, #48	@ 0x30
 8006640:	d01f      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006642:	2b30      	cmp	r3, #48	@ 0x30
 8006644:	d819      	bhi.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006646:	2b20      	cmp	r3, #32
 8006648:	d00c      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800664a:	2b20      	cmp	r3, #32
 800664c:	d815      	bhi.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d019      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006652:	2b10      	cmp	r3, #16
 8006654:	d111      	bne.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006656:	4baa      	ldr	r3, [pc, #680]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665a:	4aa9      	ldr	r2, [pc, #676]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800665c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006660:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006662:	e011      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006668:	3308      	adds	r3, #8
 800666a:	2102      	movs	r1, #2
 800666c:	4618      	mov	r0, r3
 800666e:	f001 faa9 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006672:	4603      	mov	r3, r0
 8006674:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006678:	e006      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006680:	e002      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006682:	bf00      	nop
 8006684:	e000      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006688:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006690:	4b9b      	ldr	r3, [pc, #620]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006694:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800669c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800669e:	4a98      	ldr	r2, [pc, #608]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80066a0:	430b      	orrs	r3, r1
 80066a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066a4:	e003      	b.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80066ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80066ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066be:	2300      	movs	r3, #0
 80066c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80066c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80066c8:	460b      	mov	r3, r1
 80066ca:	4313      	orrs	r3, r2
 80066cc:	d051      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80066ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066d8:	d035      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80066da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066de:	d82e      	bhi.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80066e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066e4:	d031      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x442>
 80066e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066ea:	d828      	bhi.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80066ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f0:	d01a      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80066f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f6:	d822      	bhi.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80066fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006700:	d007      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006702:	e01c      	b.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006704:	4b7e      	ldr	r3, [pc, #504]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006708:	4a7d      	ldr	r2, [pc, #500]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800670a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800670e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006710:	e01c      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006716:	3308      	adds	r3, #8
 8006718:	2100      	movs	r1, #0
 800671a:	4618      	mov	r0, r3
 800671c:	f001 fa52 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006720:	4603      	mov	r3, r0
 8006722:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006726:	e011      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006728:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800672c:	3328      	adds	r3, #40	@ 0x28
 800672e:	2100      	movs	r1, #0
 8006730:	4618      	mov	r0, r3
 8006732:	f001 faf9 	bl	8007d28 <RCCEx_PLL3_Config>
 8006736:	4603      	mov	r3, r0
 8006738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800673c:	e006      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006744:	e002      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006746:	bf00      	nop
 8006748:	e000      	b.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800674a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800674c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10a      	bne.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006754:	4b6a      	ldr	r3, [pc, #424]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006758:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800675c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006762:	4a67      	ldr	r2, [pc, #412]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006764:	430b      	orrs	r3, r1
 8006766:	6513      	str	r3, [r2, #80]	@ 0x50
 8006768:	e003      	b.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800676a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800676e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800677e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006782:	2300      	movs	r3, #0
 8006784:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006788:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800678c:	460b      	mov	r3, r1
 800678e:	4313      	orrs	r3, r2
 8006790:	d053      	beq.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800679c:	d033      	beq.n	8006806 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800679e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067a2:	d82c      	bhi.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80067a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80067a8:	d02f      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x502>
 80067aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80067ae:	d826      	bhi.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80067b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80067b4:	d02b      	beq.n	800680e <HAL_RCCEx_PeriphCLKConfig+0x506>
 80067b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80067ba:	d820      	bhi.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80067bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067c0:	d012      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80067c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80067c6:	d81a      	bhi.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d022      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80067cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067d0:	d115      	bne.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80067d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d6:	3308      	adds	r3, #8
 80067d8:	2101      	movs	r1, #1
 80067da:	4618      	mov	r0, r3
 80067dc:	f001 f9f2 	bl	8007bc4 <RCCEx_PLL2_Config>
 80067e0:	4603      	mov	r3, r0
 80067e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80067e6:	e015      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80067e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ec:	3328      	adds	r3, #40	@ 0x28
 80067ee:	2101      	movs	r1, #1
 80067f0:	4618      	mov	r0, r3
 80067f2:	f001 fa99 	bl	8007d28 <RCCEx_PLL3_Config>
 80067f6:	4603      	mov	r3, r0
 80067f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80067fc:	e00a      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006804:	e006      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006806:	bf00      	nop
 8006808:	e004      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800680a:	bf00      	nop
 800680c:	e002      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800680e:	bf00      	nop
 8006810:	e000      	b.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006812:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006818:	2b00      	cmp	r3, #0
 800681a:	d10a      	bne.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800681c:	4b38      	ldr	r3, [pc, #224]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800681e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006820:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800682a:	4a35      	ldr	r2, [pc, #212]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800682c:	430b      	orrs	r3, r1
 800682e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006830:	e003      	b.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006832:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006836:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800683a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800683e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006842:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006846:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800684a:	2300      	movs	r3, #0
 800684c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006850:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006854:	460b      	mov	r3, r1
 8006856:	4313      	orrs	r3, r2
 8006858:	d058      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800685a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006862:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006866:	d033      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006868:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800686c:	d82c      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800686e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006872:	d02f      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006878:	d826      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800687a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800687e:	d02b      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006880:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006884:	d820      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006886:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800688a:	d012      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800688c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006890:	d81a      	bhi.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006892:	2b00      	cmp	r3, #0
 8006894:	d022      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800689a:	d115      	bne.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800689c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068a0:	3308      	adds	r3, #8
 80068a2:	2101      	movs	r1, #1
 80068a4:	4618      	mov	r0, r3
 80068a6:	f001 f98d 	bl	8007bc4 <RCCEx_PLL2_Config>
 80068aa:	4603      	mov	r3, r0
 80068ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80068b0:	e015      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80068b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b6:	3328      	adds	r3, #40	@ 0x28
 80068b8:	2101      	movs	r1, #1
 80068ba:	4618      	mov	r0, r3
 80068bc:	f001 fa34 	bl	8007d28 <RCCEx_PLL3_Config>
 80068c0:	4603      	mov	r3, r0
 80068c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80068c6:	e00a      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068ce:	e006      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80068d0:	bf00      	nop
 80068d2:	e004      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80068d4:	bf00      	nop
 80068d6:	e002      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80068d8:	bf00      	nop
 80068da:	e000      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80068dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10e      	bne.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80068e6:	4b06      	ldr	r3, [pc, #24]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80068f6:	4a02      	ldr	r2, [pc, #8]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068f8:	430b      	orrs	r3, r1
 80068fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80068fc:	e006      	b.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x604>
 80068fe:	bf00      	nop
 8006900:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006904:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006908:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800690c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006914:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006918:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800691c:	2300      	movs	r3, #0
 800691e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006922:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006926:	460b      	mov	r3, r1
 8006928:	4313      	orrs	r3, r2
 800692a:	d037      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800692c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006932:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006936:	d00e      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006938:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800693c:	d816      	bhi.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800693e:	2b00      	cmp	r3, #0
 8006940:	d018      	beq.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006942:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006946:	d111      	bne.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006948:	4bc4      	ldr	r3, [pc, #784]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800694a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694c:	4ac3      	ldr	r2, [pc, #780]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800694e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006952:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006954:	e00f      	b.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800695a:	3308      	adds	r3, #8
 800695c:	2101      	movs	r1, #1
 800695e:	4618      	mov	r0, r3
 8006960:	f001 f930 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006964:	4603      	mov	r3, r0
 8006966:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800696a:	e004      	b.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006972:	e000      	b.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006976:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10a      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800697e:	4bb7      	ldr	r3, [pc, #732]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006982:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800698a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800698c:	4ab3      	ldr	r2, [pc, #716]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800698e:	430b      	orrs	r3, r1
 8006990:	6513      	str	r3, [r2, #80]	@ 0x50
 8006992:	e003      	b.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006998:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800699c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80069a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80069ac:	2300      	movs	r3, #0
 80069ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80069b2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80069b6:	460b      	mov	r3, r1
 80069b8:	4313      	orrs	r3, r2
 80069ba:	d039      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80069bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069c2:	2b03      	cmp	r3, #3
 80069c4:	d81c      	bhi.n	8006a00 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80069c6:	a201      	add	r2, pc, #4	@ (adr r2, 80069cc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80069c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069cc:	08006a09 	.word	0x08006a09
 80069d0:	080069dd 	.word	0x080069dd
 80069d4:	080069eb 	.word	0x080069eb
 80069d8:	08006a09 	.word	0x08006a09
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069dc:	4b9f      	ldr	r3, [pc, #636]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e0:	4a9e      	ldr	r2, [pc, #632]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80069e8:	e00f      	b.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069ee:	3308      	adds	r3, #8
 80069f0:	2102      	movs	r1, #2
 80069f2:	4618      	mov	r0, r3
 80069f4:	f001 f8e6 	bl	8007bc4 <RCCEx_PLL2_Config>
 80069f8:	4603      	mov	r3, r0
 80069fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80069fe:	e004      	b.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a06:	e000      	b.n	8006a0a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006a08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d10a      	bne.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006a12:	4b92      	ldr	r3, [pc, #584]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a16:	f023 0103 	bic.w	r1, r3, #3
 8006a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a20:	4a8e      	ldr	r2, [pc, #568]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a22:	430b      	orrs	r3, r1
 8006a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a26:	e003      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a38:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006a3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a40:	2300      	movs	r3, #0
 8006a42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a46:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	f000 8099 	beq.w	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a52:	4b83      	ldr	r3, [pc, #524]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a82      	ldr	r2, [pc, #520]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006a5e:	f7fb f921 	bl	8001ca4 <HAL_GetTick>
 8006a62:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a66:	e00b      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a68:	f7fb f91c 	bl	8001ca4 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	2b64      	cmp	r3, #100	@ 0x64
 8006a76:	d903      	bls.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006a78:	2303      	movs	r3, #3
 8006a7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a7e:	e005      	b.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a80:	4b77      	ldr	r3, [pc, #476]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0ed      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006a8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d173      	bne.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006a94:	4b71      	ldr	r3, [pc, #452]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a96:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006aa0:	4053      	eors	r3, r2
 8006aa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d015      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ab2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006ab6:	4b69      	ldr	r3, [pc, #420]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aba:	4a68      	ldr	r2, [pc, #416]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ac0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ac2:	4b66      	ldr	r3, [pc, #408]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac6:	4a65      	ldr	r2, [pc, #404]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006acc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006ace:	4a63      	ldr	r2, [pc, #396]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ad0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ad4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ada:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ade:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ae2:	d118      	bne.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae4:	f7fb f8de 	bl	8001ca4 <HAL_GetTick>
 8006ae8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006aec:	e00d      	b.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aee:	f7fb f8d9 	bl	8001ca4 <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006af8:	1ad2      	subs	r2, r2, r3
 8006afa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006afe:	429a      	cmp	r2, r3
 8006b00:	d903      	bls.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006b02:	2303      	movs	r3, #3
 8006b04:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006b08:	e005      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006b0a:	4b54      	ldr	r3, [pc, #336]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b0e:	f003 0302 	and.w	r3, r3, #2
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0eb      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006b16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d129      	bne.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b2e:	d10e      	bne.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006b30:	4b4a      	ldr	r3, [pc, #296]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b32:	691b      	ldr	r3, [r3, #16]
 8006b34:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b3c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b40:	091a      	lsrs	r2, r3, #4
 8006b42:	4b48      	ldr	r3, [pc, #288]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006b44:	4013      	ands	r3, r2
 8006b46:	4a45      	ldr	r2, [pc, #276]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b48:	430b      	orrs	r3, r1
 8006b4a:	6113      	str	r3, [r2, #16]
 8006b4c:	e005      	b.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006b4e:	4b43      	ldr	r3, [pc, #268]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	4a42      	ldr	r2, [pc, #264]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006b58:	6113      	str	r3, [r2, #16]
 8006b5a:	4b40      	ldr	r3, [pc, #256]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b5c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b6a:	4a3c      	ldr	r2, [pc, #240]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b6c:	430b      	orrs	r3, r1
 8006b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b70:	e008      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006b72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b76:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006b7a:	e003      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006b84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f002 0301 	and.w	r3, r2, #1
 8006b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b94:	2300      	movs	r3, #0
 8006b96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006b9a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	f000 808f 	beq.w	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006baa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006bac:	2b28      	cmp	r3, #40	@ 0x28
 8006bae:	d871      	bhi.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb6:	bf00      	nop
 8006bb8:	08006c9d 	.word	0x08006c9d
 8006bbc:	08006c95 	.word	0x08006c95
 8006bc0:	08006c95 	.word	0x08006c95
 8006bc4:	08006c95 	.word	0x08006c95
 8006bc8:	08006c95 	.word	0x08006c95
 8006bcc:	08006c95 	.word	0x08006c95
 8006bd0:	08006c95 	.word	0x08006c95
 8006bd4:	08006c95 	.word	0x08006c95
 8006bd8:	08006c69 	.word	0x08006c69
 8006bdc:	08006c95 	.word	0x08006c95
 8006be0:	08006c95 	.word	0x08006c95
 8006be4:	08006c95 	.word	0x08006c95
 8006be8:	08006c95 	.word	0x08006c95
 8006bec:	08006c95 	.word	0x08006c95
 8006bf0:	08006c95 	.word	0x08006c95
 8006bf4:	08006c95 	.word	0x08006c95
 8006bf8:	08006c7f 	.word	0x08006c7f
 8006bfc:	08006c95 	.word	0x08006c95
 8006c00:	08006c95 	.word	0x08006c95
 8006c04:	08006c95 	.word	0x08006c95
 8006c08:	08006c95 	.word	0x08006c95
 8006c0c:	08006c95 	.word	0x08006c95
 8006c10:	08006c95 	.word	0x08006c95
 8006c14:	08006c95 	.word	0x08006c95
 8006c18:	08006c9d 	.word	0x08006c9d
 8006c1c:	08006c95 	.word	0x08006c95
 8006c20:	08006c95 	.word	0x08006c95
 8006c24:	08006c95 	.word	0x08006c95
 8006c28:	08006c95 	.word	0x08006c95
 8006c2c:	08006c95 	.word	0x08006c95
 8006c30:	08006c95 	.word	0x08006c95
 8006c34:	08006c95 	.word	0x08006c95
 8006c38:	08006c9d 	.word	0x08006c9d
 8006c3c:	08006c95 	.word	0x08006c95
 8006c40:	08006c95 	.word	0x08006c95
 8006c44:	08006c95 	.word	0x08006c95
 8006c48:	08006c95 	.word	0x08006c95
 8006c4c:	08006c95 	.word	0x08006c95
 8006c50:	08006c95 	.word	0x08006c95
 8006c54:	08006c95 	.word	0x08006c95
 8006c58:	08006c9d 	.word	0x08006c9d
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	58024800 	.word	0x58024800
 8006c64:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	2101      	movs	r1, #1
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 ffa7 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006c76:	4603      	mov	r3, r0
 8006c78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006c7c:	e00f      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c82:	3328      	adds	r3, #40	@ 0x28
 8006c84:	2101      	movs	r1, #1
 8006c86:	4618      	mov	r0, r3
 8006c88:	f001 f84e 	bl	8007d28 <RCCEx_PLL3_Config>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006c92:	e004      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c9a:	e000      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006c9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10a      	bne.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006ca6:	4bbf      	ldr	r3, [pc, #764]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006caa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006cb4:	4abb      	ldr	r2, [pc, #748]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006cb6:	430b      	orrs	r3, r1
 8006cb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8006cba:	e003      	b.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cc0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006cc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ccc:	f002 0302 	and.w	r3, r2, #2
 8006cd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cda:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006cde:	460b      	mov	r3, r1
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	d041      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cea:	2b05      	cmp	r3, #5
 8006cec:	d824      	bhi.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006cee:	a201      	add	r2, pc, #4	@ (adr r2, 8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d41 	.word	0x08006d41
 8006cf8:	08006d0d 	.word	0x08006d0d
 8006cfc:	08006d23 	.word	0x08006d23
 8006d00:	08006d41 	.word	0x08006d41
 8006d04:	08006d41 	.word	0x08006d41
 8006d08:	08006d41 	.word	0x08006d41
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d10:	3308      	adds	r3, #8
 8006d12:	2101      	movs	r1, #1
 8006d14:	4618      	mov	r0, r3
 8006d16:	f000 ff55 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006d20:	e00f      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d26:	3328      	adds	r3, #40	@ 0x28
 8006d28:	2101      	movs	r1, #1
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f000 fffc 	bl	8007d28 <RCCEx_PLL3_Config>
 8006d30:	4603      	mov	r3, r0
 8006d32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006d36:	e004      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d3e:	e000      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10a      	bne.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006d4a:	4b96      	ldr	r3, [pc, #600]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d4e:	f023 0107 	bic.w	r1, r3, #7
 8006d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d58:	4a92      	ldr	r2, [pc, #584]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d5a:	430b      	orrs	r3, r1
 8006d5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006d5e:	e003      	b.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d70:	f002 0304 	and.w	r3, r2, #4
 8006d74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d78:	2300      	movs	r3, #0
 8006d7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d7e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d82:	460b      	mov	r3, r1
 8006d84:	4313      	orrs	r3, r2
 8006d86:	d044      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d90:	2b05      	cmp	r3, #5
 8006d92:	d825      	bhi.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006d94:	a201      	add	r2, pc, #4	@ (adr r2, 8006d9c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d9a:	bf00      	nop
 8006d9c:	08006de9 	.word	0x08006de9
 8006da0:	08006db5 	.word	0x08006db5
 8006da4:	08006dcb 	.word	0x08006dcb
 8006da8:	08006de9 	.word	0x08006de9
 8006dac:	08006de9 	.word	0x08006de9
 8006db0:	08006de9 	.word	0x08006de9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db8:	3308      	adds	r3, #8
 8006dba:	2101      	movs	r1, #1
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f000 ff01 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006dc8:	e00f      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dce:	3328      	adds	r3, #40	@ 0x28
 8006dd0:	2101      	movs	r1, #1
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 ffa8 	bl	8007d28 <RCCEx_PLL3_Config>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006dde:	e004      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006de6:	e000      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006de8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10b      	bne.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006df2:	4b6c      	ldr	r3, [pc, #432]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df6:	f023 0107 	bic.w	r1, r3, #7
 8006dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e02:	4a68      	ldr	r2, [pc, #416]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e04:	430b      	orrs	r3, r1
 8006e06:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e08:	e003      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e0e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1a:	f002 0320 	and.w	r3, r2, #32
 8006e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006e22:	2300      	movs	r3, #0
 8006e24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006e28:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	d055      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e3e:	d033      	beq.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e44:	d82c      	bhi.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e4a:	d02f      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e50:	d826      	bhi.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006e52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e56:	d02b      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006e58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e5c:	d820      	bhi.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006e5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e62:	d012      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006e64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e68:	d81a      	bhi.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d022      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e72:	d115      	bne.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e78:	3308      	adds	r3, #8
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 fea1 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006e82:	4603      	mov	r3, r0
 8006e84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006e88:	e015      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	3328      	adds	r3, #40	@ 0x28
 8006e90:	2102      	movs	r1, #2
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 ff48 	bl	8007d28 <RCCEx_PLL3_Config>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006e9e:	e00a      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ea6:	e006      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006ea8:	bf00      	nop
 8006eaa:	e004      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006eac:	bf00      	nop
 8006eae:	e002      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006eb0:	bf00      	nop
 8006eb2:	e000      	b.n	8006eb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006eb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d10b      	bne.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ebe:	4b39      	ldr	r3, [pc, #228]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ece:	4a35      	ldr	r2, [pc, #212]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ed0:	430b      	orrs	r3, r1
 8006ed2:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ed4:	e003      	b.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ed6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006eda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006eea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006eee:	2300      	movs	r3, #0
 8006ef0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ef4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4313      	orrs	r3, r2
 8006efc:	d058      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006f0a:	d033      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006f0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006f10:	d82c      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f16:	d02f      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006f18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f1c:	d826      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006f1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f22:	d02b      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006f24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f28:	d820      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006f2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f2e:	d012      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006f30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f34:	d81a      	bhi.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d022      	beq.n	8006f80 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f3e:	d115      	bne.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f44:	3308      	adds	r3, #8
 8006f46:	2100      	movs	r1, #0
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f000 fe3b 	bl	8007bc4 <RCCEx_PLL2_Config>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006f54:	e015      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f5a:	3328      	adds	r3, #40	@ 0x28
 8006f5c:	2102      	movs	r1, #2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f000 fee2 	bl	8007d28 <RCCEx_PLL3_Config>
 8006f64:	4603      	mov	r3, r0
 8006f66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006f6a:	e00a      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f72:	e006      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f74:	bf00      	nop
 8006f76:	e004      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f78:	bf00      	nop
 8006f7a:	e002      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f7c:	bf00      	nop
 8006f7e:	e000      	b.n	8006f82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d10e      	bne.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f8a:	4b06      	ldr	r3, [pc, #24]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006f92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f9a:	4a02      	ldr	r2, [pc, #8]	@ (8006fa4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f9c:	430b      	orrs	r3, r1
 8006f9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fa0:	e006      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006fa2:	bf00      	nop
 8006fa4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006fbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006fc6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006fca:	460b      	mov	r3, r1
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	d055      	beq.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006fd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fd8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006fdc:	d033      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006fde:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006fe2:	d82c      	bhi.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006fe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fe8:	d02f      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006fea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fee:	d826      	bhi.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006ff0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ff4:	d02b      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006ff6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ffa:	d820      	bhi.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006ffc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007000:	d012      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007002:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007006:	d81a      	bhi.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007008:	2b00      	cmp	r3, #0
 800700a:	d022      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800700c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007010:	d115      	bne.n	800703e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007016:	3308      	adds	r3, #8
 8007018:	2100      	movs	r1, #0
 800701a:	4618      	mov	r0, r3
 800701c:	f000 fdd2 	bl	8007bc4 <RCCEx_PLL2_Config>
 8007020:	4603      	mov	r3, r0
 8007022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007026:	e015      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800702c:	3328      	adds	r3, #40	@ 0x28
 800702e:	2102      	movs	r1, #2
 8007030:	4618      	mov	r0, r3
 8007032:	f000 fe79 	bl	8007d28 <RCCEx_PLL3_Config>
 8007036:	4603      	mov	r3, r0
 8007038:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800703c:	e00a      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007044:	e006      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007046:	bf00      	nop
 8007048:	e004      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800704a:	bf00      	nop
 800704c:	e002      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800704e:	bf00      	nop
 8007050:	e000      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007054:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10b      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800705c:	4ba0      	ldr	r3, [pc, #640]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800705e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007060:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007068:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800706c:	4a9c      	ldr	r2, [pc, #624]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800706e:	430b      	orrs	r3, r1
 8007070:	6593      	str	r3, [r2, #88]	@ 0x58
 8007072:	e003      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007074:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007078:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800707c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f002 0308 	and.w	r3, r2, #8
 8007088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800708c:	2300      	movs	r3, #0
 800708e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007092:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007096:	460b      	mov	r3, r1
 8007098:	4313      	orrs	r3, r2
 800709a:	d01e      	beq.n	80070da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800709c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a8:	d10c      	bne.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80070aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ae:	3328      	adds	r3, #40	@ 0x28
 80070b0:	2102      	movs	r1, #2
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fe38 	bl	8007d28 <RCCEx_PLL3_Config>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d002      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80070c4:	4b86      	ldr	r3, [pc, #536]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070c8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070d4:	4a82      	ldr	r2, [pc, #520]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070d6:	430b      	orrs	r3, r1
 80070d8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e2:	f002 0310 	and.w	r3, r2, #16
 80070e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070ea:	2300      	movs	r3, #0
 80070ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070f0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80070f4:	460b      	mov	r3, r1
 80070f6:	4313      	orrs	r3, r2
 80070f8:	d01e      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80070fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007106:	d10c      	bne.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710c:	3328      	adds	r3, #40	@ 0x28
 800710e:	2102      	movs	r1, #2
 8007110:	4618      	mov	r0, r3
 8007112:	f000 fe09 	bl	8007d28 <RCCEx_PLL3_Config>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d002      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007122:	4b6f      	ldr	r3, [pc, #444]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007126:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800712a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800712e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007132:	4a6b      	ldr	r2, [pc, #428]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007134:	430b      	orrs	r3, r1
 8007136:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007144:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007146:	2300      	movs	r3, #0
 8007148:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800714a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800714e:	460b      	mov	r3, r1
 8007150:	4313      	orrs	r3, r2
 8007152:	d03e      	beq.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007158:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800715c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007160:	d022      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007166:	d81b      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007168:	2b00      	cmp	r3, #0
 800716a:	d003      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800716c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007170:	d00b      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007172:	e015      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007174:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007178:	3308      	adds	r3, #8
 800717a:	2100      	movs	r1, #0
 800717c:	4618      	mov	r0, r3
 800717e:	f000 fd21 	bl	8007bc4 <RCCEx_PLL2_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007188:	e00f      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800718a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800718e:	3328      	adds	r3, #40	@ 0x28
 8007190:	2102      	movs	r1, #2
 8007192:	4618      	mov	r0, r3
 8007194:	f000 fdc8 	bl	8007d28 <RCCEx_PLL3_Config>
 8007198:	4603      	mov	r3, r0
 800719a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800719e:	e004      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071a6:	e000      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80071a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10b      	bne.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80071b2:	4b4b      	ldr	r3, [pc, #300]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071b6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80071ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80071c2:	4a47      	ldr	r2, [pc, #284]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071c4:	430b      	orrs	r3, r1
 80071c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80071c8:	e003      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80071d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80071de:	673b      	str	r3, [r7, #112]	@ 0x70
 80071e0:	2300      	movs	r3, #0
 80071e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80071e4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80071e8:	460b      	mov	r3, r1
 80071ea:	4313      	orrs	r3, r2
 80071ec:	d03b      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80071ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80071fa:	d01f      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80071fc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007200:	d818      	bhi.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007202:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007206:	d003      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007208:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800720c:	d007      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800720e:	e011      	b.n	8007234 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007210:	4b33      	ldr	r3, [pc, #204]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007214:	4a32      	ldr	r2, [pc, #200]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800721a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800721c:	e00f      	b.n	800723e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800721e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007222:	3328      	adds	r3, #40	@ 0x28
 8007224:	2101      	movs	r1, #1
 8007226:	4618      	mov	r0, r3
 8007228:	f000 fd7e 	bl	8007d28 <RCCEx_PLL3_Config>
 800722c:	4603      	mov	r3, r0
 800722e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007232:	e004      	b.n	800723e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800723a:	e000      	b.n	800723e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800723c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800723e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10b      	bne.n	800725e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007246:	4b26      	ldr	r3, [pc, #152]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800724a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800724e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007256:	4a22      	ldr	r2, [pc, #136]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007258:	430b      	orrs	r3, r1
 800725a:	6553      	str	r3, [r2, #84]	@ 0x54
 800725c:	e003      	b.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800725e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007262:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007272:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007274:	2300      	movs	r3, #0
 8007276:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007278:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800727c:	460b      	mov	r3, r1
 800727e:	4313      	orrs	r3, r2
 8007280:	d034      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800728c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007290:	d007      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007292:	e011      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007294:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007298:	4a11      	ldr	r2, [pc, #68]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800729a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800729e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80072a0:	e00e      	b.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a6:	3308      	adds	r3, #8
 80072a8:	2102      	movs	r1, #2
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fc8a 	bl	8007bc4 <RCCEx_PLL2_Config>
 80072b0:	4603      	mov	r3, r0
 80072b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80072b6:	e003      	b.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10d      	bne.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80072c8:	4b05      	ldr	r3, [pc, #20]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80072ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072d6:	4a02      	ldr	r2, [pc, #8]	@ (80072e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80072d8:	430b      	orrs	r3, r1
 80072da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072dc:	e006      	b.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80072de:	bf00      	nop
 80072e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80072ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80072f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80072fa:	2300      	movs	r3, #0
 80072fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80072fe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007302:	460b      	mov	r3, r1
 8007304:	4313      	orrs	r3, r2
 8007306:	d00c      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800730c:	3328      	adds	r3, #40	@ 0x28
 800730e:	2102      	movs	r1, #2
 8007310:	4618      	mov	r0, r3
 8007312:	f000 fd09 	bl	8007d28 <RCCEx_PLL3_Config>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800732e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007330:	2300      	movs	r3, #0
 8007332:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007334:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007338:	460b      	mov	r3, r1
 800733a:	4313      	orrs	r3, r2
 800733c:	d036      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800733e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007342:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007344:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007348:	d018      	beq.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800734a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800734e:	d811      	bhi.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007354:	d014      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007356:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735a:	d80b      	bhi.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800735c:	2b00      	cmp	r3, #0
 800735e:	d011      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007360:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007364:	d106      	bne.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007366:	4bb7      	ldr	r3, [pc, #732]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800736a:	4ab6      	ldr	r2, [pc, #728]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800736c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007370:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007372:	e008      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800737a:	e004      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800737c:	bf00      	nop
 800737e:	e002      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007380:	bf00      	nop
 8007382:	e000      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007384:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007386:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800738e:	4bad      	ldr	r3, [pc, #692]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007392:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800739a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800739c:	4aa9      	ldr	r2, [pc, #676]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800739e:	430b      	orrs	r3, r1
 80073a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80073a2:	e003      	b.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80073ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80073b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80073ba:	2300      	movs	r3, #0
 80073bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80073be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80073c2:	460b      	mov	r3, r1
 80073c4:	4313      	orrs	r3, r2
 80073c6:	d009      	beq.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80073c8:	4b9e      	ldr	r3, [pc, #632]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80073d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073d6:	4a9b      	ldr	r2, [pc, #620]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073d8:	430b      	orrs	r3, r1
 80073da:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80073dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80073e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073ea:	2300      	movs	r3, #0
 80073ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073ee:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80073f2:	460b      	mov	r3, r1
 80073f4:	4313      	orrs	r3, r2
 80073f6:	d009      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80073f8:	4b92      	ldr	r3, [pc, #584]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007404:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007406:	4a8f      	ldr	r2, [pc, #572]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007408:	430b      	orrs	r3, r1
 800740a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800740c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007414:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007418:	643b      	str	r3, [r7, #64]	@ 0x40
 800741a:	2300      	movs	r3, #0
 800741c:	647b      	str	r3, [r7, #68]	@ 0x44
 800741e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007422:	460b      	mov	r3, r1
 8007424:	4313      	orrs	r3, r2
 8007426:	d00e      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007428:	4b86      	ldr	r3, [pc, #536]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	4a85      	ldr	r2, [pc, #532]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800742e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007432:	6113      	str	r3, [r2, #16]
 8007434:	4b83      	ldr	r3, [pc, #524]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007436:	6919      	ldr	r1, [r3, #16]
 8007438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007440:	4a80      	ldr	r2, [pc, #512]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007442:	430b      	orrs	r3, r1
 8007444:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007452:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007454:	2300      	movs	r3, #0
 8007456:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007458:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800745c:	460b      	mov	r3, r1
 800745e:	4313      	orrs	r3, r2
 8007460:	d009      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007462:	4b78      	ldr	r3, [pc, #480]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007466:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800746a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007470:	4a74      	ldr	r2, [pc, #464]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007472:	430b      	orrs	r3, r1
 8007474:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007482:	633b      	str	r3, [r7, #48]	@ 0x30
 8007484:	2300      	movs	r3, #0
 8007486:	637b      	str	r3, [r7, #52]	@ 0x34
 8007488:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800748c:	460b      	mov	r3, r1
 800748e:	4313      	orrs	r3, r2
 8007490:	d00a      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007492:	4b6c      	ldr	r3, [pc, #432]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007496:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800749a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a2:	4a68      	ldr	r2, [pc, #416]	@ (8007644 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80074a4:	430b      	orrs	r3, r1
 80074a6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80074a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b0:	2100      	movs	r1, #0
 80074b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80074be:	460b      	mov	r3, r1
 80074c0:	4313      	orrs	r3, r2
 80074c2:	d011      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c8:	3308      	adds	r3, #8
 80074ca:	2100      	movs	r1, #0
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 fb79 	bl	8007bc4 <RCCEx_PLL2_Config>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80074d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d003      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80074e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f0:	2100      	movs	r1, #0
 80074f2:	6239      	str	r1, [r7, #32]
 80074f4:	f003 0302 	and.w	r3, r3, #2
 80074f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80074fa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80074fe:	460b      	mov	r3, r1
 8007500:	4313      	orrs	r3, r2
 8007502:	d011      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007508:	3308      	adds	r3, #8
 800750a:	2101      	movs	r1, #1
 800750c:	4618      	mov	r0, r3
 800750e:	f000 fb59 	bl	8007bc4 <RCCEx_PLL2_Config>
 8007512:	4603      	mov	r3, r0
 8007514:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007518:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800751c:	2b00      	cmp	r3, #0
 800751e:	d003      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007520:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007524:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007530:	2100      	movs	r1, #0
 8007532:	61b9      	str	r1, [r7, #24]
 8007534:	f003 0304 	and.w	r3, r3, #4
 8007538:	61fb      	str	r3, [r7, #28]
 800753a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800753e:	460b      	mov	r3, r1
 8007540:	4313      	orrs	r3, r2
 8007542:	d011      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007548:	3308      	adds	r3, #8
 800754a:	2102      	movs	r1, #2
 800754c:	4618      	mov	r0, r3
 800754e:	f000 fb39 	bl	8007bc4 <RCCEx_PLL2_Config>
 8007552:	4603      	mov	r3, r0
 8007554:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007558:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800755c:	2b00      	cmp	r3, #0
 800755e:	d003      	beq.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007560:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007564:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007568:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007570:	2100      	movs	r1, #0
 8007572:	6139      	str	r1, [r7, #16]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	617b      	str	r3, [r7, #20]
 800757a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800757e:	460b      	mov	r3, r1
 8007580:	4313      	orrs	r3, r2
 8007582:	d011      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007584:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007588:	3328      	adds	r3, #40	@ 0x28
 800758a:	2100      	movs	r1, #0
 800758c:	4618      	mov	r0, r3
 800758e:	f000 fbcb 	bl	8007d28 <RCCEx_PLL3_Config>
 8007592:	4603      	mov	r3, r0
 8007594:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007598:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800759c:	2b00      	cmp	r3, #0
 800759e:	d003      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80075a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	2100      	movs	r1, #0
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	f003 0310 	and.w	r3, r3, #16
 80075b8:	60fb      	str	r3, [r7, #12]
 80075ba:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80075be:	460b      	mov	r3, r1
 80075c0:	4313      	orrs	r3, r2
 80075c2:	d011      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c8:	3328      	adds	r3, #40	@ 0x28
 80075ca:	2101      	movs	r1, #1
 80075cc:	4618      	mov	r0, r3
 80075ce:	f000 fbab 	bl	8007d28 <RCCEx_PLL3_Config>
 80075d2:	4603      	mov	r3, r0
 80075d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80075d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80075e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f0:	2100      	movs	r1, #0
 80075f2:	6039      	str	r1, [r7, #0]
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	607b      	str	r3, [r7, #4]
 80075fa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80075fe:	460b      	mov	r3, r1
 8007600:	4313      	orrs	r3, r2
 8007602:	d011      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007608:	3328      	adds	r3, #40	@ 0x28
 800760a:	2102      	movs	r1, #2
 800760c:	4618      	mov	r0, r3
 800760e:	f000 fb8b 	bl	8007d28 <RCCEx_PLL3_Config>
 8007612:	4603      	mov	r3, r0
 8007614:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007618:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800761c:	2b00      	cmp	r3, #0
 800761e:	d003      	beq.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007620:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007624:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007628:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	e000      	b.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007634:	2301      	movs	r3, #1
}
 8007636:	4618      	mov	r0, r3
 8007638:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800763c:	46bd      	mov	sp, r7
 800763e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007642:	bf00      	nop
 8007644:	58024400 	.word	0x58024400

08007648 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800764c:	f7fe fdbe 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8007650:	4602      	mov	r2, r0
 8007652:	4b06      	ldr	r3, [pc, #24]	@ (800766c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	091b      	lsrs	r3, r3, #4
 8007658:	f003 0307 	and.w	r3, r3, #7
 800765c:	4904      	ldr	r1, [pc, #16]	@ (8007670 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800765e:	5ccb      	ldrb	r3, [r1, r3]
 8007660:	f003 031f 	and.w	r3, r3, #31
 8007664:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007668:	4618      	mov	r0, r3
 800766a:	bd80      	pop	{r7, pc}
 800766c:	58024400 	.word	0x58024400
 8007670:	0800c05c 	.word	0x0800c05c

08007674 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007674:	b480      	push	{r7}
 8007676:	b089      	sub	sp, #36	@ 0x24
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800767c:	4ba1      	ldr	r3, [pc, #644]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800767e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007680:	f003 0303 	and.w	r3, r3, #3
 8007684:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007686:	4b9f      	ldr	r3, [pc, #636]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768a:	0b1b      	lsrs	r3, r3, #12
 800768c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007690:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007692:	4b9c      	ldr	r3, [pc, #624]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007696:	091b      	lsrs	r3, r3, #4
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800769e:	4b99      	ldr	r3, [pc, #612]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a2:	08db      	lsrs	r3, r3, #3
 80076a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80076a8:	693a      	ldr	r2, [r7, #16]
 80076aa:	fb02 f303 	mul.w	r3, r2, r3
 80076ae:	ee07 3a90 	vmov	s15, r3
 80076b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 8111 	beq.w	80078e4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	2b02      	cmp	r3, #2
 80076c6:	f000 8083 	beq.w	80077d0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	f200 80a1 	bhi.w	8007814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d003      	beq.n	80076e0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d056      	beq.n	800778c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80076de:	e099      	b.n	8007814 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80076e0:	4b88      	ldr	r3, [pc, #544]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 0320 	and.w	r3, r3, #32
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d02d      	beq.n	8007748 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80076ec:	4b85      	ldr	r3, [pc, #532]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	08db      	lsrs	r3, r3, #3
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	4a84      	ldr	r2, [pc, #528]	@ (8007908 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80076f8:	fa22 f303 	lsr.w	r3, r2, r3
 80076fc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	ee07 3a90 	vmov	s15, r3
 8007704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	ee07 3a90 	vmov	s15, r3
 800770e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007716:	4b7b      	ldr	r3, [pc, #492]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800771a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800771e:	ee07 3a90 	vmov	s15, r3
 8007722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007726:	ed97 6a03 	vldr	s12, [r7, #12]
 800772a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800790c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800772e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800773a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800773e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007742:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007746:	e087      	b.n	8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	ee07 3a90 	vmov	s15, r3
 800774e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007752:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007910 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800775a:	4b6a      	ldr	r3, [pc, #424]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800775c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800775e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007762:	ee07 3a90 	vmov	s15, r3
 8007766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800776a:	ed97 6a03 	vldr	s12, [r7, #12]
 800776e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800790c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800777a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800777e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800778a:	e065      	b.n	8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	ee07 3a90 	vmov	s15, r3
 8007792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007796:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800779a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800779e:	4b59      	ldr	r3, [pc, #356]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077a6:	ee07 3a90 	vmov	s15, r3
 80077aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80077b2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800790c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077ce:	e043      	b.n	8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077da:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007918 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80077de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077e2:	4b48      	ldr	r3, [pc, #288]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077ea:	ee07 3a90 	vmov	s15, r3
 80077ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80077f6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800790c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800780a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007812:	e021      	b.n	8007858 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	ee07 3a90 	vmov	s15, r3
 800781a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007914 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007826:	4b37      	ldr	r3, [pc, #220]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800782a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782e:	ee07 3a90 	vmov	s15, r3
 8007832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007836:	ed97 6a03 	vldr	s12, [r7, #12]
 800783a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800790c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800783e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800784a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800784e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007856:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007858:	4b2a      	ldr	r3, [pc, #168]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800785a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800785c:	0a5b      	lsrs	r3, r3, #9
 800785e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007862:	ee07 3a90 	vmov	s15, r3
 8007866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800786a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800786e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007872:	edd7 6a07 	vldr	s13, [r7, #28]
 8007876:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800787a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800787e:	ee17 2a90 	vmov	r2, s15
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007886:	4b1f      	ldr	r3, [pc, #124]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	0c1b      	lsrs	r3, r3, #16
 800788c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007890:	ee07 3a90 	vmov	s15, r3
 8007894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007898:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800789c:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80078a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078ac:	ee17 2a90 	vmov	r2, s15
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80078b4:	4b13      	ldr	r3, [pc, #76]	@ (8007904 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078b8:	0e1b      	lsrs	r3, r3, #24
 80078ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078be:	ee07 3a90 	vmov	s15, r3
 80078c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80078d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078da:	ee17 2a90 	vmov	r2, s15
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80078e2:	e008      	b.n	80078f6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2200      	movs	r2, #0
 80078e8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	609a      	str	r2, [r3, #8]
}
 80078f6:	bf00      	nop
 80078f8:	3724      	adds	r7, #36	@ 0x24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	58024400 	.word	0x58024400
 8007908:	03d09000 	.word	0x03d09000
 800790c:	46000000 	.word	0x46000000
 8007910:	4c742400 	.word	0x4c742400
 8007914:	4a742400 	.word	0x4a742400
 8007918:	4af42400 	.word	0x4af42400

0800791c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800791c:	b480      	push	{r7}
 800791e:	b089      	sub	sp, #36	@ 0x24
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007924:	4ba1      	ldr	r3, [pc, #644]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007928:	f003 0303 	and.w	r3, r3, #3
 800792c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800792e:	4b9f      	ldr	r3, [pc, #636]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007932:	0d1b      	lsrs	r3, r3, #20
 8007934:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007938:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800793a:	4b9c      	ldr	r3, [pc, #624]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800793c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793e:	0a1b      	lsrs	r3, r3, #8
 8007940:	f003 0301 	and.w	r3, r3, #1
 8007944:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007946:	4b99      	ldr	r3, [pc, #612]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800794a:	08db      	lsrs	r3, r3, #3
 800794c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007950:	693a      	ldr	r2, [r7, #16]
 8007952:	fb02 f303 	mul.w	r3, r2, r3
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800795e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2b00      	cmp	r3, #0
 8007966:	f000 8111 	beq.w	8007b8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	2b02      	cmp	r3, #2
 800796e:	f000 8083 	beq.w	8007a78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	2b02      	cmp	r3, #2
 8007976:	f200 80a1 	bhi.w	8007abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d003      	beq.n	8007988 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007980:	69bb      	ldr	r3, [r7, #24]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d056      	beq.n	8007a34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007986:	e099      	b.n	8007abc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007988:	4b88      	ldr	r3, [pc, #544]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b00      	cmp	r3, #0
 8007992:	d02d      	beq.n	80079f0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007994:	4b85      	ldr	r3, [pc, #532]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	08db      	lsrs	r3, r3, #3
 800799a:	f003 0303 	and.w	r3, r3, #3
 800799e:	4a84      	ldr	r2, [pc, #528]	@ (8007bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80079a0:	fa22 f303 	lsr.w	r3, r2, r3
 80079a4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	ee07 3a90 	vmov	s15, r3
 80079ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	ee07 3a90 	vmov	s15, r3
 80079b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079be:	4b7b      	ldr	r3, [pc, #492]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079c6:	ee07 3a90 	vmov	s15, r3
 80079ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80079d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80079ee:	e087      	b.n	8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	ee07 3a90 	vmov	s15, r3
 80079f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80079fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a02:	4b6a      	ldr	r3, [pc, #424]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a0a:	ee07 3a90 	vmov	s15, r3
 8007a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a32:	e065      	b.n	8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	ee07 3a90 	vmov	s15, r3
 8007a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a46:	4b59      	ldr	r3, [pc, #356]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a4e:	ee07 3a90 	vmov	s15, r3
 8007a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a76:	e043      	b.n	8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	ee07 3a90 	vmov	s15, r3
 8007a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007bc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a8a:	4b48      	ldr	r3, [pc, #288]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a92:	ee07 3a90 	vmov	s15, r3
 8007a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007aba:	e021      	b.n	8007b00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	ee07 3a90 	vmov	s15, r3
 8007ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ac6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007bbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ace:	4b37      	ldr	r3, [pc, #220]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ad6:	ee07 3a90 	vmov	s15, r3
 8007ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ae2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007afe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007b00:	4b2a      	ldr	r3, [pc, #168]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b04:	0a5b      	lsrs	r3, r3, #9
 8007b06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b0a:	ee07 3a90 	vmov	s15, r3
 8007b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b26:	ee17 2a90 	vmov	r2, s15
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b32:	0c1b      	lsrs	r3, r3, #16
 8007b34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b38:	ee07 3a90 	vmov	s15, r3
 8007b3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b48:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b54:	ee17 2a90 	vmov	r2, s15
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007b5c:	4b13      	ldr	r3, [pc, #76]	@ (8007bac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b60:	0e1b      	lsrs	r3, r3, #24
 8007b62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b66:	ee07 3a90 	vmov	s15, r3
 8007b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b76:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b82:	ee17 2a90 	vmov	r2, s15
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007b8a:	e008      	b.n	8007b9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	609a      	str	r2, [r3, #8]
}
 8007b9e:	bf00      	nop
 8007ba0:	3724      	adds	r7, #36	@ 0x24
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	58024400 	.word	0x58024400
 8007bb0:	03d09000 	.word	0x03d09000
 8007bb4:	46000000 	.word	0x46000000
 8007bb8:	4c742400 	.word	0x4c742400
 8007bbc:	4a742400 	.word	0x4a742400
 8007bc0:	4af42400 	.word	0x4af42400

08007bc4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007bd2:	4b53      	ldr	r3, [pc, #332]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bd6:	f003 0303 	and.w	r3, r3, #3
 8007bda:	2b03      	cmp	r3, #3
 8007bdc:	d101      	bne.n	8007be2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e099      	b.n	8007d16 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007be2:	4b4f      	ldr	r3, [pc, #316]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a4e      	ldr	r2, [pc, #312]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007be8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007bec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bee:	f7fa f859 	bl	8001ca4 <HAL_GetTick>
 8007bf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007bf4:	e008      	b.n	8007c08 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007bf6:	f7fa f855 	bl	8001ca4 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d901      	bls.n	8007c08 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e086      	b.n	8007d16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007c08:	4b45      	ldr	r3, [pc, #276]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1f0      	bne.n	8007bf6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007c14:	4b42      	ldr	r3, [pc, #264]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c18:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	031b      	lsls	r3, r3, #12
 8007c22:	493f      	ldr	r1, [pc, #252]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	628b      	str	r3, [r1, #40]	@ 0x28
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	3b01      	subs	r3, #1
 8007c2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	025b      	lsls	r3, r3, #9
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	431a      	orrs	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	3b01      	subs	r3, #1
 8007c44:	041b      	lsls	r3, r3, #16
 8007c46:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007c4a:	431a      	orrs	r2, r3
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	691b      	ldr	r3, [r3, #16]
 8007c50:	3b01      	subs	r3, #1
 8007c52:	061b      	lsls	r3, r3, #24
 8007c54:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007c58:	4931      	ldr	r1, [pc, #196]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007c5e:	4b30      	ldr	r3, [pc, #192]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	492d      	ldr	r1, [pc, #180]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007c70:	4b2b      	ldr	r3, [pc, #172]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c74:	f023 0220 	bic.w	r2, r3, #32
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	699b      	ldr	r3, [r3, #24]
 8007c7c:	4928      	ldr	r1, [pc, #160]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007c82:	4b27      	ldr	r3, [pc, #156]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c86:	4a26      	ldr	r2, [pc, #152]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c88:	f023 0310 	bic.w	r3, r3, #16
 8007c8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007c8e:	4b24      	ldr	r3, [pc, #144]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c92:	4b24      	ldr	r3, [pc, #144]	@ (8007d24 <RCCEx_PLL2_Config+0x160>)
 8007c94:	4013      	ands	r3, r2
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	69d2      	ldr	r2, [r2, #28]
 8007c9a:	00d2      	lsls	r2, r2, #3
 8007c9c:	4920      	ldr	r1, [pc, #128]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007ca8:	f043 0310 	orr.w	r3, r3, #16
 8007cac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d106      	bne.n	8007cc2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb8:	4a19      	ldr	r2, [pc, #100]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007cc0:	e00f      	b.n	8007ce2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d106      	bne.n	8007cd6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007cc8:	4b15      	ldr	r3, [pc, #84]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ccc:	4a14      	ldr	r2, [pc, #80]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007cd4:	e005      	b.n	8007ce2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007cd6:	4b12      	ldr	r3, [pc, #72]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cda:	4a11      	ldr	r2, [pc, #68]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007cdc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a0e      	ldr	r2, [pc, #56]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007ce8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007cec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cee:	f7f9 ffd9 	bl	8001ca4 <HAL_GetTick>
 8007cf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007cf4:	e008      	b.n	8007d08 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007cf6:	f7f9 ffd5 	bl	8001ca4 <HAL_GetTick>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	d901      	bls.n	8007d08 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007d04:	2303      	movs	r3, #3
 8007d06:	e006      	b.n	8007d16 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007d08:	4b05      	ldr	r3, [pc, #20]	@ (8007d20 <RCCEx_PLL2_Config+0x15c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d0f0      	beq.n	8007cf6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	58024400 	.word	0x58024400
 8007d24:	ffff0007 	.word	0xffff0007

08007d28 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d32:	2300      	movs	r3, #0
 8007d34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007d36:	4b53      	ldr	r3, [pc, #332]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3a:	f003 0303 	and.w	r3, r3, #3
 8007d3e:	2b03      	cmp	r3, #3
 8007d40:	d101      	bne.n	8007d46 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e099      	b.n	8007e7a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007d46:	4b4f      	ldr	r3, [pc, #316]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a4e      	ldr	r2, [pc, #312]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d52:	f7f9 ffa7 	bl	8001ca4 <HAL_GetTick>
 8007d56:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d58:	e008      	b.n	8007d6c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007d5a:	f7f9 ffa3 	bl	8001ca4 <HAL_GetTick>
 8007d5e:	4602      	mov	r2, r0
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	1ad3      	subs	r3, r2, r3
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d901      	bls.n	8007d6c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007d68:	2303      	movs	r3, #3
 8007d6a:	e086      	b.n	8007e7a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d6c:	4b45      	ldr	r3, [pc, #276]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1f0      	bne.n	8007d5a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007d78:	4b42      	ldr	r3, [pc, #264]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d7c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	051b      	lsls	r3, r3, #20
 8007d86:	493f      	ldr	r1, [pc, #252]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	3b01      	subs	r3, #1
 8007d92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	025b      	lsls	r3, r3, #9
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	431a      	orrs	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	3b01      	subs	r3, #1
 8007da8:	041b      	lsls	r3, r3, #16
 8007daa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007dae:	431a      	orrs	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	691b      	ldr	r3, [r3, #16]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	061b      	lsls	r3, r3, #24
 8007db8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007dbc:	4931      	ldr	r1, [pc, #196]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007dc2:	4b30      	ldr	r3, [pc, #192]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	492d      	ldr	r1, [pc, #180]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007dd4:	4b2b      	ldr	r3, [pc, #172]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	4928      	ldr	r1, [pc, #160]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007de2:	4313      	orrs	r3, r2
 8007de4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007de6:	4b27      	ldr	r3, [pc, #156]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dea:	4a26      	ldr	r2, [pc, #152]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007df0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007df2:	4b24      	ldr	r3, [pc, #144]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007df6:	4b24      	ldr	r3, [pc, #144]	@ (8007e88 <RCCEx_PLL3_Config+0x160>)
 8007df8:	4013      	ands	r3, r2
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	69d2      	ldr	r2, [r2, #28]
 8007dfe:	00d2      	lsls	r2, r2, #3
 8007e00:	4920      	ldr	r1, [pc, #128]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e02:	4313      	orrs	r3, r2
 8007e04:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007e06:	4b1f      	ldr	r3, [pc, #124]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d106      	bne.n	8007e26 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007e18:	4b1a      	ldr	r3, [pc, #104]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1c:	4a19      	ldr	r2, [pc, #100]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007e22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e24:	e00f      	b.n	8007e46 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d106      	bne.n	8007e3a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007e2c:	4b15      	ldr	r3, [pc, #84]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e30:	4a14      	ldr	r2, [pc, #80]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e32:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007e36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007e38:	e005      	b.n	8007e46 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007e3a:	4b12      	ldr	r3, [pc, #72]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e3e:	4a11      	ldr	r2, [pc, #68]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e44:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007e46:	4b0f      	ldr	r3, [pc, #60]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a0e      	ldr	r2, [pc, #56]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e52:	f7f9 ff27 	bl	8001ca4 <HAL_GetTick>
 8007e56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e58:	e008      	b.n	8007e6c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007e5a:	f7f9 ff23 	bl	8001ca4 <HAL_GetTick>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d901      	bls.n	8007e6c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e006      	b.n	8007e7a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e6c:	4b05      	ldr	r3, [pc, #20]	@ (8007e84 <RCCEx_PLL3_Config+0x15c>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0f0      	beq.n	8007e5a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	58024400 	.word	0x58024400
 8007e88:	ffff0007 	.word	0xffff0007

08007e8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e049      	b.n	8007f32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d106      	bne.n	8007eb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f841 	bl	8007f3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4610      	mov	r0, r2
 8007ecc:	f000 f9f6 	bl	80082bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2201      	movs	r2, #1
 8007f04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f30:	2300      	movs	r3, #0
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007f42:	bf00      	nop
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
	...

08007f50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d001      	beq.n	8007f68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e05e      	b.n	8008026 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68da      	ldr	r2, [r3, #12]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f042 0201 	orr.w	r2, r2, #1
 8007f7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a2b      	ldr	r2, [pc, #172]	@ (8008034 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d02c      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f92:	d027      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a27      	ldr	r2, [pc, #156]	@ (8008038 <HAL_TIM_Base_Start_IT+0xe8>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d022      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a26      	ldr	r2, [pc, #152]	@ (800803c <HAL_TIM_Base_Start_IT+0xec>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d01d      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a24      	ldr	r2, [pc, #144]	@ (8008040 <HAL_TIM_Base_Start_IT+0xf0>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d018      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a23      	ldr	r2, [pc, #140]	@ (8008044 <HAL_TIM_Base_Start_IT+0xf4>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d013      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a21      	ldr	r2, [pc, #132]	@ (8008048 <HAL_TIM_Base_Start_IT+0xf8>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00e      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a20      	ldr	r2, [pc, #128]	@ (800804c <HAL_TIM_Base_Start_IT+0xfc>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d009      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a1e      	ldr	r2, [pc, #120]	@ (8008050 <HAL_TIM_Base_Start_IT+0x100>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d004      	beq.n	8007fe4 <HAL_TIM_Base_Start_IT+0x94>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a1d      	ldr	r2, [pc, #116]	@ (8008054 <HAL_TIM_Base_Start_IT+0x104>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d115      	bne.n	8008010 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	689a      	ldr	r2, [r3, #8]
 8007fea:	4b1b      	ldr	r3, [pc, #108]	@ (8008058 <HAL_TIM_Base_Start_IT+0x108>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2b06      	cmp	r3, #6
 8007ff4:	d015      	beq.n	8008022 <HAL_TIM_Base_Start_IT+0xd2>
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ffc:	d011      	beq.n	8008022 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f042 0201 	orr.w	r2, r2, #1
 800800c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800800e:	e008      	b.n	8008022 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0201 	orr.w	r2, r2, #1
 800801e:	601a      	str	r2, [r3, #0]
 8008020:	e000      	b.n	8008024 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008022:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008024:	2300      	movs	r3, #0
}
 8008026:	4618      	mov	r0, r3
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	40010000 	.word	0x40010000
 8008038:	40000400 	.word	0x40000400
 800803c:	40000800 	.word	0x40000800
 8008040:	40000c00 	.word	0x40000c00
 8008044:	40010400 	.word	0x40010400
 8008048:	40001800 	.word	0x40001800
 800804c:	40014000 	.word	0x40014000
 8008050:	4000e000 	.word	0x4000e000
 8008054:	4000e400 	.word	0x4000e400
 8008058:	00010007 	.word	0x00010007

0800805c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	d020      	beq.n	80080c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f003 0302 	and.w	r3, r3, #2
 8008084:	2b00      	cmp	r3, #0
 8008086:	d01b      	beq.n	80080c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f06f 0202 	mvn.w	r2, #2
 8008090:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2201      	movs	r2, #1
 8008096:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	699b      	ldr	r3, [r3, #24]
 800809e:	f003 0303 	and.w	r3, r3, #3
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d003      	beq.n	80080ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f8e9 	bl	800827e <HAL_TIM_IC_CaptureCallback>
 80080ac:	e005      	b.n	80080ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 f8db 	bl	800826a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f8ec 	bl	8008292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	f003 0304 	and.w	r3, r3, #4
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d020      	beq.n	800810c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f003 0304 	and.w	r3, r3, #4
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d01b      	beq.n	800810c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f06f 0204 	mvn.w	r2, #4
 80080dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2202      	movs	r2, #2
 80080e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d003      	beq.n	80080fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 f8c3 	bl	800827e <HAL_TIM_IC_CaptureCallback>
 80080f8:	e005      	b.n	8008106 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 f8b5 	bl	800826a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f8c6 	bl	8008292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	f003 0308 	and.w	r3, r3, #8
 8008112:	2b00      	cmp	r3, #0
 8008114:	d020      	beq.n	8008158 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f003 0308 	and.w	r3, r3, #8
 800811c:	2b00      	cmp	r3, #0
 800811e:	d01b      	beq.n	8008158 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f06f 0208 	mvn.w	r2, #8
 8008128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2204      	movs	r2, #4
 800812e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f003 0303 	and.w	r3, r3, #3
 800813a:	2b00      	cmp	r3, #0
 800813c:	d003      	beq.n	8008146 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f89d 	bl	800827e <HAL_TIM_IC_CaptureCallback>
 8008144:	e005      	b.n	8008152 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 f88f 	bl	800826a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f8a0 	bl	8008292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	f003 0310 	and.w	r3, r3, #16
 800815e:	2b00      	cmp	r3, #0
 8008160:	d020      	beq.n	80081a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f003 0310 	and.w	r3, r3, #16
 8008168:	2b00      	cmp	r3, #0
 800816a:	d01b      	beq.n	80081a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0210 	mvn.w	r2, #16
 8008174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2208      	movs	r2, #8
 800817a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 f877 	bl	800827e <HAL_TIM_IC_CaptureCallback>
 8008190:	e005      	b.n	800819e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f869 	bl	800826a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 f87a 	bl	8008292 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00c      	beq.n	80081c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d007      	beq.n	80081c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f06f 0201 	mvn.w	r2, #1
 80081c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f7f9 f898 	bl	80012f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d104      	bne.n	80081dc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00c      	beq.n	80081f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d007      	beq.n	80081f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80081ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 f91f 	bl	8008434 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00c      	beq.n	800821a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008206:	2b00      	cmp	r3, #0
 8008208:	d007      	beq.n	800821a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f917 	bl	8008448 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008220:	2b00      	cmp	r3, #0
 8008222:	d00c      	beq.n	800823e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800822a:	2b00      	cmp	r3, #0
 800822c:	d007      	beq.n	800823e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 f834 	bl	80082a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	f003 0320 	and.w	r3, r3, #32
 8008244:	2b00      	cmp	r3, #0
 8008246:	d00c      	beq.n	8008262 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b00      	cmp	r3, #0
 8008250:	d007      	beq.n	8008262 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f06f 0220 	mvn.w	r2, #32
 800825a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f8df 	bl	8008420 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008262:	bf00      	nop
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800826a:	b480      	push	{r7}
 800826c:	b083      	sub	sp, #12
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008272:	bf00      	nop
 8008274:	370c      	adds	r7, #12
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800827e:	b480      	push	{r7}
 8008280:	b083      	sub	sp, #12
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008286:	bf00      	nop
 8008288:	370c      	adds	r7, #12
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr

08008292 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b083      	sub	sp, #12
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082ae:	bf00      	nop
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
	...

080082bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a4a      	ldr	r2, [pc, #296]	@ (80083f8 <TIM_Base_SetConfig+0x13c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d013      	beq.n	80082fc <TIM_Base_SetConfig+0x40>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082da:	d00f      	beq.n	80082fc <TIM_Base_SetConfig+0x40>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a47      	ldr	r2, [pc, #284]	@ (80083fc <TIM_Base_SetConfig+0x140>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d00b      	beq.n	80082fc <TIM_Base_SetConfig+0x40>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	4a46      	ldr	r2, [pc, #280]	@ (8008400 <TIM_Base_SetConfig+0x144>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d007      	beq.n	80082fc <TIM_Base_SetConfig+0x40>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	4a45      	ldr	r2, [pc, #276]	@ (8008404 <TIM_Base_SetConfig+0x148>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d003      	beq.n	80082fc <TIM_Base_SetConfig+0x40>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	4a44      	ldr	r2, [pc, #272]	@ (8008408 <TIM_Base_SetConfig+0x14c>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d108      	bne.n	800830e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	4313      	orrs	r3, r2
 800830c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	4a39      	ldr	r2, [pc, #228]	@ (80083f8 <TIM_Base_SetConfig+0x13c>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d027      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800831c:	d023      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a36      	ldr	r2, [pc, #216]	@ (80083fc <TIM_Base_SetConfig+0x140>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d01f      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a35      	ldr	r2, [pc, #212]	@ (8008400 <TIM_Base_SetConfig+0x144>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d01b      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a34      	ldr	r2, [pc, #208]	@ (8008404 <TIM_Base_SetConfig+0x148>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d017      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a33      	ldr	r2, [pc, #204]	@ (8008408 <TIM_Base_SetConfig+0x14c>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d013      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a32      	ldr	r2, [pc, #200]	@ (800840c <TIM_Base_SetConfig+0x150>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00f      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a31      	ldr	r2, [pc, #196]	@ (8008410 <TIM_Base_SetConfig+0x154>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d00b      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a30      	ldr	r2, [pc, #192]	@ (8008414 <TIM_Base_SetConfig+0x158>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d007      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a2f      	ldr	r2, [pc, #188]	@ (8008418 <TIM_Base_SetConfig+0x15c>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d003      	beq.n	8008366 <TIM_Base_SetConfig+0xaa>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a2e      	ldr	r2, [pc, #184]	@ (800841c <TIM_Base_SetConfig+0x160>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d108      	bne.n	8008378 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800836c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	4313      	orrs	r3, r2
 8008376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	695b      	ldr	r3, [r3, #20]
 8008382:	4313      	orrs	r3, r2
 8008384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	689a      	ldr	r2, [r3, #8]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a16      	ldr	r2, [pc, #88]	@ (80083f8 <TIM_Base_SetConfig+0x13c>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d00f      	beq.n	80083c4 <TIM_Base_SetConfig+0x108>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a18      	ldr	r2, [pc, #96]	@ (8008408 <TIM_Base_SetConfig+0x14c>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d00b      	beq.n	80083c4 <TIM_Base_SetConfig+0x108>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a17      	ldr	r2, [pc, #92]	@ (800840c <TIM_Base_SetConfig+0x150>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d007      	beq.n	80083c4 <TIM_Base_SetConfig+0x108>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4a16      	ldr	r2, [pc, #88]	@ (8008410 <TIM_Base_SetConfig+0x154>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d003      	beq.n	80083c4 <TIM_Base_SetConfig+0x108>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a15      	ldr	r2, [pc, #84]	@ (8008414 <TIM_Base_SetConfig+0x158>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d103      	bne.n	80083cc <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	691a      	ldr	r2, [r3, #16]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	691b      	ldr	r3, [r3, #16]
 80083d6:	f003 0301 	and.w	r3, r3, #1
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d105      	bne.n	80083ea <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	f023 0201 	bic.w	r2, r3, #1
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	611a      	str	r2, [r3, #16]
  }
}
 80083ea:	bf00      	nop
 80083ec:	3714      	adds	r7, #20
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	40010000 	.word	0x40010000
 80083fc:	40000400 	.word	0x40000400
 8008400:	40000800 	.word	0x40000800
 8008404:	40000c00 	.word	0x40000c00
 8008408:	40010400 	.word	0x40010400
 800840c:	40014000 	.word	0x40014000
 8008410:	40014400 	.word	0x40014400
 8008414:	40014800 	.word	0x40014800
 8008418:	4000e000 	.word	0x4000e000
 800841c:	4000e400 	.word	0x4000e400

08008420 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008428:	bf00      	nop
 800842a:	370c      	adds	r7, #12
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800843c:	bf00      	nop
 800843e:	370c      	adds	r7, #12
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d101      	bne.n	800846e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e042      	b.n	80084f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008474:	2b00      	cmp	r3, #0
 8008476:	d106      	bne.n	8008486 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7f9 fa29 	bl	80018d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2224      	movs	r2, #36	@ 0x24
 800848a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0201 	bic.w	r2, r2, #1
 800849c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d002      	beq.n	80084ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f001 fafc 	bl	8009aa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 fc8d 	bl	8008dcc <UART_SetConfig>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d101      	bne.n	80084bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e01b      	b.n	80084f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	685a      	ldr	r2, [r3, #4]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f042 0201 	orr.w	r2, r2, #1
 80084ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f001 fb7b 	bl	8009be8 <UART_CheckIdleState>
 80084f2:	4603      	mov	r3, r0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3708      	adds	r7, #8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b08a      	sub	sp, #40	@ 0x28
 8008500:	af02      	add	r7, sp, #8
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	603b      	str	r3, [r7, #0]
 8008508:	4613      	mov	r3, r2
 800850a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008512:	2b20      	cmp	r3, #32
 8008514:	d17b      	bne.n	800860e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d002      	beq.n	8008522 <HAL_UART_Transmit+0x26>
 800851c:	88fb      	ldrh	r3, [r7, #6]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e074      	b.n	8008610 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2221      	movs	r2, #33	@ 0x21
 8008532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008536:	f7f9 fbb5 	bl	8001ca4 <HAL_GetTick>
 800853a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	88fa      	ldrh	r2, [r7, #6]
 8008540:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	88fa      	ldrh	r2, [r7, #6]
 8008548:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008554:	d108      	bne.n	8008568 <HAL_UART_Transmit+0x6c>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d104      	bne.n	8008568 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800855e:	2300      	movs	r3, #0
 8008560:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008562:	68bb      	ldr	r3, [r7, #8]
 8008564:	61bb      	str	r3, [r7, #24]
 8008566:	e003      	b.n	8008570 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800856c:	2300      	movs	r3, #0
 800856e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008570:	e030      	b.n	80085d4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2200      	movs	r2, #0
 800857a:	2180      	movs	r1, #128	@ 0x80
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f001 fbdd 	bl	8009d3c <UART_WaitOnFlagUntilTimeout>
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d005      	beq.n	8008594 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2220      	movs	r2, #32
 800858c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e03d      	b.n	8008610 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d10b      	bne.n	80085b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	881b      	ldrh	r3, [r3, #0]
 800859e:	461a      	mov	r2, r3
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	3302      	adds	r3, #2
 80085ae:	61bb      	str	r3, [r7, #24]
 80085b0:	e007      	b.n	80085c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	781a      	ldrb	r2, [r3, #0]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	3301      	adds	r3, #1
 80085c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	3b01      	subs	r3, #1
 80085cc:	b29a      	uxth	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80085da:	b29b      	uxth	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1c8      	bne.n	8008572 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2200      	movs	r2, #0
 80085e8:	2140      	movs	r1, #64	@ 0x40
 80085ea:	68f8      	ldr	r0, [r7, #12]
 80085ec:	f001 fba6 	bl	8009d3c <UART_WaitOnFlagUntilTimeout>
 80085f0:	4603      	mov	r3, r0
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d005      	beq.n	8008602 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2220      	movs	r2, #32
 80085fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80085fe:	2303      	movs	r3, #3
 8008600:	e006      	b.n	8008610 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2220      	movs	r2, #32
 8008606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800860a:	2300      	movs	r3, #0
 800860c:	e000      	b.n	8008610 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800860e:	2302      	movs	r3, #2
  }
}
 8008610:	4618      	mov	r0, r3
 8008612:	3720      	adds	r7, #32
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b0ba      	sub	sp, #232	@ 0xe8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800863e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008642:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008646:	4013      	ands	r3, r2
 8008648:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800864c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008650:	2b00      	cmp	r3, #0
 8008652:	d11b      	bne.n	800868c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008658:	f003 0320 	and.w	r3, r3, #32
 800865c:	2b00      	cmp	r3, #0
 800865e:	d015      	beq.n	800868c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008664:	f003 0320 	and.w	r3, r3, #32
 8008668:	2b00      	cmp	r3, #0
 800866a:	d105      	bne.n	8008678 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800866c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008674:	2b00      	cmp	r3, #0
 8008676:	d009      	beq.n	800868c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800867c:	2b00      	cmp	r3, #0
 800867e:	f000 8377 	beq.w	8008d70 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	4798      	blx	r3
      }
      return;
 800868a:	e371      	b.n	8008d70 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800868c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008690:	2b00      	cmp	r3, #0
 8008692:	f000 8123 	beq.w	80088dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008696:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800869a:	4b8d      	ldr	r3, [pc, #564]	@ (80088d0 <HAL_UART_IRQHandler+0x2b8>)
 800869c:	4013      	ands	r3, r2
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d106      	bne.n	80086b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80086a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80086a6:	4b8b      	ldr	r3, [pc, #556]	@ (80088d4 <HAL_UART_IRQHandler+0x2bc>)
 80086a8:	4013      	ands	r3, r2
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 8116 	beq.w	80088dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80086b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b4:	f003 0301 	and.w	r3, r3, #1
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d011      	beq.n	80086e0 <HAL_UART_IRQHandler+0xc8>
 80086bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00b      	beq.n	80086e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2201      	movs	r2, #1
 80086ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086d6:	f043 0201 	orr.w	r2, r3, #1
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e4:	f003 0302 	and.w	r3, r3, #2
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d011      	beq.n	8008710 <HAL_UART_IRQHandler+0xf8>
 80086ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086f0:	f003 0301 	and.w	r3, r3, #1
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00b      	beq.n	8008710 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2202      	movs	r2, #2
 80086fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008706:	f043 0204 	orr.w	r2, r3, #4
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008714:	f003 0304 	and.w	r3, r3, #4
 8008718:	2b00      	cmp	r3, #0
 800871a:	d011      	beq.n	8008740 <HAL_UART_IRQHandler+0x128>
 800871c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008720:	f003 0301 	and.w	r3, r3, #1
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00b      	beq.n	8008740 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2204      	movs	r2, #4
 800872e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008736:	f043 0202 	orr.w	r2, r3, #2
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008744:	f003 0308 	and.w	r3, r3, #8
 8008748:	2b00      	cmp	r3, #0
 800874a:	d017      	beq.n	800877c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800874c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008750:	f003 0320 	and.w	r3, r3, #32
 8008754:	2b00      	cmp	r3, #0
 8008756:	d105      	bne.n	8008764 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008758:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800875c:	4b5c      	ldr	r3, [pc, #368]	@ (80088d0 <HAL_UART_IRQHandler+0x2b8>)
 800875e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008760:	2b00      	cmp	r3, #0
 8008762:	d00b      	beq.n	800877c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	2208      	movs	r2, #8
 800876a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008772:	f043 0208 	orr.w	r2, r3, #8
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800877c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008784:	2b00      	cmp	r3, #0
 8008786:	d012      	beq.n	80087ae <HAL_UART_IRQHandler+0x196>
 8008788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800878c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00c      	beq.n	80087ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800879c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a4:	f043 0220 	orr.w	r2, r3, #32
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f000 82dd 	beq.w	8008d74 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80087ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087be:	f003 0320 	and.w	r3, r3, #32
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d013      	beq.n	80087ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087ca:	f003 0320 	and.w	r3, r3, #32
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d105      	bne.n	80087de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d007      	beq.n	80087ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008802:	2b40      	cmp	r3, #64	@ 0x40
 8008804:	d005      	beq.n	8008812 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800880a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800880e:	2b00      	cmp	r3, #0
 8008810:	d054      	beq.n	80088bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f001 fb00 	bl	8009e18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008822:	2b40      	cmp	r3, #64	@ 0x40
 8008824:	d146      	bne.n	80088b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3308      	adds	r3, #8
 800882c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008830:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008834:	e853 3f00 	ldrex	r3, [r3]
 8008838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800883c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3308      	adds	r3, #8
 800884e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008852:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008856:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800885e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008862:	e841 2300 	strex	r3, r2, [r1]
 8008866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800886a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1d9      	bne.n	8008826 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008878:	2b00      	cmp	r3, #0
 800887a:	d017      	beq.n	80088ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008882:	4a15      	ldr	r2, [pc, #84]	@ (80088d8 <HAL_UART_IRQHandler+0x2c0>)
 8008884:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800888c:	4618      	mov	r0, r3
 800888e:	f7f9 fe27 	bl	80024e0 <HAL_DMA_Abort_IT>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d019      	beq.n	80088cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800889e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80088a6:	4610      	mov	r0, r2
 80088a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088aa:	e00f      	b.n	80088cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	f000 fa77 	bl	8008da0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088b2:	e00b      	b.n	80088cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 fa73 	bl	8008da0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ba:	e007      	b.n	80088cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fa6f 	bl	8008da0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80088ca:	e253      	b.n	8008d74 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	bf00      	nop
    return;
 80088ce:	e251      	b.n	8008d74 <HAL_UART_IRQHandler+0x75c>
 80088d0:	10000001 	.word	0x10000001
 80088d4:	04000120 	.word	0x04000120
 80088d8:	08009ee5 	.word	0x08009ee5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	f040 81e7 	bne.w	8008cb4 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ea:	f003 0310 	and.w	r3, r3, #16
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f000 81e0 	beq.w	8008cb4 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088f8:	f003 0310 	and.w	r3, r3, #16
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f000 81d9 	beq.w	8008cb4 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2210      	movs	r2, #16
 8008908:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	689b      	ldr	r3, [r3, #8]
 8008910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008914:	2b40      	cmp	r3, #64	@ 0x40
 8008916:	f040 8151 	bne.w	8008bbc <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a96      	ldr	r2, [pc, #600]	@ (8008b7c <HAL_UART_IRQHandler+0x564>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d068      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a93      	ldr	r2, [pc, #588]	@ (8008b80 <HAL_UART_IRQHandler+0x568>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d061      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a91      	ldr	r2, [pc, #580]	@ (8008b84 <HAL_UART_IRQHandler+0x56c>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d05a      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a8e      	ldr	r2, [pc, #568]	@ (8008b88 <HAL_UART_IRQHandler+0x570>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d053      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a8c      	ldr	r2, [pc, #560]	@ (8008b8c <HAL_UART_IRQHandler+0x574>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d04c      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a89      	ldr	r2, [pc, #548]	@ (8008b90 <HAL_UART_IRQHandler+0x578>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d045      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a87      	ldr	r2, [pc, #540]	@ (8008b94 <HAL_UART_IRQHandler+0x57c>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d03e      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a84      	ldr	r2, [pc, #528]	@ (8008b98 <HAL_UART_IRQHandler+0x580>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d037      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a82      	ldr	r2, [pc, #520]	@ (8008b9c <HAL_UART_IRQHandler+0x584>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d030      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4a7f      	ldr	r2, [pc, #508]	@ (8008ba0 <HAL_UART_IRQHandler+0x588>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d029      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a7d      	ldr	r2, [pc, #500]	@ (8008ba4 <HAL_UART_IRQHandler+0x58c>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d022      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a7a      	ldr	r2, [pc, #488]	@ (8008ba8 <HAL_UART_IRQHandler+0x590>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d01b      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a78      	ldr	r2, [pc, #480]	@ (8008bac <HAL_UART_IRQHandler+0x594>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d014      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a75      	ldr	r2, [pc, #468]	@ (8008bb0 <HAL_UART_IRQHandler+0x598>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d00d      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a73      	ldr	r2, [pc, #460]	@ (8008bb4 <HAL_UART_IRQHandler+0x59c>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d006      	beq.n	80089fa <HAL_UART_IRQHandler+0x3e2>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a70      	ldr	r2, [pc, #448]	@ (8008bb8 <HAL_UART_IRQHandler+0x5a0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d106      	bne.n	8008a08 <HAL_UART_IRQHandler+0x3f0>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	e005      	b.n	8008a14 <HAL_UART_IRQHandler+0x3fc>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a18:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f000 81ab 	beq.w	8008d78 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	f080 81a3 	bcs.w	8008d78 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a42:	69db      	ldr	r3, [r3, #28]
 8008a44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a48:	f000 8087 	beq.w	8008b5a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a58:	e853 3f00 	ldrex	r3, [r3]
 8008a5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	461a      	mov	r2, r3
 8008a72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1da      	bne.n	8008a4c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3308      	adds	r3, #8
 8008a9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008aa0:	e853 3f00 	ldrex	r3, [r3]
 8008aa4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008aa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008aa8:	f023 0301 	bic.w	r3, r3, #1
 8008aac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	3308      	adds	r3, #8
 8008ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008aba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ac2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ac6:	e841 2300 	strex	r3, r2, [r1]
 8008aca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008acc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1e1      	bne.n	8008a96 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	3308      	adds	r3, #8
 8008ad8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008adc:	e853 3f00 	ldrex	r3, [r3]
 8008ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ae4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3308      	adds	r3, #8
 8008af2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008af6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008af8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008afc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008afe:	e841 2300 	strex	r3, r2, [r1]
 8008b02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d1e3      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b20:	e853 3f00 	ldrex	r3, [r3]
 8008b24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b28:	f023 0310 	bic.w	r3, r3, #16
 8008b2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	461a      	mov	r2, r3
 8008b36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e4      	bne.n	8008b18 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b54:	4618      	mov	r0, r3
 8008b56:	f7f9 f9a5 	bl	8001ea4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2202      	movs	r2, #2
 8008b5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f91d 	bl	8008db4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b7a:	e0fd      	b.n	8008d78 <HAL_UART_IRQHandler+0x760>
 8008b7c:	40020010 	.word	0x40020010
 8008b80:	40020028 	.word	0x40020028
 8008b84:	40020040 	.word	0x40020040
 8008b88:	40020058 	.word	0x40020058
 8008b8c:	40020070 	.word	0x40020070
 8008b90:	40020088 	.word	0x40020088
 8008b94:	400200a0 	.word	0x400200a0
 8008b98:	400200b8 	.word	0x400200b8
 8008b9c:	40020410 	.word	0x40020410
 8008ba0:	40020428 	.word	0x40020428
 8008ba4:	40020440 	.word	0x40020440
 8008ba8:	40020458 	.word	0x40020458
 8008bac:	40020470 	.word	0x40020470
 8008bb0:	40020488 	.word	0x40020488
 8008bb4:	400204a0 	.word	0x400204a0
 8008bb8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f000 80cf 	beq.w	8008d7c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8008bde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 80ca 	beq.w	8008d7c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf0:	e853 3f00 	ldrex	r3, [r3]
 8008bf4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	461a      	mov	r2, r3
 8008c06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c0c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c12:	e841 2300 	strex	r3, r2, [r1]
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1e4      	bne.n	8008be8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3308      	adds	r3, #8
 8008c24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c28:	e853 3f00 	ldrex	r3, [r3]
 8008c2c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c2e:	6a3a      	ldr	r2, [r7, #32]
 8008c30:	4b55      	ldr	r3, [pc, #340]	@ (8008d88 <HAL_UART_IRQHandler+0x770>)
 8008c32:	4013      	ands	r3, r2
 8008c34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c42:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c4a:	e841 2300 	strex	r3, r2, [r1]
 8008c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1e3      	bne.n	8008c1e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2220      	movs	r2, #32
 8008c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	e853 3f00 	ldrex	r3, [r3]
 8008c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 0310 	bic.w	r3, r3, #16
 8008c7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	461a      	mov	r2, r3
 8008c88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c8c:	61fb      	str	r3, [r7, #28]
 8008c8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c90:	69b9      	ldr	r1, [r7, #24]
 8008c92:	69fa      	ldr	r2, [r7, #28]
 8008c94:	e841 2300 	strex	r3, r2, [r1]
 8008c98:	617b      	str	r3, [r7, #20]
   return(result);
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1e4      	bne.n	8008c6a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ca6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008caa:	4619      	mov	r1, r3
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f881 	bl	8008db4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008cb2:	e063      	b.n	8008d7c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00e      	beq.n	8008cde <HAL_UART_IRQHandler+0x6c6>
 8008cc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d008      	beq.n	8008cde <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008cd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f001 f945 	bl	8009f66 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008cdc:	e051      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d014      	beq.n	8008d14 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008cea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d105      	bne.n	8008d02 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008cf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d008      	beq.n	8008d14 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d03a      	beq.n	8008d80 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	4798      	blx	r3
    }
    return;
 8008d12:	e035      	b.n	8008d80 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d009      	beq.n	8008d34 <HAL_UART_IRQHandler+0x71c>
 8008d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f001 f8ef 	bl	8009f10 <UART_EndTransmit_IT>
    return;
 8008d32:	e026      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d009      	beq.n	8008d54 <HAL_UART_IRQHandler+0x73c>
 8008d40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d44:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d003      	beq.n	8008d54 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f001 f91e 	bl	8009f8e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d52:	e016      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d010      	beq.n	8008d82 <HAL_UART_IRQHandler+0x76a>
 8008d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	da0c      	bge.n	8008d82 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f001 f906 	bl	8009f7a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d6e:	e008      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008d70:	bf00      	nop
 8008d72:	e006      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
    return;
 8008d74:	bf00      	nop
 8008d76:	e004      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008d78:	bf00      	nop
 8008d7a:	e002      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
      return;
 8008d7c:	bf00      	nop
 8008d7e:	e000      	b.n	8008d82 <HAL_UART_IRQHandler+0x76a>
    return;
 8008d80:	bf00      	nop
  }
}
 8008d82:	37e8      	adds	r7, #232	@ 0xe8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	effffffe 	.word	0xeffffffe

08008d8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b083      	sub	sp, #12
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008dc0:	bf00      	nop
 8008dc2:	370c      	adds	r7, #12
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008dcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008dd0:	b092      	sub	sp, #72	@ 0x48
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	689a      	ldr	r2, [r3, #8]
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	691b      	ldr	r3, [r3, #16]
 8008de4:	431a      	orrs	r2, r3
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	431a      	orrs	r2, r3
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	69db      	ldr	r3, [r3, #28]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	4bbe      	ldr	r3, [pc, #760]	@ (80090f4 <UART_SetConfig+0x328>)
 8008dfc:	4013      	ands	r3, r2
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	6812      	ldr	r2, [r2, #0]
 8008e02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e04:	430b      	orrs	r3, r1
 8008e06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	68da      	ldr	r2, [r3, #12]
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	430a      	orrs	r2, r1
 8008e1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4ab3      	ldr	r2, [pc, #716]	@ (80090f8 <UART_SetConfig+0x32c>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d004      	beq.n	8008e38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	6a1b      	ldr	r3, [r3, #32]
 8008e32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e34:	4313      	orrs	r3, r2
 8008e36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	689a      	ldr	r2, [r3, #8]
 8008e3e:	4baf      	ldr	r3, [pc, #700]	@ (80090fc <UART_SetConfig+0x330>)
 8008e40:	4013      	ands	r3, r2
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	6812      	ldr	r2, [r2, #0]
 8008e46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008e48:	430b      	orrs	r3, r1
 8008e4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e52:	f023 010f 	bic.w	r1, r3, #15
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	430a      	orrs	r2, r1
 8008e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4aa6      	ldr	r2, [pc, #664]	@ (8009100 <UART_SetConfig+0x334>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d177      	bne.n	8008f5c <UART_SetConfig+0x190>
 8008e6c:	4ba5      	ldr	r3, [pc, #660]	@ (8009104 <UART_SetConfig+0x338>)
 8008e6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e74:	2b28      	cmp	r3, #40	@ 0x28
 8008e76:	d86d      	bhi.n	8008f54 <UART_SetConfig+0x188>
 8008e78:	a201      	add	r2, pc, #4	@ (adr r2, 8008e80 <UART_SetConfig+0xb4>)
 8008e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e7e:	bf00      	nop
 8008e80:	08008f25 	.word	0x08008f25
 8008e84:	08008f55 	.word	0x08008f55
 8008e88:	08008f55 	.word	0x08008f55
 8008e8c:	08008f55 	.word	0x08008f55
 8008e90:	08008f55 	.word	0x08008f55
 8008e94:	08008f55 	.word	0x08008f55
 8008e98:	08008f55 	.word	0x08008f55
 8008e9c:	08008f55 	.word	0x08008f55
 8008ea0:	08008f2d 	.word	0x08008f2d
 8008ea4:	08008f55 	.word	0x08008f55
 8008ea8:	08008f55 	.word	0x08008f55
 8008eac:	08008f55 	.word	0x08008f55
 8008eb0:	08008f55 	.word	0x08008f55
 8008eb4:	08008f55 	.word	0x08008f55
 8008eb8:	08008f55 	.word	0x08008f55
 8008ebc:	08008f55 	.word	0x08008f55
 8008ec0:	08008f35 	.word	0x08008f35
 8008ec4:	08008f55 	.word	0x08008f55
 8008ec8:	08008f55 	.word	0x08008f55
 8008ecc:	08008f55 	.word	0x08008f55
 8008ed0:	08008f55 	.word	0x08008f55
 8008ed4:	08008f55 	.word	0x08008f55
 8008ed8:	08008f55 	.word	0x08008f55
 8008edc:	08008f55 	.word	0x08008f55
 8008ee0:	08008f3d 	.word	0x08008f3d
 8008ee4:	08008f55 	.word	0x08008f55
 8008ee8:	08008f55 	.word	0x08008f55
 8008eec:	08008f55 	.word	0x08008f55
 8008ef0:	08008f55 	.word	0x08008f55
 8008ef4:	08008f55 	.word	0x08008f55
 8008ef8:	08008f55 	.word	0x08008f55
 8008efc:	08008f55 	.word	0x08008f55
 8008f00:	08008f45 	.word	0x08008f45
 8008f04:	08008f55 	.word	0x08008f55
 8008f08:	08008f55 	.word	0x08008f55
 8008f0c:	08008f55 	.word	0x08008f55
 8008f10:	08008f55 	.word	0x08008f55
 8008f14:	08008f55 	.word	0x08008f55
 8008f18:	08008f55 	.word	0x08008f55
 8008f1c:	08008f55 	.word	0x08008f55
 8008f20:	08008f4d 	.word	0x08008f4d
 8008f24:	2301      	movs	r3, #1
 8008f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f2a:	e326      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f2c:	2304      	movs	r3, #4
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e322      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f34:	2308      	movs	r3, #8
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e31e      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f3c:	2310      	movs	r3, #16
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e31a      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f44:	2320      	movs	r3, #32
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e316      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f4c:	2340      	movs	r3, #64	@ 0x40
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e312      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f54:	2380      	movs	r3, #128	@ 0x80
 8008f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5a:	e30e      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a69      	ldr	r2, [pc, #420]	@ (8009108 <UART_SetConfig+0x33c>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d130      	bne.n	8008fc8 <UART_SetConfig+0x1fc>
 8008f66:	4b67      	ldr	r3, [pc, #412]	@ (8009104 <UART_SetConfig+0x338>)
 8008f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f6a:	f003 0307 	and.w	r3, r3, #7
 8008f6e:	2b05      	cmp	r3, #5
 8008f70:	d826      	bhi.n	8008fc0 <UART_SetConfig+0x1f4>
 8008f72:	a201      	add	r2, pc, #4	@ (adr r2, 8008f78 <UART_SetConfig+0x1ac>)
 8008f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f78:	08008f91 	.word	0x08008f91
 8008f7c:	08008f99 	.word	0x08008f99
 8008f80:	08008fa1 	.word	0x08008fa1
 8008f84:	08008fa9 	.word	0x08008fa9
 8008f88:	08008fb1 	.word	0x08008fb1
 8008f8c:	08008fb9 	.word	0x08008fb9
 8008f90:	2300      	movs	r3, #0
 8008f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f96:	e2f0      	b.n	800957a <UART_SetConfig+0x7ae>
 8008f98:	2304      	movs	r3, #4
 8008f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9e:	e2ec      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fa0:	2308      	movs	r3, #8
 8008fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa6:	e2e8      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fa8:	2310      	movs	r3, #16
 8008faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fae:	e2e4      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fb0:	2320      	movs	r3, #32
 8008fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb6:	e2e0      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fb8:	2340      	movs	r3, #64	@ 0x40
 8008fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fbe:	e2dc      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fc0:	2380      	movs	r3, #128	@ 0x80
 8008fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc6:	e2d8      	b.n	800957a <UART_SetConfig+0x7ae>
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a4f      	ldr	r2, [pc, #316]	@ (800910c <UART_SetConfig+0x340>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d130      	bne.n	8009034 <UART_SetConfig+0x268>
 8008fd2:	4b4c      	ldr	r3, [pc, #304]	@ (8009104 <UART_SetConfig+0x338>)
 8008fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fd6:	f003 0307 	and.w	r3, r3, #7
 8008fda:	2b05      	cmp	r3, #5
 8008fdc:	d826      	bhi.n	800902c <UART_SetConfig+0x260>
 8008fde:	a201      	add	r2, pc, #4	@ (adr r2, 8008fe4 <UART_SetConfig+0x218>)
 8008fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe4:	08008ffd 	.word	0x08008ffd
 8008fe8:	08009005 	.word	0x08009005
 8008fec:	0800900d 	.word	0x0800900d
 8008ff0:	08009015 	.word	0x08009015
 8008ff4:	0800901d 	.word	0x0800901d
 8008ff8:	08009025 	.word	0x08009025
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009002:	e2ba      	b.n	800957a <UART_SetConfig+0x7ae>
 8009004:	2304      	movs	r3, #4
 8009006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800900a:	e2b6      	b.n	800957a <UART_SetConfig+0x7ae>
 800900c:	2308      	movs	r3, #8
 800900e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009012:	e2b2      	b.n	800957a <UART_SetConfig+0x7ae>
 8009014:	2310      	movs	r3, #16
 8009016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800901a:	e2ae      	b.n	800957a <UART_SetConfig+0x7ae>
 800901c:	2320      	movs	r3, #32
 800901e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009022:	e2aa      	b.n	800957a <UART_SetConfig+0x7ae>
 8009024:	2340      	movs	r3, #64	@ 0x40
 8009026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902a:	e2a6      	b.n	800957a <UART_SetConfig+0x7ae>
 800902c:	2380      	movs	r3, #128	@ 0x80
 800902e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009032:	e2a2      	b.n	800957a <UART_SetConfig+0x7ae>
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a35      	ldr	r2, [pc, #212]	@ (8009110 <UART_SetConfig+0x344>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d130      	bne.n	80090a0 <UART_SetConfig+0x2d4>
 800903e:	4b31      	ldr	r3, [pc, #196]	@ (8009104 <UART_SetConfig+0x338>)
 8009040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009042:	f003 0307 	and.w	r3, r3, #7
 8009046:	2b05      	cmp	r3, #5
 8009048:	d826      	bhi.n	8009098 <UART_SetConfig+0x2cc>
 800904a:	a201      	add	r2, pc, #4	@ (adr r2, 8009050 <UART_SetConfig+0x284>)
 800904c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009050:	08009069 	.word	0x08009069
 8009054:	08009071 	.word	0x08009071
 8009058:	08009079 	.word	0x08009079
 800905c:	08009081 	.word	0x08009081
 8009060:	08009089 	.word	0x08009089
 8009064:	08009091 	.word	0x08009091
 8009068:	2300      	movs	r3, #0
 800906a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800906e:	e284      	b.n	800957a <UART_SetConfig+0x7ae>
 8009070:	2304      	movs	r3, #4
 8009072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009076:	e280      	b.n	800957a <UART_SetConfig+0x7ae>
 8009078:	2308      	movs	r3, #8
 800907a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907e:	e27c      	b.n	800957a <UART_SetConfig+0x7ae>
 8009080:	2310      	movs	r3, #16
 8009082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009086:	e278      	b.n	800957a <UART_SetConfig+0x7ae>
 8009088:	2320      	movs	r3, #32
 800908a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800908e:	e274      	b.n	800957a <UART_SetConfig+0x7ae>
 8009090:	2340      	movs	r3, #64	@ 0x40
 8009092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009096:	e270      	b.n	800957a <UART_SetConfig+0x7ae>
 8009098:	2380      	movs	r3, #128	@ 0x80
 800909a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909e:	e26c      	b.n	800957a <UART_SetConfig+0x7ae>
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a1b      	ldr	r2, [pc, #108]	@ (8009114 <UART_SetConfig+0x348>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d142      	bne.n	8009130 <UART_SetConfig+0x364>
 80090aa:	4b16      	ldr	r3, [pc, #88]	@ (8009104 <UART_SetConfig+0x338>)
 80090ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ae:	f003 0307 	and.w	r3, r3, #7
 80090b2:	2b05      	cmp	r3, #5
 80090b4:	d838      	bhi.n	8009128 <UART_SetConfig+0x35c>
 80090b6:	a201      	add	r2, pc, #4	@ (adr r2, 80090bc <UART_SetConfig+0x2f0>)
 80090b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090bc:	080090d5 	.word	0x080090d5
 80090c0:	080090dd 	.word	0x080090dd
 80090c4:	080090e5 	.word	0x080090e5
 80090c8:	080090ed 	.word	0x080090ed
 80090cc:	08009119 	.word	0x08009119
 80090d0:	08009121 	.word	0x08009121
 80090d4:	2300      	movs	r3, #0
 80090d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090da:	e24e      	b.n	800957a <UART_SetConfig+0x7ae>
 80090dc:	2304      	movs	r3, #4
 80090de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e2:	e24a      	b.n	800957a <UART_SetConfig+0x7ae>
 80090e4:	2308      	movs	r3, #8
 80090e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ea:	e246      	b.n	800957a <UART_SetConfig+0x7ae>
 80090ec:	2310      	movs	r3, #16
 80090ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f2:	e242      	b.n	800957a <UART_SetConfig+0x7ae>
 80090f4:	cfff69f3 	.word	0xcfff69f3
 80090f8:	58000c00 	.word	0x58000c00
 80090fc:	11fff4ff 	.word	0x11fff4ff
 8009100:	40011000 	.word	0x40011000
 8009104:	58024400 	.word	0x58024400
 8009108:	40004400 	.word	0x40004400
 800910c:	40004800 	.word	0x40004800
 8009110:	40004c00 	.word	0x40004c00
 8009114:	40005000 	.word	0x40005000
 8009118:	2320      	movs	r3, #32
 800911a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800911e:	e22c      	b.n	800957a <UART_SetConfig+0x7ae>
 8009120:	2340      	movs	r3, #64	@ 0x40
 8009122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009126:	e228      	b.n	800957a <UART_SetConfig+0x7ae>
 8009128:	2380      	movs	r3, #128	@ 0x80
 800912a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912e:	e224      	b.n	800957a <UART_SetConfig+0x7ae>
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4ab1      	ldr	r2, [pc, #708]	@ (80093fc <UART_SetConfig+0x630>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d176      	bne.n	8009228 <UART_SetConfig+0x45c>
 800913a:	4bb1      	ldr	r3, [pc, #708]	@ (8009400 <UART_SetConfig+0x634>)
 800913c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800913e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009142:	2b28      	cmp	r3, #40	@ 0x28
 8009144:	d86c      	bhi.n	8009220 <UART_SetConfig+0x454>
 8009146:	a201      	add	r2, pc, #4	@ (adr r2, 800914c <UART_SetConfig+0x380>)
 8009148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800914c:	080091f1 	.word	0x080091f1
 8009150:	08009221 	.word	0x08009221
 8009154:	08009221 	.word	0x08009221
 8009158:	08009221 	.word	0x08009221
 800915c:	08009221 	.word	0x08009221
 8009160:	08009221 	.word	0x08009221
 8009164:	08009221 	.word	0x08009221
 8009168:	08009221 	.word	0x08009221
 800916c:	080091f9 	.word	0x080091f9
 8009170:	08009221 	.word	0x08009221
 8009174:	08009221 	.word	0x08009221
 8009178:	08009221 	.word	0x08009221
 800917c:	08009221 	.word	0x08009221
 8009180:	08009221 	.word	0x08009221
 8009184:	08009221 	.word	0x08009221
 8009188:	08009221 	.word	0x08009221
 800918c:	08009201 	.word	0x08009201
 8009190:	08009221 	.word	0x08009221
 8009194:	08009221 	.word	0x08009221
 8009198:	08009221 	.word	0x08009221
 800919c:	08009221 	.word	0x08009221
 80091a0:	08009221 	.word	0x08009221
 80091a4:	08009221 	.word	0x08009221
 80091a8:	08009221 	.word	0x08009221
 80091ac:	08009209 	.word	0x08009209
 80091b0:	08009221 	.word	0x08009221
 80091b4:	08009221 	.word	0x08009221
 80091b8:	08009221 	.word	0x08009221
 80091bc:	08009221 	.word	0x08009221
 80091c0:	08009221 	.word	0x08009221
 80091c4:	08009221 	.word	0x08009221
 80091c8:	08009221 	.word	0x08009221
 80091cc:	08009211 	.word	0x08009211
 80091d0:	08009221 	.word	0x08009221
 80091d4:	08009221 	.word	0x08009221
 80091d8:	08009221 	.word	0x08009221
 80091dc:	08009221 	.word	0x08009221
 80091e0:	08009221 	.word	0x08009221
 80091e4:	08009221 	.word	0x08009221
 80091e8:	08009221 	.word	0x08009221
 80091ec:	08009219 	.word	0x08009219
 80091f0:	2301      	movs	r3, #1
 80091f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091f6:	e1c0      	b.n	800957a <UART_SetConfig+0x7ae>
 80091f8:	2304      	movs	r3, #4
 80091fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091fe:	e1bc      	b.n	800957a <UART_SetConfig+0x7ae>
 8009200:	2308      	movs	r3, #8
 8009202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009206:	e1b8      	b.n	800957a <UART_SetConfig+0x7ae>
 8009208:	2310      	movs	r3, #16
 800920a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800920e:	e1b4      	b.n	800957a <UART_SetConfig+0x7ae>
 8009210:	2320      	movs	r3, #32
 8009212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009216:	e1b0      	b.n	800957a <UART_SetConfig+0x7ae>
 8009218:	2340      	movs	r3, #64	@ 0x40
 800921a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921e:	e1ac      	b.n	800957a <UART_SetConfig+0x7ae>
 8009220:	2380      	movs	r3, #128	@ 0x80
 8009222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009226:	e1a8      	b.n	800957a <UART_SetConfig+0x7ae>
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a75      	ldr	r2, [pc, #468]	@ (8009404 <UART_SetConfig+0x638>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d130      	bne.n	8009294 <UART_SetConfig+0x4c8>
 8009232:	4b73      	ldr	r3, [pc, #460]	@ (8009400 <UART_SetConfig+0x634>)
 8009234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009236:	f003 0307 	and.w	r3, r3, #7
 800923a:	2b05      	cmp	r3, #5
 800923c:	d826      	bhi.n	800928c <UART_SetConfig+0x4c0>
 800923e:	a201      	add	r2, pc, #4	@ (adr r2, 8009244 <UART_SetConfig+0x478>)
 8009240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009244:	0800925d 	.word	0x0800925d
 8009248:	08009265 	.word	0x08009265
 800924c:	0800926d 	.word	0x0800926d
 8009250:	08009275 	.word	0x08009275
 8009254:	0800927d 	.word	0x0800927d
 8009258:	08009285 	.word	0x08009285
 800925c:	2300      	movs	r3, #0
 800925e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009262:	e18a      	b.n	800957a <UART_SetConfig+0x7ae>
 8009264:	2304      	movs	r3, #4
 8009266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800926a:	e186      	b.n	800957a <UART_SetConfig+0x7ae>
 800926c:	2308      	movs	r3, #8
 800926e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009272:	e182      	b.n	800957a <UART_SetConfig+0x7ae>
 8009274:	2310      	movs	r3, #16
 8009276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800927a:	e17e      	b.n	800957a <UART_SetConfig+0x7ae>
 800927c:	2320      	movs	r3, #32
 800927e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009282:	e17a      	b.n	800957a <UART_SetConfig+0x7ae>
 8009284:	2340      	movs	r3, #64	@ 0x40
 8009286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800928a:	e176      	b.n	800957a <UART_SetConfig+0x7ae>
 800928c:	2380      	movs	r3, #128	@ 0x80
 800928e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009292:	e172      	b.n	800957a <UART_SetConfig+0x7ae>
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4a5b      	ldr	r2, [pc, #364]	@ (8009408 <UART_SetConfig+0x63c>)
 800929a:	4293      	cmp	r3, r2
 800929c:	d130      	bne.n	8009300 <UART_SetConfig+0x534>
 800929e:	4b58      	ldr	r3, [pc, #352]	@ (8009400 <UART_SetConfig+0x634>)
 80092a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a2:	f003 0307 	and.w	r3, r3, #7
 80092a6:	2b05      	cmp	r3, #5
 80092a8:	d826      	bhi.n	80092f8 <UART_SetConfig+0x52c>
 80092aa:	a201      	add	r2, pc, #4	@ (adr r2, 80092b0 <UART_SetConfig+0x4e4>)
 80092ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b0:	080092c9 	.word	0x080092c9
 80092b4:	080092d1 	.word	0x080092d1
 80092b8:	080092d9 	.word	0x080092d9
 80092bc:	080092e1 	.word	0x080092e1
 80092c0:	080092e9 	.word	0x080092e9
 80092c4:	080092f1 	.word	0x080092f1
 80092c8:	2300      	movs	r3, #0
 80092ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ce:	e154      	b.n	800957a <UART_SetConfig+0x7ae>
 80092d0:	2304      	movs	r3, #4
 80092d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092d6:	e150      	b.n	800957a <UART_SetConfig+0x7ae>
 80092d8:	2308      	movs	r3, #8
 80092da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092de:	e14c      	b.n	800957a <UART_SetConfig+0x7ae>
 80092e0:	2310      	movs	r3, #16
 80092e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092e6:	e148      	b.n	800957a <UART_SetConfig+0x7ae>
 80092e8:	2320      	movs	r3, #32
 80092ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092ee:	e144      	b.n	800957a <UART_SetConfig+0x7ae>
 80092f0:	2340      	movs	r3, #64	@ 0x40
 80092f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092f6:	e140      	b.n	800957a <UART_SetConfig+0x7ae>
 80092f8:	2380      	movs	r3, #128	@ 0x80
 80092fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80092fe:	e13c      	b.n	800957a <UART_SetConfig+0x7ae>
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a41      	ldr	r2, [pc, #260]	@ (800940c <UART_SetConfig+0x640>)
 8009306:	4293      	cmp	r3, r2
 8009308:	f040 8082 	bne.w	8009410 <UART_SetConfig+0x644>
 800930c:	4b3c      	ldr	r3, [pc, #240]	@ (8009400 <UART_SetConfig+0x634>)
 800930e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009310:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009314:	2b28      	cmp	r3, #40	@ 0x28
 8009316:	d86d      	bhi.n	80093f4 <UART_SetConfig+0x628>
 8009318:	a201      	add	r2, pc, #4	@ (adr r2, 8009320 <UART_SetConfig+0x554>)
 800931a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800931e:	bf00      	nop
 8009320:	080093c5 	.word	0x080093c5
 8009324:	080093f5 	.word	0x080093f5
 8009328:	080093f5 	.word	0x080093f5
 800932c:	080093f5 	.word	0x080093f5
 8009330:	080093f5 	.word	0x080093f5
 8009334:	080093f5 	.word	0x080093f5
 8009338:	080093f5 	.word	0x080093f5
 800933c:	080093f5 	.word	0x080093f5
 8009340:	080093cd 	.word	0x080093cd
 8009344:	080093f5 	.word	0x080093f5
 8009348:	080093f5 	.word	0x080093f5
 800934c:	080093f5 	.word	0x080093f5
 8009350:	080093f5 	.word	0x080093f5
 8009354:	080093f5 	.word	0x080093f5
 8009358:	080093f5 	.word	0x080093f5
 800935c:	080093f5 	.word	0x080093f5
 8009360:	080093d5 	.word	0x080093d5
 8009364:	080093f5 	.word	0x080093f5
 8009368:	080093f5 	.word	0x080093f5
 800936c:	080093f5 	.word	0x080093f5
 8009370:	080093f5 	.word	0x080093f5
 8009374:	080093f5 	.word	0x080093f5
 8009378:	080093f5 	.word	0x080093f5
 800937c:	080093f5 	.word	0x080093f5
 8009380:	080093dd 	.word	0x080093dd
 8009384:	080093f5 	.word	0x080093f5
 8009388:	080093f5 	.word	0x080093f5
 800938c:	080093f5 	.word	0x080093f5
 8009390:	080093f5 	.word	0x080093f5
 8009394:	080093f5 	.word	0x080093f5
 8009398:	080093f5 	.word	0x080093f5
 800939c:	080093f5 	.word	0x080093f5
 80093a0:	080093e5 	.word	0x080093e5
 80093a4:	080093f5 	.word	0x080093f5
 80093a8:	080093f5 	.word	0x080093f5
 80093ac:	080093f5 	.word	0x080093f5
 80093b0:	080093f5 	.word	0x080093f5
 80093b4:	080093f5 	.word	0x080093f5
 80093b8:	080093f5 	.word	0x080093f5
 80093bc:	080093f5 	.word	0x080093f5
 80093c0:	080093ed 	.word	0x080093ed
 80093c4:	2301      	movs	r3, #1
 80093c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ca:	e0d6      	b.n	800957a <UART_SetConfig+0x7ae>
 80093cc:	2304      	movs	r3, #4
 80093ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093d2:	e0d2      	b.n	800957a <UART_SetConfig+0x7ae>
 80093d4:	2308      	movs	r3, #8
 80093d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093da:	e0ce      	b.n	800957a <UART_SetConfig+0x7ae>
 80093dc:	2310      	movs	r3, #16
 80093de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e2:	e0ca      	b.n	800957a <UART_SetConfig+0x7ae>
 80093e4:	2320      	movs	r3, #32
 80093e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ea:	e0c6      	b.n	800957a <UART_SetConfig+0x7ae>
 80093ec:	2340      	movs	r3, #64	@ 0x40
 80093ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093f2:	e0c2      	b.n	800957a <UART_SetConfig+0x7ae>
 80093f4:	2380      	movs	r3, #128	@ 0x80
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e0be      	b.n	800957a <UART_SetConfig+0x7ae>
 80093fc:	40011400 	.word	0x40011400
 8009400:	58024400 	.word	0x58024400
 8009404:	40007800 	.word	0x40007800
 8009408:	40007c00 	.word	0x40007c00
 800940c:	40011800 	.word	0x40011800
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4aad      	ldr	r2, [pc, #692]	@ (80096cc <UART_SetConfig+0x900>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d176      	bne.n	8009508 <UART_SetConfig+0x73c>
 800941a:	4bad      	ldr	r3, [pc, #692]	@ (80096d0 <UART_SetConfig+0x904>)
 800941c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800941e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009422:	2b28      	cmp	r3, #40	@ 0x28
 8009424:	d86c      	bhi.n	8009500 <UART_SetConfig+0x734>
 8009426:	a201      	add	r2, pc, #4	@ (adr r2, 800942c <UART_SetConfig+0x660>)
 8009428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800942c:	080094d1 	.word	0x080094d1
 8009430:	08009501 	.word	0x08009501
 8009434:	08009501 	.word	0x08009501
 8009438:	08009501 	.word	0x08009501
 800943c:	08009501 	.word	0x08009501
 8009440:	08009501 	.word	0x08009501
 8009444:	08009501 	.word	0x08009501
 8009448:	08009501 	.word	0x08009501
 800944c:	080094d9 	.word	0x080094d9
 8009450:	08009501 	.word	0x08009501
 8009454:	08009501 	.word	0x08009501
 8009458:	08009501 	.word	0x08009501
 800945c:	08009501 	.word	0x08009501
 8009460:	08009501 	.word	0x08009501
 8009464:	08009501 	.word	0x08009501
 8009468:	08009501 	.word	0x08009501
 800946c:	080094e1 	.word	0x080094e1
 8009470:	08009501 	.word	0x08009501
 8009474:	08009501 	.word	0x08009501
 8009478:	08009501 	.word	0x08009501
 800947c:	08009501 	.word	0x08009501
 8009480:	08009501 	.word	0x08009501
 8009484:	08009501 	.word	0x08009501
 8009488:	08009501 	.word	0x08009501
 800948c:	080094e9 	.word	0x080094e9
 8009490:	08009501 	.word	0x08009501
 8009494:	08009501 	.word	0x08009501
 8009498:	08009501 	.word	0x08009501
 800949c:	08009501 	.word	0x08009501
 80094a0:	08009501 	.word	0x08009501
 80094a4:	08009501 	.word	0x08009501
 80094a8:	08009501 	.word	0x08009501
 80094ac:	080094f1 	.word	0x080094f1
 80094b0:	08009501 	.word	0x08009501
 80094b4:	08009501 	.word	0x08009501
 80094b8:	08009501 	.word	0x08009501
 80094bc:	08009501 	.word	0x08009501
 80094c0:	08009501 	.word	0x08009501
 80094c4:	08009501 	.word	0x08009501
 80094c8:	08009501 	.word	0x08009501
 80094cc:	080094f9 	.word	0x080094f9
 80094d0:	2301      	movs	r3, #1
 80094d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094d6:	e050      	b.n	800957a <UART_SetConfig+0x7ae>
 80094d8:	2304      	movs	r3, #4
 80094da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094de:	e04c      	b.n	800957a <UART_SetConfig+0x7ae>
 80094e0:	2308      	movs	r3, #8
 80094e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094e6:	e048      	b.n	800957a <UART_SetConfig+0x7ae>
 80094e8:	2310      	movs	r3, #16
 80094ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ee:	e044      	b.n	800957a <UART_SetConfig+0x7ae>
 80094f0:	2320      	movs	r3, #32
 80094f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094f6:	e040      	b.n	800957a <UART_SetConfig+0x7ae>
 80094f8:	2340      	movs	r3, #64	@ 0x40
 80094fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fe:	e03c      	b.n	800957a <UART_SetConfig+0x7ae>
 8009500:	2380      	movs	r3, #128	@ 0x80
 8009502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009506:	e038      	b.n	800957a <UART_SetConfig+0x7ae>
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a71      	ldr	r2, [pc, #452]	@ (80096d4 <UART_SetConfig+0x908>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d130      	bne.n	8009574 <UART_SetConfig+0x7a8>
 8009512:	4b6f      	ldr	r3, [pc, #444]	@ (80096d0 <UART_SetConfig+0x904>)
 8009514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	2b05      	cmp	r3, #5
 800951c:	d826      	bhi.n	800956c <UART_SetConfig+0x7a0>
 800951e:	a201      	add	r2, pc, #4	@ (adr r2, 8009524 <UART_SetConfig+0x758>)
 8009520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009524:	0800953d 	.word	0x0800953d
 8009528:	08009545 	.word	0x08009545
 800952c:	0800954d 	.word	0x0800954d
 8009530:	08009555 	.word	0x08009555
 8009534:	0800955d 	.word	0x0800955d
 8009538:	08009565 	.word	0x08009565
 800953c:	2302      	movs	r3, #2
 800953e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009542:	e01a      	b.n	800957a <UART_SetConfig+0x7ae>
 8009544:	2304      	movs	r3, #4
 8009546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954a:	e016      	b.n	800957a <UART_SetConfig+0x7ae>
 800954c:	2308      	movs	r3, #8
 800954e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009552:	e012      	b.n	800957a <UART_SetConfig+0x7ae>
 8009554:	2310      	movs	r3, #16
 8009556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800955a:	e00e      	b.n	800957a <UART_SetConfig+0x7ae>
 800955c:	2320      	movs	r3, #32
 800955e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009562:	e00a      	b.n	800957a <UART_SetConfig+0x7ae>
 8009564:	2340      	movs	r3, #64	@ 0x40
 8009566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800956a:	e006      	b.n	800957a <UART_SetConfig+0x7ae>
 800956c:	2380      	movs	r3, #128	@ 0x80
 800956e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009572:	e002      	b.n	800957a <UART_SetConfig+0x7ae>
 8009574:	2380      	movs	r3, #128	@ 0x80
 8009576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a55      	ldr	r2, [pc, #340]	@ (80096d4 <UART_SetConfig+0x908>)
 8009580:	4293      	cmp	r3, r2
 8009582:	f040 80f8 	bne.w	8009776 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009586:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800958a:	2b20      	cmp	r3, #32
 800958c:	dc46      	bgt.n	800961c <UART_SetConfig+0x850>
 800958e:	2b02      	cmp	r3, #2
 8009590:	db75      	blt.n	800967e <UART_SetConfig+0x8b2>
 8009592:	3b02      	subs	r3, #2
 8009594:	2b1e      	cmp	r3, #30
 8009596:	d872      	bhi.n	800967e <UART_SetConfig+0x8b2>
 8009598:	a201      	add	r2, pc, #4	@ (adr r2, 80095a0 <UART_SetConfig+0x7d4>)
 800959a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800959e:	bf00      	nop
 80095a0:	08009623 	.word	0x08009623
 80095a4:	0800967f 	.word	0x0800967f
 80095a8:	0800962b 	.word	0x0800962b
 80095ac:	0800967f 	.word	0x0800967f
 80095b0:	0800967f 	.word	0x0800967f
 80095b4:	0800967f 	.word	0x0800967f
 80095b8:	0800963b 	.word	0x0800963b
 80095bc:	0800967f 	.word	0x0800967f
 80095c0:	0800967f 	.word	0x0800967f
 80095c4:	0800967f 	.word	0x0800967f
 80095c8:	0800967f 	.word	0x0800967f
 80095cc:	0800967f 	.word	0x0800967f
 80095d0:	0800967f 	.word	0x0800967f
 80095d4:	0800967f 	.word	0x0800967f
 80095d8:	0800964b 	.word	0x0800964b
 80095dc:	0800967f 	.word	0x0800967f
 80095e0:	0800967f 	.word	0x0800967f
 80095e4:	0800967f 	.word	0x0800967f
 80095e8:	0800967f 	.word	0x0800967f
 80095ec:	0800967f 	.word	0x0800967f
 80095f0:	0800967f 	.word	0x0800967f
 80095f4:	0800967f 	.word	0x0800967f
 80095f8:	0800967f 	.word	0x0800967f
 80095fc:	0800967f 	.word	0x0800967f
 8009600:	0800967f 	.word	0x0800967f
 8009604:	0800967f 	.word	0x0800967f
 8009608:	0800967f 	.word	0x0800967f
 800960c:	0800967f 	.word	0x0800967f
 8009610:	0800967f 	.word	0x0800967f
 8009614:	0800967f 	.word	0x0800967f
 8009618:	08009671 	.word	0x08009671
 800961c:	2b40      	cmp	r3, #64	@ 0x40
 800961e:	d02a      	beq.n	8009676 <UART_SetConfig+0x8aa>
 8009620:	e02d      	b.n	800967e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009622:	f7fe f811 	bl	8007648 <HAL_RCCEx_GetD3PCLK1Freq>
 8009626:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009628:	e02f      	b.n	800968a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800962a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe f820 	bl	8007674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009638:	e027      	b.n	800968a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800963a:	f107 0318 	add.w	r3, r7, #24
 800963e:	4618      	mov	r0, r3
 8009640:	f7fe f96c 	bl	800791c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009644:	69fb      	ldr	r3, [r7, #28]
 8009646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009648:	e01f      	b.n	800968a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800964a:	4b21      	ldr	r3, [pc, #132]	@ (80096d0 <UART_SetConfig+0x904>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f003 0320 	and.w	r3, r3, #32
 8009652:	2b00      	cmp	r3, #0
 8009654:	d009      	beq.n	800966a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009656:	4b1e      	ldr	r3, [pc, #120]	@ (80096d0 <UART_SetConfig+0x904>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	08db      	lsrs	r3, r3, #3
 800965c:	f003 0303 	and.w	r3, r3, #3
 8009660:	4a1d      	ldr	r2, [pc, #116]	@ (80096d8 <UART_SetConfig+0x90c>)
 8009662:	fa22 f303 	lsr.w	r3, r2, r3
 8009666:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009668:	e00f      	b.n	800968a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800966a:	4b1b      	ldr	r3, [pc, #108]	@ (80096d8 <UART_SetConfig+0x90c>)
 800966c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800966e:	e00c      	b.n	800968a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009670:	4b1a      	ldr	r3, [pc, #104]	@ (80096dc <UART_SetConfig+0x910>)
 8009672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009674:	e009      	b.n	800968a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800967a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967c:	e005      	b.n	800968a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800967e:	2300      	movs	r3, #0
 8009680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009688:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800968a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800968c:	2b00      	cmp	r3, #0
 800968e:	f000 81ee 	beq.w	8009a6e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009696:	4a12      	ldr	r2, [pc, #72]	@ (80096e0 <UART_SetConfig+0x914>)
 8009698:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800969c:	461a      	mov	r2, r3
 800969e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80096a4:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	685a      	ldr	r2, [r3, #4]
 80096aa:	4613      	mov	r3, r2
 80096ac:	005b      	lsls	r3, r3, #1
 80096ae:	4413      	add	r3, r2
 80096b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d305      	bcc.n	80096c2 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096be:	429a      	cmp	r2, r3
 80096c0:	d910      	bls.n	80096e4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80096c8:	e1d1      	b.n	8009a6e <UART_SetConfig+0xca2>
 80096ca:	bf00      	nop
 80096cc:	40011c00 	.word	0x40011c00
 80096d0:	58024400 	.word	0x58024400
 80096d4:	58000c00 	.word	0x58000c00
 80096d8:	03d09000 	.word	0x03d09000
 80096dc:	003d0900 	.word	0x003d0900
 80096e0:	0800c06c 	.word	0x0800c06c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096e6:	2200      	movs	r2, #0
 80096e8:	60bb      	str	r3, [r7, #8]
 80096ea:	60fa      	str	r2, [r7, #12]
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f0:	4ac0      	ldr	r2, [pc, #768]	@ (80099f4 <UART_SetConfig+0xc28>)
 80096f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	2200      	movs	r2, #0
 80096fa:	603b      	str	r3, [r7, #0]
 80096fc:	607a      	str	r2, [r7, #4]
 80096fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009702:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009706:	f7f6 fe03 	bl	8000310 <__aeabi_uldivmod>
 800970a:	4602      	mov	r2, r0
 800970c:	460b      	mov	r3, r1
 800970e:	4610      	mov	r0, r2
 8009710:	4619      	mov	r1, r3
 8009712:	f04f 0200 	mov.w	r2, #0
 8009716:	f04f 0300 	mov.w	r3, #0
 800971a:	020b      	lsls	r3, r1, #8
 800971c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009720:	0202      	lsls	r2, r0, #8
 8009722:	6979      	ldr	r1, [r7, #20]
 8009724:	6849      	ldr	r1, [r1, #4]
 8009726:	0849      	lsrs	r1, r1, #1
 8009728:	2000      	movs	r0, #0
 800972a:	460c      	mov	r4, r1
 800972c:	4605      	mov	r5, r0
 800972e:	eb12 0804 	adds.w	r8, r2, r4
 8009732:	eb43 0905 	adc.w	r9, r3, r5
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	2200      	movs	r2, #0
 800973c:	469a      	mov	sl, r3
 800973e:	4693      	mov	fp, r2
 8009740:	4652      	mov	r2, sl
 8009742:	465b      	mov	r3, fp
 8009744:	4640      	mov	r0, r8
 8009746:	4649      	mov	r1, r9
 8009748:	f7f6 fde2 	bl	8000310 <__aeabi_uldivmod>
 800974c:	4602      	mov	r2, r0
 800974e:	460b      	mov	r3, r1
 8009750:	4613      	mov	r3, r2
 8009752:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009756:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800975a:	d308      	bcc.n	800976e <UART_SetConfig+0x9a2>
 800975c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800975e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009762:	d204      	bcs.n	800976e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800976a:	60da      	str	r2, [r3, #12]
 800976c:	e17f      	b.n	8009a6e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009774:	e17b      	b.n	8009a6e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	69db      	ldr	r3, [r3, #28]
 800977a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800977e:	f040 80bd 	bne.w	80098fc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009782:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009786:	2b20      	cmp	r3, #32
 8009788:	dc48      	bgt.n	800981c <UART_SetConfig+0xa50>
 800978a:	2b00      	cmp	r3, #0
 800978c:	db7b      	blt.n	8009886 <UART_SetConfig+0xaba>
 800978e:	2b20      	cmp	r3, #32
 8009790:	d879      	bhi.n	8009886 <UART_SetConfig+0xaba>
 8009792:	a201      	add	r2, pc, #4	@ (adr r2, 8009798 <UART_SetConfig+0x9cc>)
 8009794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009798:	08009823 	.word	0x08009823
 800979c:	0800982b 	.word	0x0800982b
 80097a0:	08009887 	.word	0x08009887
 80097a4:	08009887 	.word	0x08009887
 80097a8:	08009833 	.word	0x08009833
 80097ac:	08009887 	.word	0x08009887
 80097b0:	08009887 	.word	0x08009887
 80097b4:	08009887 	.word	0x08009887
 80097b8:	08009843 	.word	0x08009843
 80097bc:	08009887 	.word	0x08009887
 80097c0:	08009887 	.word	0x08009887
 80097c4:	08009887 	.word	0x08009887
 80097c8:	08009887 	.word	0x08009887
 80097cc:	08009887 	.word	0x08009887
 80097d0:	08009887 	.word	0x08009887
 80097d4:	08009887 	.word	0x08009887
 80097d8:	08009853 	.word	0x08009853
 80097dc:	08009887 	.word	0x08009887
 80097e0:	08009887 	.word	0x08009887
 80097e4:	08009887 	.word	0x08009887
 80097e8:	08009887 	.word	0x08009887
 80097ec:	08009887 	.word	0x08009887
 80097f0:	08009887 	.word	0x08009887
 80097f4:	08009887 	.word	0x08009887
 80097f8:	08009887 	.word	0x08009887
 80097fc:	08009887 	.word	0x08009887
 8009800:	08009887 	.word	0x08009887
 8009804:	08009887 	.word	0x08009887
 8009808:	08009887 	.word	0x08009887
 800980c:	08009887 	.word	0x08009887
 8009810:	08009887 	.word	0x08009887
 8009814:	08009887 	.word	0x08009887
 8009818:	08009879 	.word	0x08009879
 800981c:	2b40      	cmp	r3, #64	@ 0x40
 800981e:	d02e      	beq.n	800987e <UART_SetConfig+0xab2>
 8009820:	e031      	b.n	8009886 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009822:	f7fc fd03 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 8009826:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009828:	e033      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800982a:	f7fc fd15 	bl	8006258 <HAL_RCC_GetPCLK2Freq>
 800982e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009830:	e02f      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009832:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009836:	4618      	mov	r0, r3
 8009838:	f7fd ff1c 	bl	8007674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009840:	e027      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009842:	f107 0318 	add.w	r3, r7, #24
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe f868 	bl	800791c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800984c:	69fb      	ldr	r3, [r7, #28]
 800984e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009850:	e01f      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009852:	4b69      	ldr	r3, [pc, #420]	@ (80099f8 <UART_SetConfig+0xc2c>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0320 	and.w	r3, r3, #32
 800985a:	2b00      	cmp	r3, #0
 800985c:	d009      	beq.n	8009872 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800985e:	4b66      	ldr	r3, [pc, #408]	@ (80099f8 <UART_SetConfig+0xc2c>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	08db      	lsrs	r3, r3, #3
 8009864:	f003 0303 	and.w	r3, r3, #3
 8009868:	4a64      	ldr	r2, [pc, #400]	@ (80099fc <UART_SetConfig+0xc30>)
 800986a:	fa22 f303 	lsr.w	r3, r2, r3
 800986e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009870:	e00f      	b.n	8009892 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009872:	4b62      	ldr	r3, [pc, #392]	@ (80099fc <UART_SetConfig+0xc30>)
 8009874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009876:	e00c      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009878:	4b61      	ldr	r3, [pc, #388]	@ (8009a00 <UART_SetConfig+0xc34>)
 800987a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800987c:	e009      	b.n	8009892 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800987e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009884:	e005      	b.n	8009892 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009886:	2300      	movs	r3, #0
 8009888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009890:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 80ea 	beq.w	8009a6e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989e:	4a55      	ldr	r2, [pc, #340]	@ (80099f4 <UART_SetConfig+0xc28>)
 80098a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098a4:	461a      	mov	r2, r3
 80098a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80098ac:	005a      	lsls	r2, r3, #1
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	085b      	lsrs	r3, r3, #1
 80098b4:	441a      	add	r2, r3
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80098be:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c2:	2b0f      	cmp	r3, #15
 80098c4:	d916      	bls.n	80098f4 <UART_SetConfig+0xb28>
 80098c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098cc:	d212      	bcs.n	80098f4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	f023 030f 	bic.w	r3, r3, #15
 80098d6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098da:	085b      	lsrs	r3, r3, #1
 80098dc:	b29b      	uxth	r3, r3
 80098de:	f003 0307 	and.w	r3, r3, #7
 80098e2:	b29a      	uxth	r2, r3
 80098e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80098e6:	4313      	orrs	r3, r2
 80098e8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80098f0:	60da      	str	r2, [r3, #12]
 80098f2:	e0bc      	b.n	8009a6e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80098fa:	e0b8      	b.n	8009a6e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80098fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009900:	2b20      	cmp	r3, #32
 8009902:	dc4b      	bgt.n	800999c <UART_SetConfig+0xbd0>
 8009904:	2b00      	cmp	r3, #0
 8009906:	f2c0 8087 	blt.w	8009a18 <UART_SetConfig+0xc4c>
 800990a:	2b20      	cmp	r3, #32
 800990c:	f200 8084 	bhi.w	8009a18 <UART_SetConfig+0xc4c>
 8009910:	a201      	add	r2, pc, #4	@ (adr r2, 8009918 <UART_SetConfig+0xb4c>)
 8009912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009916:	bf00      	nop
 8009918:	080099a3 	.word	0x080099a3
 800991c:	080099ab 	.word	0x080099ab
 8009920:	08009a19 	.word	0x08009a19
 8009924:	08009a19 	.word	0x08009a19
 8009928:	080099b3 	.word	0x080099b3
 800992c:	08009a19 	.word	0x08009a19
 8009930:	08009a19 	.word	0x08009a19
 8009934:	08009a19 	.word	0x08009a19
 8009938:	080099c3 	.word	0x080099c3
 800993c:	08009a19 	.word	0x08009a19
 8009940:	08009a19 	.word	0x08009a19
 8009944:	08009a19 	.word	0x08009a19
 8009948:	08009a19 	.word	0x08009a19
 800994c:	08009a19 	.word	0x08009a19
 8009950:	08009a19 	.word	0x08009a19
 8009954:	08009a19 	.word	0x08009a19
 8009958:	080099d3 	.word	0x080099d3
 800995c:	08009a19 	.word	0x08009a19
 8009960:	08009a19 	.word	0x08009a19
 8009964:	08009a19 	.word	0x08009a19
 8009968:	08009a19 	.word	0x08009a19
 800996c:	08009a19 	.word	0x08009a19
 8009970:	08009a19 	.word	0x08009a19
 8009974:	08009a19 	.word	0x08009a19
 8009978:	08009a19 	.word	0x08009a19
 800997c:	08009a19 	.word	0x08009a19
 8009980:	08009a19 	.word	0x08009a19
 8009984:	08009a19 	.word	0x08009a19
 8009988:	08009a19 	.word	0x08009a19
 800998c:	08009a19 	.word	0x08009a19
 8009990:	08009a19 	.word	0x08009a19
 8009994:	08009a19 	.word	0x08009a19
 8009998:	08009a0b 	.word	0x08009a0b
 800999c:	2b40      	cmp	r3, #64	@ 0x40
 800999e:	d037      	beq.n	8009a10 <UART_SetConfig+0xc44>
 80099a0:	e03a      	b.n	8009a18 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099a2:	f7fc fc43 	bl	800622c <HAL_RCC_GetPCLK1Freq>
 80099a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80099a8:	e03c      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80099aa:	f7fc fc55 	bl	8006258 <HAL_RCC_GetPCLK2Freq>
 80099ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80099b0:	e038      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80099b6:	4618      	mov	r0, r3
 80099b8:	f7fd fe5c 	bl	8007674 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80099bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099c0:	e030      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099c2:	f107 0318 	add.w	r3, r7, #24
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fd ffa8 	bl	800791c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099d0:	e028      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099d2:	4b09      	ldr	r3, [pc, #36]	@ (80099f8 <UART_SetConfig+0xc2c>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f003 0320 	and.w	r3, r3, #32
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d012      	beq.n	8009a04 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80099de:	4b06      	ldr	r3, [pc, #24]	@ (80099f8 <UART_SetConfig+0xc2c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	08db      	lsrs	r3, r3, #3
 80099e4:	f003 0303 	and.w	r3, r3, #3
 80099e8:	4a04      	ldr	r2, [pc, #16]	@ (80099fc <UART_SetConfig+0xc30>)
 80099ea:	fa22 f303 	lsr.w	r3, r2, r3
 80099ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80099f0:	e018      	b.n	8009a24 <UART_SetConfig+0xc58>
 80099f2:	bf00      	nop
 80099f4:	0800c06c 	.word	0x0800c06c
 80099f8:	58024400 	.word	0x58024400
 80099fc:	03d09000 	.word	0x03d09000
 8009a00:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009a04:	4b24      	ldr	r3, [pc, #144]	@ (8009a98 <UART_SetConfig+0xccc>)
 8009a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a08:	e00c      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a0a:	4b24      	ldr	r3, [pc, #144]	@ (8009a9c <UART_SetConfig+0xcd0>)
 8009a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a0e:	e009      	b.n	8009a24 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a16:	e005      	b.n	8009a24 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009a22:	bf00      	nop
    }

    if (pclk != 0U)
 8009a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d021      	beq.n	8009a6e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8009aa0 <UART_SetConfig+0xcd4>)
 8009a30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a34:	461a      	mov	r2, r3
 8009a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a38:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	085b      	lsrs	r3, r3, #1
 8009a42:	441a      	add	r2, r3
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a50:	2b0f      	cmp	r3, #15
 8009a52:	d909      	bls.n	8009a68 <UART_SetConfig+0xc9c>
 8009a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a5a:	d205      	bcs.n	8009a68 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5e:	b29a      	uxth	r2, r3
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	60da      	str	r2, [r3, #12]
 8009a66:	e002      	b.n	8009a6e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009a68:	2301      	movs	r3, #1
 8009a6a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	2200      	movs	r2, #0
 8009a82:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	2200      	movs	r2, #0
 8009a88:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009a8a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3748      	adds	r7, #72	@ 0x48
 8009a92:	46bd      	mov	sp, r7
 8009a94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a98:	03d09000 	.word	0x03d09000
 8009a9c:	003d0900 	.word	0x003d0900
 8009aa0:	0800c06c 	.word	0x0800c06c

08009aa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab0:	f003 0308 	and.w	r3, r3, #8
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d00a      	beq.n	8009ace <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	430a      	orrs	r2, r1
 8009acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad2:	f003 0301 	and.w	r3, r3, #1
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00a      	beq.n	8009af0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	430a      	orrs	r2, r1
 8009aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009af4:	f003 0302 	and.w	r3, r3, #2
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00a      	beq.n	8009b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	430a      	orrs	r2, r1
 8009b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b16:	f003 0304 	and.w	r3, r3, #4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d00a      	beq.n	8009b34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	430a      	orrs	r2, r1
 8009b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b38:	f003 0310 	and.w	r3, r3, #16
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d00a      	beq.n	8009b56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	430a      	orrs	r2, r1
 8009b54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5a:	f003 0320 	and.w	r3, r3, #32
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00a      	beq.n	8009b78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	689b      	ldr	r3, [r3, #8]
 8009b68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	430a      	orrs	r2, r1
 8009b76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d01a      	beq.n	8009bba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	430a      	orrs	r2, r1
 8009b98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ba2:	d10a      	bne.n	8009bba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	430a      	orrs	r2, r1
 8009bb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00a      	beq.n	8009bdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	430a      	orrs	r2, r1
 8009bda:	605a      	str	r2, [r3, #4]
  }
}
 8009bdc:	bf00      	nop
 8009bde:	370c      	adds	r7, #12
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b098      	sub	sp, #96	@ 0x60
 8009bec:	af02      	add	r7, sp, #8
 8009bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009bf8:	f7f8 f854 	bl	8001ca4 <HAL_GetTick>
 8009bfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f003 0308 	and.w	r3, r3, #8
 8009c08:	2b08      	cmp	r3, #8
 8009c0a:	d12f      	bne.n	8009c6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c10:	9300      	str	r3, [sp, #0]
 8009c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c14:	2200      	movs	r2, #0
 8009c16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f88e 	bl	8009d3c <UART_WaitOnFlagUntilTimeout>
 8009c20:	4603      	mov	r3, r0
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d022      	beq.n	8009c6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2e:	e853 3f00 	ldrex	r3, [r3]
 8009c32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	461a      	mov	r2, r3
 8009c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c4c:	e841 2300 	strex	r3, r2, [r1]
 8009c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1e6      	bne.n	8009c26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2220      	movs	r2, #32
 8009c5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e063      	b.n	8009d34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0304 	and.w	r3, r3, #4
 8009c76:	2b04      	cmp	r3, #4
 8009c78:	d149      	bne.n	8009d0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c82:	2200      	movs	r2, #0
 8009c84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f000 f857 	bl	8009d3c <UART_WaitOnFlagUntilTimeout>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d03c      	beq.n	8009d0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9c:	e853 3f00 	ldrex	r3, [r3]
 8009ca0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ca2:	6a3b      	ldr	r3, [r7, #32]
 8009ca4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cba:	e841 2300 	strex	r3, r2, [r1]
 8009cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d1e6      	bne.n	8009c94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	3308      	adds	r3, #8
 8009ccc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	e853 3f00 	ldrex	r3, [r3]
 8009cd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f023 0301 	bic.w	r3, r3, #1
 8009cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	3308      	adds	r3, #8
 8009ce4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ce6:	61fa      	str	r2, [r7, #28]
 8009ce8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cea:	69b9      	ldr	r1, [r7, #24]
 8009cec:	69fa      	ldr	r2, [r7, #28]
 8009cee:	e841 2300 	strex	r3, r2, [r1]
 8009cf2:	617b      	str	r3, [r7, #20]
   return(result);
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1e5      	bne.n	8009cc6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2220      	movs	r2, #32
 8009cfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	e012      	b.n	8009d34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2220      	movs	r2, #32
 8009d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2220      	movs	r2, #32
 8009d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3758      	adds	r7, #88	@ 0x58
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	603b      	str	r3, [r7, #0]
 8009d48:	4613      	mov	r3, r2
 8009d4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d4c:	e04f      	b.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d54:	d04b      	beq.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d56:	f7f7 ffa5 	bl	8001ca4 <HAL_GetTick>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	1ad3      	subs	r3, r2, r3
 8009d60:	69ba      	ldr	r2, [r7, #24]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d302      	bcc.n	8009d6c <UART_WaitOnFlagUntilTimeout+0x30>
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d101      	bne.n	8009d70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	e04e      	b.n	8009e0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f003 0304 	and.w	r3, r3, #4
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d037      	beq.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	2b80      	cmp	r3, #128	@ 0x80
 8009d82:	d034      	beq.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	2b40      	cmp	r3, #64	@ 0x40
 8009d88:	d031      	beq.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	69db      	ldr	r3, [r3, #28]
 8009d90:	f003 0308 	and.w	r3, r3, #8
 8009d94:	2b08      	cmp	r3, #8
 8009d96:	d110      	bne.n	8009dba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2208      	movs	r2, #8
 8009d9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009da0:	68f8      	ldr	r0, [r7, #12]
 8009da2:	f000 f839 	bl	8009e18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2208      	movs	r2, #8
 8009daa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	e029      	b.n	8009e0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	69db      	ldr	r3, [r3, #28]
 8009dc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009dc8:	d111      	bne.n	8009dee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009dd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 f81f 	bl	8009e18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2220      	movs	r2, #32
 8009dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009dea:	2303      	movs	r3, #3
 8009dec:	e00f      	b.n	8009e0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	69da      	ldr	r2, [r3, #28]
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	4013      	ands	r3, r2
 8009df8:	68ba      	ldr	r2, [r7, #8]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	bf0c      	ite	eq
 8009dfe:	2301      	moveq	r3, #1
 8009e00:	2300      	movne	r3, #0
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	461a      	mov	r2, r3
 8009e06:	79fb      	ldrb	r3, [r7, #7]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d0a0      	beq.n	8009d4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
	...

08009e18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e18:	b480      	push	{r7}
 8009e1a:	b095      	sub	sp, #84	@ 0x54
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e28:	e853 3f00 	ldrex	r3, [r3]
 8009e2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e40:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e46:	e841 2300 	strex	r3, r2, [r1]
 8009e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1e6      	bne.n	8009e20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	3308      	adds	r3, #8
 8009e58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e5a:	6a3b      	ldr	r3, [r7, #32]
 8009e5c:	e853 3f00 	ldrex	r3, [r3]
 8009e60:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e62:	69fa      	ldr	r2, [r7, #28]
 8009e64:	4b1e      	ldr	r3, [pc, #120]	@ (8009ee0 <UART_EndRxTransfer+0xc8>)
 8009e66:	4013      	ands	r3, r2
 8009e68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	3308      	adds	r3, #8
 8009e70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e7a:	e841 2300 	strex	r3, r2, [r1]
 8009e7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d1e5      	bne.n	8009e52 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d118      	bne.n	8009ec0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	e853 3f00 	ldrex	r3, [r3]
 8009e9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	f023 0310 	bic.w	r3, r3, #16
 8009ea2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	461a      	mov	r2, r3
 8009eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009eac:	61bb      	str	r3, [r7, #24]
 8009eae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb0:	6979      	ldr	r1, [r7, #20]
 8009eb2:	69ba      	ldr	r2, [r7, #24]
 8009eb4:	e841 2300 	strex	r3, r2, [r1]
 8009eb8:	613b      	str	r3, [r7, #16]
   return(result);
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d1e6      	bne.n	8009e8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2220      	movs	r2, #32
 8009ec4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009ed4:	bf00      	nop
 8009ed6:	3754      	adds	r7, #84	@ 0x54
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr
 8009ee0:	effffffe 	.word	0xeffffffe

08009ee4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f7fe ff4c 	bl	8008da0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f08:	bf00      	nop
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b088      	sub	sp, #32
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f2c:	61fb      	str	r3, [r7, #28]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	461a      	mov	r2, r3
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	61bb      	str	r3, [r7, #24]
 8009f38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	6979      	ldr	r1, [r7, #20]
 8009f3c:	69ba      	ldr	r2, [r7, #24]
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	613b      	str	r3, [r7, #16]
   return(result);
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1e6      	bne.n	8009f18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2220      	movs	r2, #32
 8009f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f7fe ff17 	bl	8008d8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f5e:	bf00      	nop
 8009f60:	3720      	adds	r7, #32
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f66:	b480      	push	{r7}
 8009f68:	b083      	sub	sp, #12
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f6e:	bf00      	nop
 8009f70:	370c      	adds	r7, #12
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr

08009f7a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f7a:	b480      	push	{r7}
 8009f7c:	b083      	sub	sp, #12
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f82:	bf00      	nop
 8009f84:	370c      	adds	r7, #12
 8009f86:	46bd      	mov	sp, r7
 8009f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8c:	4770      	bx	lr

08009f8e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009f8e:	b480      	push	{r7}
 8009f90:	b083      	sub	sp, #12
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009f96:	bf00      	nop
 8009f98:	370c      	adds	r7, #12
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr

08009fa2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fa2:	b480      	push	{r7}
 8009fa4:	b085      	sub	sp, #20
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d101      	bne.n	8009fb8 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fb4:	2302      	movs	r3, #2
 8009fb6:	e027      	b.n	800a008 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2224      	movs	r2, #36	@ 0x24
 8009fc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f022 0201 	bic.w	r2, r2, #1
 8009fde:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009fe6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68fa      	ldr	r2, [r7, #12]
 8009ff4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2220      	movs	r2, #32
 8009ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2200      	movs	r2, #0
 800a002:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a006:	2300      	movs	r3, #0
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3714      	adds	r7, #20
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a024:	2b01      	cmp	r3, #1
 800a026:	d101      	bne.n	800a02c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a028:	2302      	movs	r3, #2
 800a02a:	e02d      	b.n	800a088 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2201      	movs	r2, #1
 800a030:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2224      	movs	r2, #36	@ 0x24
 800a038:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f022 0201 	bic.w	r2, r2, #1
 800a052:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	689b      	ldr	r3, [r3, #8]
 800a05a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	683a      	ldr	r2, [r7, #0]
 800a064:	430a      	orrs	r2, r1
 800a066:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f84f 	bl	800a10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	68fa      	ldr	r2, [r7, #12]
 800a074:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2220      	movs	r2, #32
 800a07a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3710      	adds	r7, #16
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d101      	bne.n	800a0a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0a4:	2302      	movs	r3, #2
 800a0a6:	e02d      	b.n	800a104 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2224      	movs	r2, #36	@ 0x24
 800a0b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f022 0201 	bic.w	r2, r2, #1
 800a0ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	683a      	ldr	r2, [r7, #0]
 800a0e0:	430a      	orrs	r2, r1
 800a0e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 f811 	bl	800a10c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68fa      	ldr	r2, [r7, #12]
 800a0f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2220      	movs	r2, #32
 800a0f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a102:	2300      	movs	r3, #0
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d108      	bne.n	800a12e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2201      	movs	r2, #1
 800a120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2201      	movs	r2, #1
 800a128:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a12c:	e031      	b.n	800a192 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a12e:	2310      	movs	r3, #16
 800a130:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a132:	2310      	movs	r3, #16
 800a134:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	689b      	ldr	r3, [r3, #8]
 800a13c:	0e5b      	lsrs	r3, r3, #25
 800a13e:	b2db      	uxtb	r3, r3
 800a140:	f003 0307 	and.w	r3, r3, #7
 800a144:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	0f5b      	lsrs	r3, r3, #29
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	f003 0307 	and.w	r3, r3, #7
 800a154:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a156:	7bbb      	ldrb	r3, [r7, #14]
 800a158:	7b3a      	ldrb	r2, [r7, #12]
 800a15a:	4911      	ldr	r1, [pc, #68]	@ (800a1a0 <UARTEx_SetNbDataToProcess+0x94>)
 800a15c:	5c8a      	ldrb	r2, [r1, r2]
 800a15e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a162:	7b3a      	ldrb	r2, [r7, #12]
 800a164:	490f      	ldr	r1, [pc, #60]	@ (800a1a4 <UARTEx_SetNbDataToProcess+0x98>)
 800a166:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a168:	fb93 f3f2 	sdiv	r3, r3, r2
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a174:	7bfb      	ldrb	r3, [r7, #15]
 800a176:	7b7a      	ldrb	r2, [r7, #13]
 800a178:	4909      	ldr	r1, [pc, #36]	@ (800a1a0 <UARTEx_SetNbDataToProcess+0x94>)
 800a17a:	5c8a      	ldrb	r2, [r1, r2]
 800a17c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a180:	7b7a      	ldrb	r2, [r7, #13]
 800a182:	4908      	ldr	r1, [pc, #32]	@ (800a1a4 <UARTEx_SetNbDataToProcess+0x98>)
 800a184:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a186:	fb93 f3f2 	sdiv	r3, r3, r2
 800a18a:	b29a      	uxth	r2, r3
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a192:	bf00      	nop
 800a194:	3714      	adds	r7, #20
 800a196:	46bd      	mov	sp, r7
 800a198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19c:	4770      	bx	lr
 800a19e:	bf00      	nop
 800a1a0:	0800c084 	.word	0x0800c084
 800a1a4:	0800c08c 	.word	0x0800c08c

0800a1a8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b085      	sub	sp, #20
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a1b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a1ba:	2b84      	cmp	r3, #132	@ 0x84
 800a1bc:	d005      	beq.n	800a1ca <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a1be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	4413      	add	r3, r2
 800a1c6:	3303      	adds	r3, #3
 800a1c8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3714      	adds	r7, #20
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a1dc:	f000 fa7a 	bl	800a6d4 <vTaskStartScheduler>
  
  return osOK;
 800a1e0:	2300      	movs	r3, #0
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a1e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1e8:	b089      	sub	sp, #36	@ 0x24
 800a1ea:	af04      	add	r7, sp, #16
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	695b      	ldr	r3, [r3, #20]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d020      	beq.n	800a23a <osThreadCreate+0x54>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	699b      	ldr	r3, [r3, #24]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d01c      	beq.n	800a23a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685c      	ldr	r4, [r3, #4]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	691e      	ldr	r6, [r3, #16]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a212:	4618      	mov	r0, r3
 800a214:	f7ff ffc8 	bl	800a1a8 <makeFreeRtosPriority>
 800a218:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a222:	9202      	str	r2, [sp, #8]
 800a224:	9301      	str	r3, [sp, #4]
 800a226:	9100      	str	r1, [sp, #0]
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	4632      	mov	r2, r6
 800a22c:	4629      	mov	r1, r5
 800a22e:	4620      	mov	r0, r4
 800a230:	f000 f8a0 	bl	800a374 <xTaskCreateStatic>
 800a234:	4603      	mov	r3, r0
 800a236:	60fb      	str	r3, [r7, #12]
 800a238:	e01c      	b.n	800a274 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	685c      	ldr	r4, [r3, #4]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a246:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a24e:	4618      	mov	r0, r3
 800a250:	f7ff ffaa 	bl	800a1a8 <makeFreeRtosPriority>
 800a254:	4602      	mov	r2, r0
 800a256:	f107 030c 	add.w	r3, r7, #12
 800a25a:	9301      	str	r3, [sp, #4]
 800a25c:	9200      	str	r2, [sp, #0]
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	4632      	mov	r2, r6
 800a262:	4629      	mov	r1, r5
 800a264:	4620      	mov	r0, r4
 800a266:	f000 f8e5 	bl	800a434 <xTaskCreate>
 800a26a:	4603      	mov	r3, r0
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d001      	beq.n	800a274 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a270:	2300      	movs	r3, #0
 800a272:	e000      	b.n	800a276 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a274:	68fb      	ldr	r3, [r7, #12]
}
 800a276:	4618      	mov	r0, r3
 800a278:	3714      	adds	r7, #20
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a27e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a27e:	b480      	push	{r7}
 800a280:	b083      	sub	sp, #12
 800a282:	af00      	add	r7, sp, #0
 800a284:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	f103 0208 	add.w	r2, r3, #8
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f04f 32ff 	mov.w	r2, #4294967295
 800a296:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f103 0208 	add.w	r2, r3, #8
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f103 0208 	add.w	r2, r3, #8
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a2b2:	bf00      	nop
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr

0800a2be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b083      	sub	sp, #12
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	689a      	ldr	r2, [r3, #8]
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	683a      	ldr	r2, [r7, #0]
 800a2fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	683a      	ldr	r2, [r7, #0]
 800a302:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	1c5a      	adds	r2, r3, #1
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	601a      	str	r2, [r3, #0]
}
 800a314:	bf00      	nop
 800a316:	3714      	adds	r7, #20
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	691b      	ldr	r3, [r3, #16]
 800a32c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	6892      	ldr	r2, [r2, #8]
 800a336:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	687a      	ldr	r2, [r7, #4]
 800a33e:	6852      	ldr	r2, [r2, #4]
 800a340:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	429a      	cmp	r2, r3
 800a34a:	d103      	bne.n	800a354 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	689a      	ldr	r2, [r3, #8]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	1e5a      	subs	r2, r3, #1
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a374:	b580      	push	{r7, lr}
 800a376:	b08e      	sub	sp, #56	@ 0x38
 800a378:	af04      	add	r7, sp, #16
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	607a      	str	r2, [r7, #4]
 800a380:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a384:	2b00      	cmp	r3, #0
 800a386:	d10b      	bne.n	800a3a0 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38c:	f383 8811 	msr	BASEPRI, r3
 800a390:	f3bf 8f6f 	isb	sy
 800a394:	f3bf 8f4f 	dsb	sy
 800a398:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a39a:	bf00      	nop
 800a39c:	bf00      	nop
 800a39e:	e7fd      	b.n	800a39c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d10b      	bne.n	800a3be <xTaskCreateStatic+0x4a>
	__asm volatile
 800a3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3aa:	f383 8811 	msr	BASEPRI, r3
 800a3ae:	f3bf 8f6f 	isb	sy
 800a3b2:	f3bf 8f4f 	dsb	sy
 800a3b6:	61fb      	str	r3, [r7, #28]
}
 800a3b8:	bf00      	nop
 800a3ba:	bf00      	nop
 800a3bc:	e7fd      	b.n	800a3ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a3be:	23a0      	movs	r3, #160	@ 0xa0
 800a3c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	2ba0      	cmp	r3, #160	@ 0xa0
 800a3c6:	d00b      	beq.n	800a3e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a3c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3cc:	f383 8811 	msr	BASEPRI, r3
 800a3d0:	f3bf 8f6f 	isb	sy
 800a3d4:	f3bf 8f4f 	dsb	sy
 800a3d8:	61bb      	str	r3, [r7, #24]
}
 800a3da:	bf00      	nop
 800a3dc:	bf00      	nop
 800a3de:	e7fd      	b.n	800a3dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a3e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d01e      	beq.n	800a426 <xTaskCreateStatic+0xb2>
 800a3e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d01b      	beq.n	800a426 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a3ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a3f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a400:	2300      	movs	r3, #0
 800a402:	9303      	str	r3, [sp, #12]
 800a404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a406:	9302      	str	r3, [sp, #8]
 800a408:	f107 0314 	add.w	r3, r7, #20
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	68b9      	ldr	r1, [r7, #8]
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 f851 	bl	800a4c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a41e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a420:	f000 f8ee 	bl	800a600 <prvAddNewTaskToReadyList>
 800a424:	e001      	b.n	800a42a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a426:	2300      	movs	r3, #0
 800a428:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a42a:	697b      	ldr	r3, [r7, #20]
	}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3728      	adds	r7, #40	@ 0x28
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a434:	b580      	push	{r7, lr}
 800a436:	b08c      	sub	sp, #48	@ 0x30
 800a438:	af04      	add	r7, sp, #16
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	603b      	str	r3, [r7, #0]
 800a440:	4613      	mov	r3, r2
 800a442:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a444:	88fb      	ldrh	r3, [r7, #6]
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	4618      	mov	r0, r3
 800a44a:	f000 fe65 	bl	800b118 <pvPortMalloc>
 800a44e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00e      	beq.n	800a474 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a456:	20a0      	movs	r0, #160	@ 0xa0
 800a458:	f000 fe5e 	bl	800b118 <pvPortMalloc>
 800a45c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a45e:	69fb      	ldr	r3, [r7, #28]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d003      	beq.n	800a46c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a464:	69fb      	ldr	r3, [r7, #28]
 800a466:	697a      	ldr	r2, [r7, #20]
 800a468:	631a      	str	r2, [r3, #48]	@ 0x30
 800a46a:	e005      	b.n	800a478 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a46c:	6978      	ldr	r0, [r7, #20]
 800a46e:	f000 ff21 	bl	800b2b4 <vPortFree>
 800a472:	e001      	b.n	800a478 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a474:	2300      	movs	r3, #0
 800a476:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a478:	69fb      	ldr	r3, [r7, #28]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d017      	beq.n	800a4ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a47e:	69fb      	ldr	r3, [r7, #28]
 800a480:	2200      	movs	r2, #0
 800a482:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a486:	88fa      	ldrh	r2, [r7, #6]
 800a488:	2300      	movs	r3, #0
 800a48a:	9303      	str	r3, [sp, #12]
 800a48c:	69fb      	ldr	r3, [r7, #28]
 800a48e:	9302      	str	r3, [sp, #8]
 800a490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a492:	9301      	str	r3, [sp, #4]
 800a494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	68b9      	ldr	r1, [r7, #8]
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f000 f80f 	bl	800a4c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a4a2:	69f8      	ldr	r0, [r7, #28]
 800a4a4:	f000 f8ac 	bl	800a600 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	61bb      	str	r3, [r7, #24]
 800a4ac:	e002      	b.n	800a4b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a4ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a4b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a4b4:	69bb      	ldr	r3, [r7, #24]
	}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3720      	adds	r7, #32
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
	...

0800a4c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b088      	sub	sp, #32
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	60f8      	str	r0, [r7, #12]
 800a4c8:	60b9      	str	r1, [r7, #8]
 800a4ca:	607a      	str	r2, [r7, #4]
 800a4cc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4d2:	6879      	ldr	r1, [r7, #4]
 800a4d4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800a4d8:	440b      	add	r3, r1
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	4413      	add	r3, r2
 800a4de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a4e0:	69bb      	ldr	r3, [r7, #24]
 800a4e2:	f023 0307 	bic.w	r3, r3, #7
 800a4e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a4e8:	69bb      	ldr	r3, [r7, #24]
 800a4ea:	f003 0307 	and.w	r3, r3, #7
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00b      	beq.n	800a50a <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a4f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f6:	f383 8811 	msr	BASEPRI, r3
 800a4fa:	f3bf 8f6f 	isb	sy
 800a4fe:	f3bf 8f4f 	dsb	sy
 800a502:	617b      	str	r3, [r7, #20]
}
 800a504:	bf00      	nop
 800a506:	bf00      	nop
 800a508:	e7fd      	b.n	800a506 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d01f      	beq.n	800a550 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a510:	2300      	movs	r3, #0
 800a512:	61fb      	str	r3, [r7, #28]
 800a514:	e012      	b.n	800a53c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a516:	68ba      	ldr	r2, [r7, #8]
 800a518:	69fb      	ldr	r3, [r7, #28]
 800a51a:	4413      	add	r3, r2
 800a51c:	7819      	ldrb	r1, [r3, #0]
 800a51e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a520:	69fb      	ldr	r3, [r7, #28]
 800a522:	4413      	add	r3, r2
 800a524:	3334      	adds	r3, #52	@ 0x34
 800a526:	460a      	mov	r2, r1
 800a528:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	4413      	add	r3, r2
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d006      	beq.n	800a544 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a536:	69fb      	ldr	r3, [r7, #28]
 800a538:	3301      	adds	r3, #1
 800a53a:	61fb      	str	r3, [r7, #28]
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	2b0f      	cmp	r3, #15
 800a540:	d9e9      	bls.n	800a516 <prvInitialiseNewTask+0x56>
 800a542:	e000      	b.n	800a546 <prvInitialiseNewTask+0x86>
			{
				break;
 800a544:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a548:	2200      	movs	r2, #0
 800a54a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a54e:	e003      	b.n	800a558 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a552:	2200      	movs	r2, #0
 800a554:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a55a:	2b06      	cmp	r3, #6
 800a55c:	d901      	bls.n	800a562 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a55e:	2306      	movs	r3, #6
 800a560:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a564:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a566:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a56c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a570:	2200      	movs	r2, #0
 800a572:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a576:	3304      	adds	r3, #4
 800a578:	4618      	mov	r0, r3
 800a57a:	f7ff fea0 	bl	800a2be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	3318      	adds	r3, #24
 800a582:	4618      	mov	r0, r3
 800a584:	f7ff fe9b 	bl	800a2be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a58c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a590:	f1c3 0207 	rsb	r2, r3, #7
 800a594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a596:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a59a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a59c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b0:	334c      	adds	r3, #76	@ 0x4c
 800a5b2:	224c      	movs	r2, #76	@ 0x4c
 800a5b4:	2100      	movs	r1, #0
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f001 f994 	bl	800b8e4 <memset>
 800a5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5be:	4a0d      	ldr	r2, [pc, #52]	@ (800a5f4 <prvInitialiseNewTask+0x134>)
 800a5c0:	651a      	str	r2, [r3, #80]	@ 0x50
 800a5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c4:	4a0c      	ldr	r2, [pc, #48]	@ (800a5f8 <prvInitialiseNewTask+0x138>)
 800a5c6:	655a      	str	r2, [r3, #84]	@ 0x54
 800a5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ca:	4a0c      	ldr	r2, [pc, #48]	@ (800a5fc <prvInitialiseNewTask+0x13c>)
 800a5cc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a5ce:	683a      	ldr	r2, [r7, #0]
 800a5d0:	68f9      	ldr	r1, [r7, #12]
 800a5d2:	69b8      	ldr	r0, [r7, #24]
 800a5d4:	f000 fb8e 	bl	800acf4 <pxPortInitialiseStack>
 800a5d8:	4602      	mov	r2, r0
 800a5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d002      	beq.n	800a5ea <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a5ea:	bf00      	nop
 800a5ec:	3720      	adds	r7, #32
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
 800a5f2:	bf00      	nop
 800a5f4:	2400460c 	.word	0x2400460c
 800a5f8:	24004674 	.word	0x24004674
 800a5fc:	240046dc 	.word	0x240046dc

0800a600 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b082      	sub	sp, #8
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a608:	f000 fca6 	bl	800af58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a60c:	4b2a      	ldr	r3, [pc, #168]	@ (800a6b8 <prvAddNewTaskToReadyList+0xb8>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	3301      	adds	r3, #1
 800a612:	4a29      	ldr	r2, [pc, #164]	@ (800a6b8 <prvAddNewTaskToReadyList+0xb8>)
 800a614:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a616:	4b29      	ldr	r3, [pc, #164]	@ (800a6bc <prvAddNewTaskToReadyList+0xbc>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d109      	bne.n	800a632 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a61e:	4a27      	ldr	r2, [pc, #156]	@ (800a6bc <prvAddNewTaskToReadyList+0xbc>)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a624:	4b24      	ldr	r3, [pc, #144]	@ (800a6b8 <prvAddNewTaskToReadyList+0xb8>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b01      	cmp	r3, #1
 800a62a:	d110      	bne.n	800a64e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a62c:	f000 fa9e 	bl	800ab6c <prvInitialiseTaskLists>
 800a630:	e00d      	b.n	800a64e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a632:	4b23      	ldr	r3, [pc, #140]	@ (800a6c0 <prvAddNewTaskToReadyList+0xc0>)
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d109      	bne.n	800a64e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a63a:	4b20      	ldr	r3, [pc, #128]	@ (800a6bc <prvAddNewTaskToReadyList+0xbc>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a644:	429a      	cmp	r2, r3
 800a646:	d802      	bhi.n	800a64e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a648:	4a1c      	ldr	r2, [pc, #112]	@ (800a6bc <prvAddNewTaskToReadyList+0xbc>)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a64e:	4b1d      	ldr	r3, [pc, #116]	@ (800a6c4 <prvAddNewTaskToReadyList+0xc4>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	3301      	adds	r3, #1
 800a654:	4a1b      	ldr	r2, [pc, #108]	@ (800a6c4 <prvAddNewTaskToReadyList+0xc4>)
 800a656:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a65c:	2201      	movs	r2, #1
 800a65e:	409a      	lsls	r2, r3
 800a660:	4b19      	ldr	r3, [pc, #100]	@ (800a6c8 <prvAddNewTaskToReadyList+0xc8>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4313      	orrs	r3, r2
 800a666:	4a18      	ldr	r2, [pc, #96]	@ (800a6c8 <prvAddNewTaskToReadyList+0xc8>)
 800a668:	6013      	str	r3, [r2, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a66e:	4613      	mov	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	4a15      	ldr	r2, [pc, #84]	@ (800a6cc <prvAddNewTaskToReadyList+0xcc>)
 800a678:	441a      	add	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	3304      	adds	r3, #4
 800a67e:	4619      	mov	r1, r3
 800a680:	4610      	mov	r0, r2
 800a682:	f7ff fe29 	bl	800a2d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a686:	f000 fc99 	bl	800afbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a68a:	4b0d      	ldr	r3, [pc, #52]	@ (800a6c0 <prvAddNewTaskToReadyList+0xc0>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d00e      	beq.n	800a6b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a692:	4b0a      	ldr	r3, [pc, #40]	@ (800a6bc <prvAddNewTaskToReadyList+0xbc>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d207      	bcs.n	800a6b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a6a0:	4b0b      	ldr	r3, [pc, #44]	@ (800a6d0 <prvAddNewTaskToReadyList+0xd0>)
 800a6a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6a6:	601a      	str	r2, [r3, #0]
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	240009b8 	.word	0x240009b8
 800a6bc:	240008b8 	.word	0x240008b8
 800a6c0:	240009c4 	.word	0x240009c4
 800a6c4:	240009d4 	.word	0x240009d4
 800a6c8:	240009c0 	.word	0x240009c0
 800a6cc:	240008bc 	.word	0x240008bc
 800a6d0:	e000ed04 	.word	0xe000ed04

0800a6d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b08a      	sub	sp, #40	@ 0x28
 800a6d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6e2:	463a      	mov	r2, r7
 800a6e4:	1d39      	adds	r1, r7, #4
 800a6e6:	f107 0308 	add.w	r3, r7, #8
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	f7f6 fb1a 	bl	8000d24 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a6f0:	6839      	ldr	r1, [r7, #0]
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	68ba      	ldr	r2, [r7, #8]
 800a6f6:	9202      	str	r2, [sp, #8]
 800a6f8:	9301      	str	r3, [sp, #4]
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	2300      	movs	r3, #0
 800a700:	460a      	mov	r2, r1
 800a702:	4921      	ldr	r1, [pc, #132]	@ (800a788 <vTaskStartScheduler+0xb4>)
 800a704:	4821      	ldr	r0, [pc, #132]	@ (800a78c <vTaskStartScheduler+0xb8>)
 800a706:	f7ff fe35 	bl	800a374 <xTaskCreateStatic>
 800a70a:	4603      	mov	r3, r0
 800a70c:	4a20      	ldr	r2, [pc, #128]	@ (800a790 <vTaskStartScheduler+0xbc>)
 800a70e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a710:	4b1f      	ldr	r3, [pc, #124]	@ (800a790 <vTaskStartScheduler+0xbc>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d002      	beq.n	800a71e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a718:	2301      	movs	r3, #1
 800a71a:	617b      	str	r3, [r7, #20]
 800a71c:	e001      	b.n	800a722 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a71e:	2300      	movs	r3, #0
 800a720:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	2b01      	cmp	r3, #1
 800a726:	d11b      	bne.n	800a760 <vTaskStartScheduler+0x8c>
	__asm volatile
 800a728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a72c:	f383 8811 	msr	BASEPRI, r3
 800a730:	f3bf 8f6f 	isb	sy
 800a734:	f3bf 8f4f 	dsb	sy
 800a738:	613b      	str	r3, [r7, #16]
}
 800a73a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a73c:	4b15      	ldr	r3, [pc, #84]	@ (800a794 <vTaskStartScheduler+0xc0>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	334c      	adds	r3, #76	@ 0x4c
 800a742:	4a15      	ldr	r2, [pc, #84]	@ (800a798 <vTaskStartScheduler+0xc4>)
 800a744:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a746:	4b15      	ldr	r3, [pc, #84]	@ (800a79c <vTaskStartScheduler+0xc8>)
 800a748:	f04f 32ff 	mov.w	r2, #4294967295
 800a74c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a74e:	4b14      	ldr	r3, [pc, #80]	@ (800a7a0 <vTaskStartScheduler+0xcc>)
 800a750:	2201      	movs	r2, #1
 800a752:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a754:	4b13      	ldr	r3, [pc, #76]	@ (800a7a4 <vTaskStartScheduler+0xd0>)
 800a756:	2200      	movs	r2, #0
 800a758:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a75a:	f000 fb59 	bl	800ae10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a75e:	e00f      	b.n	800a780 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a766:	d10b      	bne.n	800a780 <vTaskStartScheduler+0xac>
	__asm volatile
 800a768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76c:	f383 8811 	msr	BASEPRI, r3
 800a770:	f3bf 8f6f 	isb	sy
 800a774:	f3bf 8f4f 	dsb	sy
 800a778:	60fb      	str	r3, [r7, #12]
}
 800a77a:	bf00      	nop
 800a77c:	bf00      	nop
 800a77e:	e7fd      	b.n	800a77c <vTaskStartScheduler+0xa8>
}
 800a780:	bf00      	nop
 800a782:	3718      	adds	r7, #24
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	0800c054 	.word	0x0800c054
 800a78c:	0800ab3d 	.word	0x0800ab3d
 800a790:	240009dc 	.word	0x240009dc
 800a794:	240008b8 	.word	0x240008b8
 800a798:	24000020 	.word	0x24000020
 800a79c:	240009d8 	.word	0x240009d8
 800a7a0:	240009c4 	.word	0x240009c4
 800a7a4:	240009bc 	.word	0x240009bc

0800a7a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a7ac:	4b04      	ldr	r3, [pc, #16]	@ (800a7c0 <vTaskSuspendAll+0x18>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	4a03      	ldr	r2, [pc, #12]	@ (800a7c0 <vTaskSuspendAll+0x18>)
 800a7b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a7b6:	bf00      	nop
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7be:	4770      	bx	lr
 800a7c0:	240009e0 	.word	0x240009e0

0800a7c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7d2:	4b42      	ldr	r3, [pc, #264]	@ (800a8dc <xTaskResumeAll+0x118>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10b      	bne.n	800a7f2 <xTaskResumeAll+0x2e>
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	603b      	str	r3, [r7, #0]
}
 800a7ec:	bf00      	nop
 800a7ee:	bf00      	nop
 800a7f0:	e7fd      	b.n	800a7ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7f2:	f000 fbb1 	bl	800af58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a7f6:	4b39      	ldr	r3, [pc, #228]	@ (800a8dc <xTaskResumeAll+0x118>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	3b01      	subs	r3, #1
 800a7fc:	4a37      	ldr	r2, [pc, #220]	@ (800a8dc <xTaskResumeAll+0x118>)
 800a7fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a800:	4b36      	ldr	r3, [pc, #216]	@ (800a8dc <xTaskResumeAll+0x118>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d161      	bne.n	800a8cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a808:	4b35      	ldr	r3, [pc, #212]	@ (800a8e0 <xTaskResumeAll+0x11c>)
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d05d      	beq.n	800a8cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a810:	e02e      	b.n	800a870 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a812:	4b34      	ldr	r3, [pc, #208]	@ (800a8e4 <xTaskResumeAll+0x120>)
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	3318      	adds	r3, #24
 800a81e:	4618      	mov	r0, r3
 800a820:	f7ff fd7e 	bl	800a320 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	3304      	adds	r3, #4
 800a828:	4618      	mov	r0, r3
 800a82a:	f7ff fd79 	bl	800a320 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a832:	2201      	movs	r2, #1
 800a834:	409a      	lsls	r2, r3
 800a836:	4b2c      	ldr	r3, [pc, #176]	@ (800a8e8 <xTaskResumeAll+0x124>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	4a2a      	ldr	r2, [pc, #168]	@ (800a8e8 <xTaskResumeAll+0x124>)
 800a83e:	6013      	str	r3, [r2, #0]
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a844:	4613      	mov	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4413      	add	r3, r2
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	4a27      	ldr	r2, [pc, #156]	@ (800a8ec <xTaskResumeAll+0x128>)
 800a84e:	441a      	add	r2, r3
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	3304      	adds	r3, #4
 800a854:	4619      	mov	r1, r3
 800a856:	4610      	mov	r0, r2
 800a858:	f7ff fd3e 	bl	800a2d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a860:	4b23      	ldr	r3, [pc, #140]	@ (800a8f0 <xTaskResumeAll+0x12c>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a866:	429a      	cmp	r2, r3
 800a868:	d302      	bcc.n	800a870 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a86a:	4b22      	ldr	r3, [pc, #136]	@ (800a8f4 <xTaskResumeAll+0x130>)
 800a86c:	2201      	movs	r2, #1
 800a86e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a870:	4b1c      	ldr	r3, [pc, #112]	@ (800a8e4 <xTaskResumeAll+0x120>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d1cc      	bne.n	800a812 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d001      	beq.n	800a882 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a87e:	f000 fa19 	bl	800acb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a882:	4b1d      	ldr	r3, [pc, #116]	@ (800a8f8 <xTaskResumeAll+0x134>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d010      	beq.n	800a8b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a88e:	f000 f837 	bl	800a900 <xTaskIncrementTick>
 800a892:	4603      	mov	r3, r0
 800a894:	2b00      	cmp	r3, #0
 800a896:	d002      	beq.n	800a89e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a898:	4b16      	ldr	r3, [pc, #88]	@ (800a8f4 <xTaskResumeAll+0x130>)
 800a89a:	2201      	movs	r2, #1
 800a89c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d1f1      	bne.n	800a88e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a8aa:	4b13      	ldr	r3, [pc, #76]	@ (800a8f8 <xTaskResumeAll+0x134>)
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a8b0:	4b10      	ldr	r3, [pc, #64]	@ (800a8f4 <xTaskResumeAll+0x130>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d009      	beq.n	800a8cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a8fc <xTaskResumeAll+0x138>)
 800a8be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8c2:	601a      	str	r2, [r3, #0]
 800a8c4:	f3bf 8f4f 	dsb	sy
 800a8c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8cc:	f000 fb76 	bl	800afbc <vPortExitCritical>

	return xAlreadyYielded;
 800a8d0:	68bb      	ldr	r3, [r7, #8]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3710      	adds	r7, #16
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	240009e0 	.word	0x240009e0
 800a8e0:	240009b8 	.word	0x240009b8
 800a8e4:	24000978 	.word	0x24000978
 800a8e8:	240009c0 	.word	0x240009c0
 800a8ec:	240008bc 	.word	0x240008bc
 800a8f0:	240008b8 	.word	0x240008b8
 800a8f4:	240009cc 	.word	0x240009cc
 800a8f8:	240009c8 	.word	0x240009c8
 800a8fc:	e000ed04 	.word	0xe000ed04

0800a900 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a906:	2300      	movs	r3, #0
 800a908:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a90a:	4b4f      	ldr	r3, [pc, #316]	@ (800aa48 <xTaskIncrementTick+0x148>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f040 808f 	bne.w	800aa32 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a914:	4b4d      	ldr	r3, [pc, #308]	@ (800aa4c <xTaskIncrementTick+0x14c>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	3301      	adds	r3, #1
 800a91a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a91c:	4a4b      	ldr	r2, [pc, #300]	@ (800aa4c <xTaskIncrementTick+0x14c>)
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d121      	bne.n	800a96c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a928:	4b49      	ldr	r3, [pc, #292]	@ (800aa50 <xTaskIncrementTick+0x150>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00b      	beq.n	800a94a <xTaskIncrementTick+0x4a>
	__asm volatile
 800a932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a936:	f383 8811 	msr	BASEPRI, r3
 800a93a:	f3bf 8f6f 	isb	sy
 800a93e:	f3bf 8f4f 	dsb	sy
 800a942:	603b      	str	r3, [r7, #0]
}
 800a944:	bf00      	nop
 800a946:	bf00      	nop
 800a948:	e7fd      	b.n	800a946 <xTaskIncrementTick+0x46>
 800a94a:	4b41      	ldr	r3, [pc, #260]	@ (800aa50 <xTaskIncrementTick+0x150>)
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	60fb      	str	r3, [r7, #12]
 800a950:	4b40      	ldr	r3, [pc, #256]	@ (800aa54 <xTaskIncrementTick+0x154>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a3e      	ldr	r2, [pc, #248]	@ (800aa50 <xTaskIncrementTick+0x150>)
 800a956:	6013      	str	r3, [r2, #0]
 800a958:	4a3e      	ldr	r2, [pc, #248]	@ (800aa54 <xTaskIncrementTick+0x154>)
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	4b3e      	ldr	r3, [pc, #248]	@ (800aa58 <xTaskIncrementTick+0x158>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	3301      	adds	r3, #1
 800a964:	4a3c      	ldr	r2, [pc, #240]	@ (800aa58 <xTaskIncrementTick+0x158>)
 800a966:	6013      	str	r3, [r2, #0]
 800a968:	f000 f9a4 	bl	800acb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a96c:	4b3b      	ldr	r3, [pc, #236]	@ (800aa5c <xTaskIncrementTick+0x15c>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	693a      	ldr	r2, [r7, #16]
 800a972:	429a      	cmp	r2, r3
 800a974:	d348      	bcc.n	800aa08 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a976:	4b36      	ldr	r3, [pc, #216]	@ (800aa50 <xTaskIncrementTick+0x150>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d104      	bne.n	800a98a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a980:	4b36      	ldr	r3, [pc, #216]	@ (800aa5c <xTaskIncrementTick+0x15c>)
 800a982:	f04f 32ff 	mov.w	r2, #4294967295
 800a986:	601a      	str	r2, [r3, #0]
					break;
 800a988:	e03e      	b.n	800aa08 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a98a:	4b31      	ldr	r3, [pc, #196]	@ (800aa50 <xTaskIncrementTick+0x150>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	68db      	ldr	r3, [r3, #12]
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d203      	bcs.n	800a9aa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9a2:	4a2e      	ldr	r2, [pc, #184]	@ (800aa5c <xTaskIncrementTick+0x15c>)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9a8:	e02e      	b.n	800aa08 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	3304      	adds	r3, #4
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7ff fcb6 	bl	800a320 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d004      	beq.n	800a9c6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	3318      	adds	r3, #24
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7ff fcad 	bl	800a320 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	409a      	lsls	r2, r3
 800a9ce:	4b24      	ldr	r3, [pc, #144]	@ (800aa60 <xTaskIncrementTick+0x160>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	4a22      	ldr	r2, [pc, #136]	@ (800aa60 <xTaskIncrementTick+0x160>)
 800a9d6:	6013      	str	r3, [r2, #0]
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9dc:	4613      	mov	r3, r2
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	4413      	add	r3, r2
 800a9e2:	009b      	lsls	r3, r3, #2
 800a9e4:	4a1f      	ldr	r2, [pc, #124]	@ (800aa64 <xTaskIncrementTick+0x164>)
 800a9e6:	441a      	add	r2, r3
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	3304      	adds	r3, #4
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	4610      	mov	r0, r2
 800a9f0:	f7ff fc72 	bl	800a2d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9f8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa68 <xTaskIncrementTick+0x168>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d3b9      	bcc.n	800a976 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aa02:	2301      	movs	r3, #1
 800aa04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa06:	e7b6      	b.n	800a976 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa08:	4b17      	ldr	r3, [pc, #92]	@ (800aa68 <xTaskIncrementTick+0x168>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa0e:	4915      	ldr	r1, [pc, #84]	@ (800aa64 <xTaskIncrementTick+0x164>)
 800aa10:	4613      	mov	r3, r2
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	4413      	add	r3, r2
 800aa16:	009b      	lsls	r3, r3, #2
 800aa18:	440b      	add	r3, r1
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	d901      	bls.n	800aa24 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800aa20:	2301      	movs	r3, #1
 800aa22:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aa24:	4b11      	ldr	r3, [pc, #68]	@ (800aa6c <xTaskIncrementTick+0x16c>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d007      	beq.n	800aa3c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	617b      	str	r3, [r7, #20]
 800aa30:	e004      	b.n	800aa3c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aa32:	4b0f      	ldr	r3, [pc, #60]	@ (800aa70 <xTaskIncrementTick+0x170>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	3301      	adds	r3, #1
 800aa38:	4a0d      	ldr	r2, [pc, #52]	@ (800aa70 <xTaskIncrementTick+0x170>)
 800aa3a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aa3c:	697b      	ldr	r3, [r7, #20]
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3718      	adds	r7, #24
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	240009e0 	.word	0x240009e0
 800aa4c:	240009bc 	.word	0x240009bc
 800aa50:	24000970 	.word	0x24000970
 800aa54:	24000974 	.word	0x24000974
 800aa58:	240009d0 	.word	0x240009d0
 800aa5c:	240009d8 	.word	0x240009d8
 800aa60:	240009c0 	.word	0x240009c0
 800aa64:	240008bc 	.word	0x240008bc
 800aa68:	240008b8 	.word	0x240008b8
 800aa6c:	240009cc 	.word	0x240009cc
 800aa70:	240009c8 	.word	0x240009c8

0800aa74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aa74:	b480      	push	{r7}
 800aa76:	b087      	sub	sp, #28
 800aa78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aa7a:	4b2a      	ldr	r3, [pc, #168]	@ (800ab24 <vTaskSwitchContext+0xb0>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d003      	beq.n	800aa8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aa82:	4b29      	ldr	r3, [pc, #164]	@ (800ab28 <vTaskSwitchContext+0xb4>)
 800aa84:	2201      	movs	r2, #1
 800aa86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aa88:	e045      	b.n	800ab16 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800aa8a:	4b27      	ldr	r3, [pc, #156]	@ (800ab28 <vTaskSwitchContext+0xb4>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa90:	4b26      	ldr	r3, [pc, #152]	@ (800ab2c <vTaskSwitchContext+0xb8>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	fab3 f383 	clz	r3, r3
 800aa9c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aa9e:	7afb      	ldrb	r3, [r7, #11]
 800aaa0:	f1c3 031f 	rsb	r3, r3, #31
 800aaa4:	617b      	str	r3, [r7, #20]
 800aaa6:	4922      	ldr	r1, [pc, #136]	@ (800ab30 <vTaskSwitchContext+0xbc>)
 800aaa8:	697a      	ldr	r2, [r7, #20]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	009b      	lsls	r3, r3, #2
 800aaae:	4413      	add	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	440b      	add	r3, r1
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d10b      	bne.n	800aad2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800aaba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aabe:	f383 8811 	msr	BASEPRI, r3
 800aac2:	f3bf 8f6f 	isb	sy
 800aac6:	f3bf 8f4f 	dsb	sy
 800aaca:	607b      	str	r3, [r7, #4]
}
 800aacc:	bf00      	nop
 800aace:	bf00      	nop
 800aad0:	e7fd      	b.n	800aace <vTaskSwitchContext+0x5a>
 800aad2:	697a      	ldr	r2, [r7, #20]
 800aad4:	4613      	mov	r3, r2
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	4413      	add	r3, r2
 800aada:	009b      	lsls	r3, r3, #2
 800aadc:	4a14      	ldr	r2, [pc, #80]	@ (800ab30 <vTaskSwitchContext+0xbc>)
 800aade:	4413      	add	r3, r2
 800aae0:	613b      	str	r3, [r7, #16]
 800aae2:	693b      	ldr	r3, [r7, #16]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	685a      	ldr	r2, [r3, #4]
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	605a      	str	r2, [r3, #4]
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	3308      	adds	r3, #8
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d104      	bne.n	800ab02 <vTaskSwitchContext+0x8e>
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	685a      	ldr	r2, [r3, #4]
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	605a      	str	r2, [r3, #4]
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	68db      	ldr	r3, [r3, #12]
 800ab08:	4a0a      	ldr	r2, [pc, #40]	@ (800ab34 <vTaskSwitchContext+0xc0>)
 800ab0a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ab0c:	4b09      	ldr	r3, [pc, #36]	@ (800ab34 <vTaskSwitchContext+0xc0>)
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	334c      	adds	r3, #76	@ 0x4c
 800ab12:	4a09      	ldr	r2, [pc, #36]	@ (800ab38 <vTaskSwitchContext+0xc4>)
 800ab14:	6013      	str	r3, [r2, #0]
}
 800ab16:	bf00      	nop
 800ab18:	371c      	adds	r7, #28
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	240009e0 	.word	0x240009e0
 800ab28:	240009cc 	.word	0x240009cc
 800ab2c:	240009c0 	.word	0x240009c0
 800ab30:	240008bc 	.word	0x240008bc
 800ab34:	240008b8 	.word	0x240008b8
 800ab38:	24000020 	.word	0x24000020

0800ab3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ab44:	f000 f852 	bl	800abec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ab48:	4b06      	ldr	r3, [pc, #24]	@ (800ab64 <prvIdleTask+0x28>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d9f9      	bls.n	800ab44 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ab50:	4b05      	ldr	r3, [pc, #20]	@ (800ab68 <prvIdleTask+0x2c>)
 800ab52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab56:	601a      	str	r2, [r3, #0]
 800ab58:	f3bf 8f4f 	dsb	sy
 800ab5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ab60:	e7f0      	b.n	800ab44 <prvIdleTask+0x8>
 800ab62:	bf00      	nop
 800ab64:	240008bc 	.word	0x240008bc
 800ab68:	e000ed04 	.word	0xe000ed04

0800ab6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b082      	sub	sp, #8
 800ab70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ab72:	2300      	movs	r3, #0
 800ab74:	607b      	str	r3, [r7, #4]
 800ab76:	e00c      	b.n	800ab92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	4613      	mov	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4a12      	ldr	r2, [pc, #72]	@ (800abcc <prvInitialiseTaskLists+0x60>)
 800ab84:	4413      	add	r3, r2
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff fb79 	bl	800a27e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	607b      	str	r3, [r7, #4]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2b06      	cmp	r3, #6
 800ab96:	d9ef      	bls.n	800ab78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ab98:	480d      	ldr	r0, [pc, #52]	@ (800abd0 <prvInitialiseTaskLists+0x64>)
 800ab9a:	f7ff fb70 	bl	800a27e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ab9e:	480d      	ldr	r0, [pc, #52]	@ (800abd4 <prvInitialiseTaskLists+0x68>)
 800aba0:	f7ff fb6d 	bl	800a27e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aba4:	480c      	ldr	r0, [pc, #48]	@ (800abd8 <prvInitialiseTaskLists+0x6c>)
 800aba6:	f7ff fb6a 	bl	800a27e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800abaa:	480c      	ldr	r0, [pc, #48]	@ (800abdc <prvInitialiseTaskLists+0x70>)
 800abac:	f7ff fb67 	bl	800a27e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800abb0:	480b      	ldr	r0, [pc, #44]	@ (800abe0 <prvInitialiseTaskLists+0x74>)
 800abb2:	f7ff fb64 	bl	800a27e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800abb6:	4b0b      	ldr	r3, [pc, #44]	@ (800abe4 <prvInitialiseTaskLists+0x78>)
 800abb8:	4a05      	ldr	r2, [pc, #20]	@ (800abd0 <prvInitialiseTaskLists+0x64>)
 800abba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800abbc:	4b0a      	ldr	r3, [pc, #40]	@ (800abe8 <prvInitialiseTaskLists+0x7c>)
 800abbe:	4a05      	ldr	r2, [pc, #20]	@ (800abd4 <prvInitialiseTaskLists+0x68>)
 800abc0:	601a      	str	r2, [r3, #0]
}
 800abc2:	bf00      	nop
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	240008bc 	.word	0x240008bc
 800abd0:	24000948 	.word	0x24000948
 800abd4:	2400095c 	.word	0x2400095c
 800abd8:	24000978 	.word	0x24000978
 800abdc:	2400098c 	.word	0x2400098c
 800abe0:	240009a4 	.word	0x240009a4
 800abe4:	24000970 	.word	0x24000970
 800abe8:	24000974 	.word	0x24000974

0800abec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b082      	sub	sp, #8
 800abf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800abf2:	e019      	b.n	800ac28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800abf4:	f000 f9b0 	bl	800af58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abf8:	4b10      	ldr	r3, [pc, #64]	@ (800ac3c <prvCheckTasksWaitingTermination+0x50>)
 800abfa:	68db      	ldr	r3, [r3, #12]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	3304      	adds	r3, #4
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7ff fb8b 	bl	800a320 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ac0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac40 <prvCheckTasksWaitingTermination+0x54>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	3b01      	subs	r3, #1
 800ac10:	4a0b      	ldr	r2, [pc, #44]	@ (800ac40 <prvCheckTasksWaitingTermination+0x54>)
 800ac12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ac14:	4b0b      	ldr	r3, [pc, #44]	@ (800ac44 <prvCheckTasksWaitingTermination+0x58>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	4a0a      	ldr	r2, [pc, #40]	@ (800ac44 <prvCheckTasksWaitingTermination+0x58>)
 800ac1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ac1e:	f000 f9cd 	bl	800afbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 f810 	bl	800ac48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ac28:	4b06      	ldr	r3, [pc, #24]	@ (800ac44 <prvCheckTasksWaitingTermination+0x58>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d1e1      	bne.n	800abf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ac30:	bf00      	nop
 800ac32:	bf00      	nop
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	2400098c 	.word	0x2400098c
 800ac40:	240009b8 	.word	0x240009b8
 800ac44:	240009a0 	.word	0x240009a0

0800ac48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	334c      	adds	r3, #76	@ 0x4c
 800ac54:	4618      	mov	r0, r3
 800ac56:	f000 fe5d 	bl	800b914 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d108      	bne.n	800ac76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f000 fb23 	bl	800b2b4 <vPortFree>
				vPortFree( pxTCB );
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 fb20 	bl	800b2b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ac74:	e019      	b.n	800acaa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ac7c:	2b01      	cmp	r3, #1
 800ac7e:	d103      	bne.n	800ac88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 fb17 	bl	800b2b4 <vPortFree>
	}
 800ac86:	e010      	b.n	800acaa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d00b      	beq.n	800acaa <prvDeleteTCB+0x62>
	__asm volatile
 800ac92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac96:	f383 8811 	msr	BASEPRI, r3
 800ac9a:	f3bf 8f6f 	isb	sy
 800ac9e:	f3bf 8f4f 	dsb	sy
 800aca2:	60fb      	str	r3, [r7, #12]
}
 800aca4:	bf00      	nop
 800aca6:	bf00      	nop
 800aca8:	e7fd      	b.n	800aca6 <prvDeleteTCB+0x5e>
	}
 800acaa:	bf00      	nop
 800acac:	3710      	adds	r7, #16
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
	...

0800acb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acba:	4b0c      	ldr	r3, [pc, #48]	@ (800acec <prvResetNextTaskUnblockTime+0x38>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d104      	bne.n	800acce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800acc4:	4b0a      	ldr	r3, [pc, #40]	@ (800acf0 <prvResetNextTaskUnblockTime+0x3c>)
 800acc6:	f04f 32ff 	mov.w	r2, #4294967295
 800acca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800accc:	e008      	b.n	800ace0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acce:	4b07      	ldr	r3, [pc, #28]	@ (800acec <prvResetNextTaskUnblockTime+0x38>)
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	4a04      	ldr	r2, [pc, #16]	@ (800acf0 <prvResetNextTaskUnblockTime+0x3c>)
 800acde:	6013      	str	r3, [r2, #0]
}
 800ace0:	bf00      	nop
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr
 800acec:	24000970 	.word	0x24000970
 800acf0:	240009d8 	.word	0x240009d8

0800acf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800acf4:	b480      	push	{r7}
 800acf6:	b085      	sub	sp, #20
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	60f8      	str	r0, [r7, #12]
 800acfc:	60b9      	str	r1, [r7, #8]
 800acfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	3b04      	subs	r3, #4
 800ad04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ad0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	3b04      	subs	r3, #4
 800ad12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	f023 0201 	bic.w	r2, r3, #1
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	3b04      	subs	r3, #4
 800ad22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ad24:	4a0c      	ldr	r2, [pc, #48]	@ (800ad58 <pxPortInitialiseStack+0x64>)
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3b14      	subs	r3, #20
 800ad2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ad30:	687a      	ldr	r2, [r7, #4]
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	3b04      	subs	r3, #4
 800ad3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f06f 0202 	mvn.w	r2, #2
 800ad42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	3b20      	subs	r3, #32
 800ad48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3714      	adds	r7, #20
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	0800ad5d 	.word	0x0800ad5d

0800ad5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b085      	sub	sp, #20
 800ad60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ad62:	2300      	movs	r3, #0
 800ad64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ad66:	4b13      	ldr	r3, [pc, #76]	@ (800adb4 <prvTaskExitError+0x58>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad6e:	d00b      	beq.n	800ad88 <prvTaskExitError+0x2c>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	60fb      	str	r3, [r7, #12]
}
 800ad82:	bf00      	nop
 800ad84:	bf00      	nop
 800ad86:	e7fd      	b.n	800ad84 <prvTaskExitError+0x28>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8c:	f383 8811 	msr	BASEPRI, r3
 800ad90:	f3bf 8f6f 	isb	sy
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	60bb      	str	r3, [r7, #8]
}
 800ad9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ad9c:	bf00      	nop
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d0fc      	beq.n	800ad9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ada4:	bf00      	nop
 800ada6:	bf00      	nop
 800ada8:	3714      	adds	r7, #20
 800adaa:	46bd      	mov	sp, r7
 800adac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb0:	4770      	bx	lr
 800adb2:	bf00      	nop
 800adb4:	24000010 	.word	0x24000010
	...

0800adc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800adc0:	4b07      	ldr	r3, [pc, #28]	@ (800ade0 <pxCurrentTCBConst2>)
 800adc2:	6819      	ldr	r1, [r3, #0]
 800adc4:	6808      	ldr	r0, [r1, #0]
 800adc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adca:	f380 8809 	msr	PSP, r0
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	f04f 0000 	mov.w	r0, #0
 800add6:	f380 8811 	msr	BASEPRI, r0
 800adda:	4770      	bx	lr
 800addc:	f3af 8000 	nop.w

0800ade0 <pxCurrentTCBConst2>:
 800ade0:	240008b8 	.word	0x240008b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ade4:	bf00      	nop
 800ade6:	bf00      	nop

0800ade8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ade8:	4808      	ldr	r0, [pc, #32]	@ (800ae0c <prvPortStartFirstTask+0x24>)
 800adea:	6800      	ldr	r0, [r0, #0]
 800adec:	6800      	ldr	r0, [r0, #0]
 800adee:	f380 8808 	msr	MSP, r0
 800adf2:	f04f 0000 	mov.w	r0, #0
 800adf6:	f380 8814 	msr	CONTROL, r0
 800adfa:	b662      	cpsie	i
 800adfc:	b661      	cpsie	f
 800adfe:	f3bf 8f4f 	dsb	sy
 800ae02:	f3bf 8f6f 	isb	sy
 800ae06:	df00      	svc	0
 800ae08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ae0a:	bf00      	nop
 800ae0c:	e000ed08 	.word	0xe000ed08

0800ae10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b086      	sub	sp, #24
 800ae14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ae16:	4b47      	ldr	r3, [pc, #284]	@ (800af34 <xPortStartScheduler+0x124>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	4a47      	ldr	r2, [pc, #284]	@ (800af38 <xPortStartScheduler+0x128>)
 800ae1c:	4293      	cmp	r3, r2
 800ae1e:	d10b      	bne.n	800ae38 <xPortStartScheduler+0x28>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	613b      	str	r3, [r7, #16]
}
 800ae32:	bf00      	nop
 800ae34:	bf00      	nop
 800ae36:	e7fd      	b.n	800ae34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ae38:	4b3e      	ldr	r3, [pc, #248]	@ (800af34 <xPortStartScheduler+0x124>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a3f      	ldr	r2, [pc, #252]	@ (800af3c <xPortStartScheduler+0x12c>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d10b      	bne.n	800ae5a <xPortStartScheduler+0x4a>
	__asm volatile
 800ae42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae46:	f383 8811 	msr	BASEPRI, r3
 800ae4a:	f3bf 8f6f 	isb	sy
 800ae4e:	f3bf 8f4f 	dsb	sy
 800ae52:	60fb      	str	r3, [r7, #12]
}
 800ae54:	bf00      	nop
 800ae56:	bf00      	nop
 800ae58:	e7fd      	b.n	800ae56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ae5a:	4b39      	ldr	r3, [pc, #228]	@ (800af40 <xPortStartScheduler+0x130>)
 800ae5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	b2db      	uxtb	r3, r3
 800ae64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	22ff      	movs	r2, #255	@ 0xff
 800ae6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ae74:	78fb      	ldrb	r3, [r7, #3]
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ae7c:	b2da      	uxtb	r2, r3
 800ae7e:	4b31      	ldr	r3, [pc, #196]	@ (800af44 <xPortStartScheduler+0x134>)
 800ae80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ae82:	4b31      	ldr	r3, [pc, #196]	@ (800af48 <xPortStartScheduler+0x138>)
 800ae84:	2207      	movs	r2, #7
 800ae86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae88:	e009      	b.n	800ae9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ae8a:	4b2f      	ldr	r3, [pc, #188]	@ (800af48 <xPortStartScheduler+0x138>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	3b01      	subs	r3, #1
 800ae90:	4a2d      	ldr	r2, [pc, #180]	@ (800af48 <xPortStartScheduler+0x138>)
 800ae92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ae94:	78fb      	ldrb	r3, [r7, #3]
 800ae96:	b2db      	uxtb	r3, r3
 800ae98:	005b      	lsls	r3, r3, #1
 800ae9a:	b2db      	uxtb	r3, r3
 800ae9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ae9e:	78fb      	ldrb	r3, [r7, #3]
 800aea0:	b2db      	uxtb	r3, r3
 800aea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aea6:	2b80      	cmp	r3, #128	@ 0x80
 800aea8:	d0ef      	beq.n	800ae8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aeaa:	4b27      	ldr	r3, [pc, #156]	@ (800af48 <xPortStartScheduler+0x138>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f1c3 0307 	rsb	r3, r3, #7
 800aeb2:	2b04      	cmp	r3, #4
 800aeb4:	d00b      	beq.n	800aece <xPortStartScheduler+0xbe>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	60bb      	str	r3, [r7, #8]
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	e7fd      	b.n	800aeca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aece:	4b1e      	ldr	r3, [pc, #120]	@ (800af48 <xPortStartScheduler+0x138>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	021b      	lsls	r3, r3, #8
 800aed4:	4a1c      	ldr	r2, [pc, #112]	@ (800af48 <xPortStartScheduler+0x138>)
 800aed6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aed8:	4b1b      	ldr	r3, [pc, #108]	@ (800af48 <xPortStartScheduler+0x138>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aee0:	4a19      	ldr	r2, [pc, #100]	@ (800af48 <xPortStartScheduler+0x138>)
 800aee2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	b2da      	uxtb	r2, r3
 800aee8:	697b      	ldr	r3, [r7, #20]
 800aeea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aeec:	4b17      	ldr	r3, [pc, #92]	@ (800af4c <xPortStartScheduler+0x13c>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a16      	ldr	r2, [pc, #88]	@ (800af4c <xPortStartScheduler+0x13c>)
 800aef2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aef6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800aef8:	4b14      	ldr	r3, [pc, #80]	@ (800af4c <xPortStartScheduler+0x13c>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4a13      	ldr	r2, [pc, #76]	@ (800af4c <xPortStartScheduler+0x13c>)
 800aefe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800af02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800af04:	f000 f8da 	bl	800b0bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800af08:	4b11      	ldr	r3, [pc, #68]	@ (800af50 <xPortStartScheduler+0x140>)
 800af0a:	2200      	movs	r2, #0
 800af0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800af0e:	f000 f8f9 	bl	800b104 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800af12:	4b10      	ldr	r3, [pc, #64]	@ (800af54 <xPortStartScheduler+0x144>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a0f      	ldr	r2, [pc, #60]	@ (800af54 <xPortStartScheduler+0x144>)
 800af18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800af1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800af1e:	f7ff ff63 	bl	800ade8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800af22:	f7ff fda7 	bl	800aa74 <vTaskSwitchContext>
	prvTaskExitError();
 800af26:	f7ff ff19 	bl	800ad5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3718      	adds	r7, #24
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}
 800af34:	e000ed00 	.word	0xe000ed00
 800af38:	410fc271 	.word	0x410fc271
 800af3c:	410fc270 	.word	0x410fc270
 800af40:	e000e400 	.word	0xe000e400
 800af44:	240009e4 	.word	0x240009e4
 800af48:	240009e8 	.word	0x240009e8
 800af4c:	e000ed20 	.word	0xe000ed20
 800af50:	24000010 	.word	0x24000010
 800af54:	e000ef34 	.word	0xe000ef34

0800af58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800af58:	b480      	push	{r7}
 800af5a:	b083      	sub	sp, #12
 800af5c:	af00      	add	r7, sp, #0
	__asm volatile
 800af5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af62:	f383 8811 	msr	BASEPRI, r3
 800af66:	f3bf 8f6f 	isb	sy
 800af6a:	f3bf 8f4f 	dsb	sy
 800af6e:	607b      	str	r3, [r7, #4]
}
 800af70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800af72:	4b10      	ldr	r3, [pc, #64]	@ (800afb4 <vPortEnterCritical+0x5c>)
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	3301      	adds	r3, #1
 800af78:	4a0e      	ldr	r2, [pc, #56]	@ (800afb4 <vPortEnterCritical+0x5c>)
 800af7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800af7c:	4b0d      	ldr	r3, [pc, #52]	@ (800afb4 <vPortEnterCritical+0x5c>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	2b01      	cmp	r3, #1
 800af82:	d110      	bne.n	800afa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800af84:	4b0c      	ldr	r3, [pc, #48]	@ (800afb8 <vPortEnterCritical+0x60>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d00b      	beq.n	800afa6 <vPortEnterCritical+0x4e>
	__asm volatile
 800af8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af92:	f383 8811 	msr	BASEPRI, r3
 800af96:	f3bf 8f6f 	isb	sy
 800af9a:	f3bf 8f4f 	dsb	sy
 800af9e:	603b      	str	r3, [r7, #0]
}
 800afa0:	bf00      	nop
 800afa2:	bf00      	nop
 800afa4:	e7fd      	b.n	800afa2 <vPortEnterCritical+0x4a>
	}
}
 800afa6:	bf00      	nop
 800afa8:	370c      	adds	r7, #12
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr
 800afb2:	bf00      	nop
 800afb4:	24000010 	.word	0x24000010
 800afb8:	e000ed04 	.word	0xe000ed04

0800afbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800afbc:	b480      	push	{r7}
 800afbe:	b083      	sub	sp, #12
 800afc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800afc2:	4b12      	ldr	r3, [pc, #72]	@ (800b00c <vPortExitCritical+0x50>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d10b      	bne.n	800afe2 <vPortExitCritical+0x26>
	__asm volatile
 800afca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afce:	f383 8811 	msr	BASEPRI, r3
 800afd2:	f3bf 8f6f 	isb	sy
 800afd6:	f3bf 8f4f 	dsb	sy
 800afda:	607b      	str	r3, [r7, #4]
}
 800afdc:	bf00      	nop
 800afde:	bf00      	nop
 800afe0:	e7fd      	b.n	800afde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800afe2:	4b0a      	ldr	r3, [pc, #40]	@ (800b00c <vPortExitCritical+0x50>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	3b01      	subs	r3, #1
 800afe8:	4a08      	ldr	r2, [pc, #32]	@ (800b00c <vPortExitCritical+0x50>)
 800afea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800afec:	4b07      	ldr	r3, [pc, #28]	@ (800b00c <vPortExitCritical+0x50>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d105      	bne.n	800b000 <vPortExitCritical+0x44>
 800aff4:	2300      	movs	r3, #0
 800aff6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800affe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b000:	bf00      	nop
 800b002:	370c      	adds	r7, #12
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr
 800b00c:	24000010 	.word	0x24000010

0800b010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b010:	f3ef 8009 	mrs	r0, PSP
 800b014:	f3bf 8f6f 	isb	sy
 800b018:	4b15      	ldr	r3, [pc, #84]	@ (800b070 <pxCurrentTCBConst>)
 800b01a:	681a      	ldr	r2, [r3, #0]
 800b01c:	f01e 0f10 	tst.w	lr, #16
 800b020:	bf08      	it	eq
 800b022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02a:	6010      	str	r0, [r2, #0]
 800b02c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b030:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b034:	f380 8811 	msr	BASEPRI, r0
 800b038:	f3bf 8f4f 	dsb	sy
 800b03c:	f3bf 8f6f 	isb	sy
 800b040:	f7ff fd18 	bl	800aa74 <vTaskSwitchContext>
 800b044:	f04f 0000 	mov.w	r0, #0
 800b048:	f380 8811 	msr	BASEPRI, r0
 800b04c:	bc09      	pop	{r0, r3}
 800b04e:	6819      	ldr	r1, [r3, #0]
 800b050:	6808      	ldr	r0, [r1, #0]
 800b052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b056:	f01e 0f10 	tst.w	lr, #16
 800b05a:	bf08      	it	eq
 800b05c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b060:	f380 8809 	msr	PSP, r0
 800b064:	f3bf 8f6f 	isb	sy
 800b068:	4770      	bx	lr
 800b06a:	bf00      	nop
 800b06c:	f3af 8000 	nop.w

0800b070 <pxCurrentTCBConst>:
 800b070:	240008b8 	.word	0x240008b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b074:	bf00      	nop
 800b076:	bf00      	nop

0800b078 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
	__asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	607b      	str	r3, [r7, #4]
}
 800b090:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b092:	f7ff fc35 	bl	800a900 <xTaskIncrementTick>
 800b096:	4603      	mov	r3, r0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d003      	beq.n	800b0a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b09c:	4b06      	ldr	r3, [pc, #24]	@ (800b0b8 <SysTick_Handler+0x40>)
 800b09e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0a2:	601a      	str	r2, [r3, #0]
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	f383 8811 	msr	BASEPRI, r3
}
 800b0ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b0b0:	bf00      	nop
 800b0b2:	3708      	adds	r7, #8
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bd80      	pop	{r7, pc}
 800b0b8:	e000ed04 	.word	0xe000ed04

0800b0bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b0bc:	b480      	push	{r7}
 800b0be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b0c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b0f0 <vPortSetupTimerInterrupt+0x34>)
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b0c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b0f4 <vPortSetupTimerInterrupt+0x38>)
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b0cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b0f8 <vPortSetupTimerInterrupt+0x3c>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a0a      	ldr	r2, [pc, #40]	@ (800b0fc <vPortSetupTimerInterrupt+0x40>)
 800b0d2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0d6:	099b      	lsrs	r3, r3, #6
 800b0d8:	4a09      	ldr	r2, [pc, #36]	@ (800b100 <vPortSetupTimerInterrupt+0x44>)
 800b0da:	3b01      	subs	r3, #1
 800b0dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b0de:	4b04      	ldr	r3, [pc, #16]	@ (800b0f0 <vPortSetupTimerInterrupt+0x34>)
 800b0e0:	2207      	movs	r2, #7
 800b0e2:	601a      	str	r2, [r3, #0]
}
 800b0e4:	bf00      	nop
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop
 800b0f0:	e000e010 	.word	0xe000e010
 800b0f4:	e000e018 	.word	0xe000e018
 800b0f8:	24000000 	.word	0x24000000
 800b0fc:	10624dd3 	.word	0x10624dd3
 800b100:	e000e014 	.word	0xe000e014

0800b104 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b104:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b114 <vPortEnableVFP+0x10>
 800b108:	6801      	ldr	r1, [r0, #0]
 800b10a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b10e:	6001      	str	r1, [r0, #0]
 800b110:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b112:	bf00      	nop
 800b114:	e000ed88 	.word	0xe000ed88

0800b118 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b08a      	sub	sp, #40	@ 0x28
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b120:	2300      	movs	r3, #0
 800b122:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b124:	f7ff fb40 	bl	800a7a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b128:	4b5c      	ldr	r3, [pc, #368]	@ (800b29c <pvPortMalloc+0x184>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d101      	bne.n	800b134 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b130:	f000 f924 	bl	800b37c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b134:	4b5a      	ldr	r3, [pc, #360]	@ (800b2a0 <pvPortMalloc+0x188>)
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	4013      	ands	r3, r2
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f040 8095 	bne.w	800b26c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d01e      	beq.n	800b186 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b148:	2208      	movs	r2, #8
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	4413      	add	r3, r2
 800b14e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f003 0307 	and.w	r3, r3, #7
 800b156:	2b00      	cmp	r3, #0
 800b158:	d015      	beq.n	800b186 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f023 0307 	bic.w	r3, r3, #7
 800b160:	3308      	adds	r3, #8
 800b162:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f003 0307 	and.w	r3, r3, #7
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d00b      	beq.n	800b186 <pvPortMalloc+0x6e>
	__asm volatile
 800b16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	617b      	str	r3, [r7, #20]
}
 800b180:	bf00      	nop
 800b182:	bf00      	nop
 800b184:	e7fd      	b.n	800b182 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d06f      	beq.n	800b26c <pvPortMalloc+0x154>
 800b18c:	4b45      	ldr	r3, [pc, #276]	@ (800b2a4 <pvPortMalloc+0x18c>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	429a      	cmp	r2, r3
 800b194:	d86a      	bhi.n	800b26c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b196:	4b44      	ldr	r3, [pc, #272]	@ (800b2a8 <pvPortMalloc+0x190>)
 800b198:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b19a:	4b43      	ldr	r3, [pc, #268]	@ (800b2a8 <pvPortMalloc+0x190>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b1a0:	e004      	b.n	800b1ac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ae:	685b      	ldr	r3, [r3, #4]
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	429a      	cmp	r2, r3
 800b1b4:	d903      	bls.n	800b1be <pvPortMalloc+0xa6>
 800b1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d1f1      	bne.n	800b1a2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b1be:	4b37      	ldr	r3, [pc, #220]	@ (800b29c <pvPortMalloc+0x184>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1c4:	429a      	cmp	r2, r3
 800b1c6:	d051      	beq.n	800b26c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b1c8:	6a3b      	ldr	r3, [r7, #32]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2208      	movs	r2, #8
 800b1ce:	4413      	add	r3, r2
 800b1d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	6a3b      	ldr	r3, [r7, #32]
 800b1d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	685a      	ldr	r2, [r3, #4]
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	1ad2      	subs	r2, r2, r3
 800b1e2:	2308      	movs	r3, #8
 800b1e4:	005b      	lsls	r3, r3, #1
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d920      	bls.n	800b22c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b1ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	f003 0307 	and.w	r3, r3, #7
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d00b      	beq.n	800b214 <pvPortMalloc+0xfc>
	__asm volatile
 800b1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b200:	f383 8811 	msr	BASEPRI, r3
 800b204:	f3bf 8f6f 	isb	sy
 800b208:	f3bf 8f4f 	dsb	sy
 800b20c:	613b      	str	r3, [r7, #16]
}
 800b20e:	bf00      	nop
 800b210:	bf00      	nop
 800b212:	e7fd      	b.n	800b210 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b216:	685a      	ldr	r2, [r3, #4]
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	1ad2      	subs	r2, r2, r3
 800b21c:	69bb      	ldr	r3, [r7, #24]
 800b21e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b226:	69b8      	ldr	r0, [r7, #24]
 800b228:	f000 f90a 	bl	800b440 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b22c:	4b1d      	ldr	r3, [pc, #116]	@ (800b2a4 <pvPortMalloc+0x18c>)
 800b22e:	681a      	ldr	r2, [r3, #0]
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	685b      	ldr	r3, [r3, #4]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	4a1b      	ldr	r2, [pc, #108]	@ (800b2a4 <pvPortMalloc+0x18c>)
 800b238:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b23a:	4b1a      	ldr	r3, [pc, #104]	@ (800b2a4 <pvPortMalloc+0x18c>)
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	4b1b      	ldr	r3, [pc, #108]	@ (800b2ac <pvPortMalloc+0x194>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	429a      	cmp	r2, r3
 800b244:	d203      	bcs.n	800b24e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b246:	4b17      	ldr	r3, [pc, #92]	@ (800b2a4 <pvPortMalloc+0x18c>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4a18      	ldr	r2, [pc, #96]	@ (800b2ac <pvPortMalloc+0x194>)
 800b24c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b250:	685a      	ldr	r2, [r3, #4]
 800b252:	4b13      	ldr	r3, [pc, #76]	@ (800b2a0 <pvPortMalloc+0x188>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	431a      	orrs	r2, r3
 800b258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b25a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b25e:	2200      	movs	r2, #0
 800b260:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b262:	4b13      	ldr	r3, [pc, #76]	@ (800b2b0 <pvPortMalloc+0x198>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	3301      	adds	r3, #1
 800b268:	4a11      	ldr	r2, [pc, #68]	@ (800b2b0 <pvPortMalloc+0x198>)
 800b26a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b26c:	f7ff faaa 	bl	800a7c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	f003 0307 	and.w	r3, r3, #7
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00b      	beq.n	800b292 <pvPortMalloc+0x17a>
	__asm volatile
 800b27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27e:	f383 8811 	msr	BASEPRI, r3
 800b282:	f3bf 8f6f 	isb	sy
 800b286:	f3bf 8f4f 	dsb	sy
 800b28a:	60fb      	str	r3, [r7, #12]
}
 800b28c:	bf00      	nop
 800b28e:	bf00      	nop
 800b290:	e7fd      	b.n	800b28e <pvPortMalloc+0x176>
	return pvReturn;
 800b292:	69fb      	ldr	r3, [r7, #28]
}
 800b294:	4618      	mov	r0, r3
 800b296:	3728      	adds	r7, #40	@ 0x28
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}
 800b29c:	240045f4 	.word	0x240045f4
 800b2a0:	24004608 	.word	0x24004608
 800b2a4:	240045f8 	.word	0x240045f8
 800b2a8:	240045ec 	.word	0x240045ec
 800b2ac:	240045fc 	.word	0x240045fc
 800b2b0:	24004600 	.word	0x24004600

0800b2b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b086      	sub	sp, #24
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d04f      	beq.n	800b366 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b2c6:	2308      	movs	r3, #8
 800b2c8:	425b      	negs	r3, r3
 800b2ca:	697a      	ldr	r2, [r7, #20]
 800b2cc:	4413      	add	r3, r2
 800b2ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	685a      	ldr	r2, [r3, #4]
 800b2d8:	4b25      	ldr	r3, [pc, #148]	@ (800b370 <vPortFree+0xbc>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4013      	ands	r3, r2
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d10b      	bne.n	800b2fa <vPortFree+0x46>
	__asm volatile
 800b2e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e6:	f383 8811 	msr	BASEPRI, r3
 800b2ea:	f3bf 8f6f 	isb	sy
 800b2ee:	f3bf 8f4f 	dsb	sy
 800b2f2:	60fb      	str	r3, [r7, #12]
}
 800b2f4:	bf00      	nop
 800b2f6:	bf00      	nop
 800b2f8:	e7fd      	b.n	800b2f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00b      	beq.n	800b31a <vPortFree+0x66>
	__asm volatile
 800b302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b306:	f383 8811 	msr	BASEPRI, r3
 800b30a:	f3bf 8f6f 	isb	sy
 800b30e:	f3bf 8f4f 	dsb	sy
 800b312:	60bb      	str	r3, [r7, #8]
}
 800b314:	bf00      	nop
 800b316:	bf00      	nop
 800b318:	e7fd      	b.n	800b316 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	685a      	ldr	r2, [r3, #4]
 800b31e:	4b14      	ldr	r3, [pc, #80]	@ (800b370 <vPortFree+0xbc>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4013      	ands	r3, r2
 800b324:	2b00      	cmp	r3, #0
 800b326:	d01e      	beq.n	800b366 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b328:	693b      	ldr	r3, [r7, #16]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d11a      	bne.n	800b366 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	685a      	ldr	r2, [r3, #4]
 800b334:	4b0e      	ldr	r3, [pc, #56]	@ (800b370 <vPortFree+0xbc>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	43db      	mvns	r3, r3
 800b33a:	401a      	ands	r2, r3
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b340:	f7ff fa32 	bl	800a7a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b344:	693b      	ldr	r3, [r7, #16]
 800b346:	685a      	ldr	r2, [r3, #4]
 800b348:	4b0a      	ldr	r3, [pc, #40]	@ (800b374 <vPortFree+0xc0>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4413      	add	r3, r2
 800b34e:	4a09      	ldr	r2, [pc, #36]	@ (800b374 <vPortFree+0xc0>)
 800b350:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b352:	6938      	ldr	r0, [r7, #16]
 800b354:	f000 f874 	bl	800b440 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b358:	4b07      	ldr	r3, [pc, #28]	@ (800b378 <vPortFree+0xc4>)
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	3301      	adds	r3, #1
 800b35e:	4a06      	ldr	r2, [pc, #24]	@ (800b378 <vPortFree+0xc4>)
 800b360:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b362:	f7ff fa2f 	bl	800a7c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b366:	bf00      	nop
 800b368:	3718      	adds	r7, #24
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	24004608 	.word	0x24004608
 800b374:	240045f8 	.word	0x240045f8
 800b378:	24004604 	.word	0x24004604

0800b37c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b37c:	b480      	push	{r7}
 800b37e:	b085      	sub	sp, #20
 800b380:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b382:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b386:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b388:	4b27      	ldr	r3, [pc, #156]	@ (800b428 <prvHeapInit+0xac>)
 800b38a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f003 0307 	and.w	r3, r3, #7
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00c      	beq.n	800b3b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	3307      	adds	r3, #7
 800b39a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	f023 0307 	bic.w	r3, r3, #7
 800b3a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b3a4:	68ba      	ldr	r2, [r7, #8]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	1ad3      	subs	r3, r2, r3
 800b3aa:	4a1f      	ldr	r2, [pc, #124]	@ (800b428 <prvHeapInit+0xac>)
 800b3ac:	4413      	add	r3, r2
 800b3ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b3b4:	4a1d      	ldr	r2, [pc, #116]	@ (800b42c <prvHeapInit+0xb0>)
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b3ba:	4b1c      	ldr	r3, [pc, #112]	@ (800b42c <prvHeapInit+0xb0>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	68ba      	ldr	r2, [r7, #8]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b3c8:	2208      	movs	r2, #8
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	1a9b      	subs	r3, r3, r2
 800b3ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	f023 0307 	bic.w	r3, r3, #7
 800b3d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4a15      	ldr	r2, [pc, #84]	@ (800b430 <prvHeapInit+0xb4>)
 800b3dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b3de:	4b14      	ldr	r3, [pc, #80]	@ (800b430 <prvHeapInit+0xb4>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b3e6:	4b12      	ldr	r3, [pc, #72]	@ (800b430 <prvHeapInit+0xb4>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	68fa      	ldr	r2, [r7, #12]
 800b3f6:	1ad2      	subs	r2, r2, r3
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3fc:	4b0c      	ldr	r3, [pc, #48]	@ (800b430 <prvHeapInit+0xb4>)
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	4a0a      	ldr	r2, [pc, #40]	@ (800b434 <prvHeapInit+0xb8>)
 800b40a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	4a09      	ldr	r2, [pc, #36]	@ (800b438 <prvHeapInit+0xbc>)
 800b412:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b414:	4b09      	ldr	r3, [pc, #36]	@ (800b43c <prvHeapInit+0xc0>)
 800b416:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b41a:	601a      	str	r2, [r3, #0]
}
 800b41c:	bf00      	nop
 800b41e:	3714      	adds	r7, #20
 800b420:	46bd      	mov	sp, r7
 800b422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b426:	4770      	bx	lr
 800b428:	240009ec 	.word	0x240009ec
 800b42c:	240045ec 	.word	0x240045ec
 800b430:	240045f4 	.word	0x240045f4
 800b434:	240045fc 	.word	0x240045fc
 800b438:	240045f8 	.word	0x240045f8
 800b43c:	24004608 	.word	0x24004608

0800b440 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b440:	b480      	push	{r7}
 800b442:	b085      	sub	sp, #20
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b448:	4b28      	ldr	r3, [pc, #160]	@ (800b4ec <prvInsertBlockIntoFreeList+0xac>)
 800b44a:	60fb      	str	r3, [r7, #12]
 800b44c:	e002      	b.n	800b454 <prvInsertBlockIntoFreeList+0x14>
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	60fb      	str	r3, [r7, #12]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d8f7      	bhi.n	800b44e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	4413      	add	r3, r2
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	429a      	cmp	r2, r3
 800b46e:	d108      	bne.n	800b482 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	685a      	ldr	r2, [r3, #4]
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	441a      	add	r2, r3
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	68ba      	ldr	r2, [r7, #8]
 800b48c:	441a      	add	r2, r3
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	429a      	cmp	r2, r3
 800b494:	d118      	bne.n	800b4c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	4b15      	ldr	r3, [pc, #84]	@ (800b4f0 <prvInsertBlockIntoFreeList+0xb0>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d00d      	beq.n	800b4be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	685a      	ldr	r2, [r3, #4]
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	441a      	add	r2, r3
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	681a      	ldr	r2, [r3, #0]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	601a      	str	r2, [r3, #0]
 800b4bc:	e008      	b.n	800b4d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b4be:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f0 <prvInsertBlockIntoFreeList+0xb0>)
 800b4c0:	681a      	ldr	r2, [r3, #0]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	601a      	str	r2, [r3, #0]
 800b4c6:	e003      	b.n	800b4d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681a      	ldr	r2, [r3, #0]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b4d0:	68fa      	ldr	r2, [r7, #12]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d002      	beq.n	800b4de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	687a      	ldr	r2, [r7, #4]
 800b4dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b4de:	bf00      	nop
 800b4e0:	3714      	adds	r7, #20
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr
 800b4ea:	bf00      	nop
 800b4ec:	240045ec 	.word	0x240045ec
 800b4f0:	240045f4 	.word	0x240045f4

0800b4f4 <std>:
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	b510      	push	{r4, lr}
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	e9c0 3300 	strd	r3, r3, [r0]
 800b4fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b502:	6083      	str	r3, [r0, #8]
 800b504:	8181      	strh	r1, [r0, #12]
 800b506:	6643      	str	r3, [r0, #100]	@ 0x64
 800b508:	81c2      	strh	r2, [r0, #14]
 800b50a:	6183      	str	r3, [r0, #24]
 800b50c:	4619      	mov	r1, r3
 800b50e:	2208      	movs	r2, #8
 800b510:	305c      	adds	r0, #92	@ 0x5c
 800b512:	f000 f9e7 	bl	800b8e4 <memset>
 800b516:	4b0d      	ldr	r3, [pc, #52]	@ (800b54c <std+0x58>)
 800b518:	6263      	str	r3, [r4, #36]	@ 0x24
 800b51a:	4b0d      	ldr	r3, [pc, #52]	@ (800b550 <std+0x5c>)
 800b51c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b51e:	4b0d      	ldr	r3, [pc, #52]	@ (800b554 <std+0x60>)
 800b520:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b522:	4b0d      	ldr	r3, [pc, #52]	@ (800b558 <std+0x64>)
 800b524:	6323      	str	r3, [r4, #48]	@ 0x30
 800b526:	4b0d      	ldr	r3, [pc, #52]	@ (800b55c <std+0x68>)
 800b528:	6224      	str	r4, [r4, #32]
 800b52a:	429c      	cmp	r4, r3
 800b52c:	d006      	beq.n	800b53c <std+0x48>
 800b52e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b532:	4294      	cmp	r4, r2
 800b534:	d002      	beq.n	800b53c <std+0x48>
 800b536:	33d0      	adds	r3, #208	@ 0xd0
 800b538:	429c      	cmp	r4, r3
 800b53a:	d105      	bne.n	800b548 <std+0x54>
 800b53c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b544:	f000 ba9c 	b.w	800ba80 <__retarget_lock_init_recursive>
 800b548:	bd10      	pop	{r4, pc}
 800b54a:	bf00      	nop
 800b54c:	0800b735 	.word	0x0800b735
 800b550:	0800b757 	.word	0x0800b757
 800b554:	0800b78f 	.word	0x0800b78f
 800b558:	0800b7b3 	.word	0x0800b7b3
 800b55c:	2400460c 	.word	0x2400460c

0800b560 <stdio_exit_handler>:
 800b560:	4a02      	ldr	r2, [pc, #8]	@ (800b56c <stdio_exit_handler+0xc>)
 800b562:	4903      	ldr	r1, [pc, #12]	@ (800b570 <stdio_exit_handler+0x10>)
 800b564:	4803      	ldr	r0, [pc, #12]	@ (800b574 <stdio_exit_handler+0x14>)
 800b566:	f000 b869 	b.w	800b63c <_fwalk_sglue>
 800b56a:	bf00      	nop
 800b56c:	24000014 	.word	0x24000014
 800b570:	0800bd9d 	.word	0x0800bd9d
 800b574:	24000024 	.word	0x24000024

0800b578 <cleanup_stdio>:
 800b578:	6841      	ldr	r1, [r0, #4]
 800b57a:	4b0c      	ldr	r3, [pc, #48]	@ (800b5ac <cleanup_stdio+0x34>)
 800b57c:	4299      	cmp	r1, r3
 800b57e:	b510      	push	{r4, lr}
 800b580:	4604      	mov	r4, r0
 800b582:	d001      	beq.n	800b588 <cleanup_stdio+0x10>
 800b584:	f000 fc0a 	bl	800bd9c <_fflush_r>
 800b588:	68a1      	ldr	r1, [r4, #8]
 800b58a:	4b09      	ldr	r3, [pc, #36]	@ (800b5b0 <cleanup_stdio+0x38>)
 800b58c:	4299      	cmp	r1, r3
 800b58e:	d002      	beq.n	800b596 <cleanup_stdio+0x1e>
 800b590:	4620      	mov	r0, r4
 800b592:	f000 fc03 	bl	800bd9c <_fflush_r>
 800b596:	68e1      	ldr	r1, [r4, #12]
 800b598:	4b06      	ldr	r3, [pc, #24]	@ (800b5b4 <cleanup_stdio+0x3c>)
 800b59a:	4299      	cmp	r1, r3
 800b59c:	d004      	beq.n	800b5a8 <cleanup_stdio+0x30>
 800b59e:	4620      	mov	r0, r4
 800b5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5a4:	f000 bbfa 	b.w	800bd9c <_fflush_r>
 800b5a8:	bd10      	pop	{r4, pc}
 800b5aa:	bf00      	nop
 800b5ac:	2400460c 	.word	0x2400460c
 800b5b0:	24004674 	.word	0x24004674
 800b5b4:	240046dc 	.word	0x240046dc

0800b5b8 <global_stdio_init.part.0>:
 800b5b8:	b510      	push	{r4, lr}
 800b5ba:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <global_stdio_init.part.0+0x30>)
 800b5bc:	4c0b      	ldr	r4, [pc, #44]	@ (800b5ec <global_stdio_init.part.0+0x34>)
 800b5be:	4a0c      	ldr	r2, [pc, #48]	@ (800b5f0 <global_stdio_init.part.0+0x38>)
 800b5c0:	601a      	str	r2, [r3, #0]
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	2104      	movs	r1, #4
 800b5c8:	f7ff ff94 	bl	800b4f4 <std>
 800b5cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	2109      	movs	r1, #9
 800b5d4:	f7ff ff8e 	bl	800b4f4 <std>
 800b5d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b5dc:	2202      	movs	r2, #2
 800b5de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5e2:	2112      	movs	r1, #18
 800b5e4:	f7ff bf86 	b.w	800b4f4 <std>
 800b5e8:	24004744 	.word	0x24004744
 800b5ec:	2400460c 	.word	0x2400460c
 800b5f0:	0800b561 	.word	0x0800b561

0800b5f4 <__sfp_lock_acquire>:
 800b5f4:	4801      	ldr	r0, [pc, #4]	@ (800b5fc <__sfp_lock_acquire+0x8>)
 800b5f6:	f000 ba44 	b.w	800ba82 <__retarget_lock_acquire_recursive>
 800b5fa:	bf00      	nop
 800b5fc:	2400474d 	.word	0x2400474d

0800b600 <__sfp_lock_release>:
 800b600:	4801      	ldr	r0, [pc, #4]	@ (800b608 <__sfp_lock_release+0x8>)
 800b602:	f000 ba3f 	b.w	800ba84 <__retarget_lock_release_recursive>
 800b606:	bf00      	nop
 800b608:	2400474d 	.word	0x2400474d

0800b60c <__sinit>:
 800b60c:	b510      	push	{r4, lr}
 800b60e:	4604      	mov	r4, r0
 800b610:	f7ff fff0 	bl	800b5f4 <__sfp_lock_acquire>
 800b614:	6a23      	ldr	r3, [r4, #32]
 800b616:	b11b      	cbz	r3, 800b620 <__sinit+0x14>
 800b618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b61c:	f7ff bff0 	b.w	800b600 <__sfp_lock_release>
 800b620:	4b04      	ldr	r3, [pc, #16]	@ (800b634 <__sinit+0x28>)
 800b622:	6223      	str	r3, [r4, #32]
 800b624:	4b04      	ldr	r3, [pc, #16]	@ (800b638 <__sinit+0x2c>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d1f5      	bne.n	800b618 <__sinit+0xc>
 800b62c:	f7ff ffc4 	bl	800b5b8 <global_stdio_init.part.0>
 800b630:	e7f2      	b.n	800b618 <__sinit+0xc>
 800b632:	bf00      	nop
 800b634:	0800b579 	.word	0x0800b579
 800b638:	24004744 	.word	0x24004744

0800b63c <_fwalk_sglue>:
 800b63c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b640:	4607      	mov	r7, r0
 800b642:	4688      	mov	r8, r1
 800b644:	4614      	mov	r4, r2
 800b646:	2600      	movs	r6, #0
 800b648:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b64c:	f1b9 0901 	subs.w	r9, r9, #1
 800b650:	d505      	bpl.n	800b65e <_fwalk_sglue+0x22>
 800b652:	6824      	ldr	r4, [r4, #0]
 800b654:	2c00      	cmp	r4, #0
 800b656:	d1f7      	bne.n	800b648 <_fwalk_sglue+0xc>
 800b658:	4630      	mov	r0, r6
 800b65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b65e:	89ab      	ldrh	r3, [r5, #12]
 800b660:	2b01      	cmp	r3, #1
 800b662:	d907      	bls.n	800b674 <_fwalk_sglue+0x38>
 800b664:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b668:	3301      	adds	r3, #1
 800b66a:	d003      	beq.n	800b674 <_fwalk_sglue+0x38>
 800b66c:	4629      	mov	r1, r5
 800b66e:	4638      	mov	r0, r7
 800b670:	47c0      	blx	r8
 800b672:	4306      	orrs	r6, r0
 800b674:	3568      	adds	r5, #104	@ 0x68
 800b676:	e7e9      	b.n	800b64c <_fwalk_sglue+0x10>

0800b678 <_puts_r>:
 800b678:	6a03      	ldr	r3, [r0, #32]
 800b67a:	b570      	push	{r4, r5, r6, lr}
 800b67c:	6884      	ldr	r4, [r0, #8]
 800b67e:	4605      	mov	r5, r0
 800b680:	460e      	mov	r6, r1
 800b682:	b90b      	cbnz	r3, 800b688 <_puts_r+0x10>
 800b684:	f7ff ffc2 	bl	800b60c <__sinit>
 800b688:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b68a:	07db      	lsls	r3, r3, #31
 800b68c:	d405      	bmi.n	800b69a <_puts_r+0x22>
 800b68e:	89a3      	ldrh	r3, [r4, #12]
 800b690:	0598      	lsls	r0, r3, #22
 800b692:	d402      	bmi.n	800b69a <_puts_r+0x22>
 800b694:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b696:	f000 f9f4 	bl	800ba82 <__retarget_lock_acquire_recursive>
 800b69a:	89a3      	ldrh	r3, [r4, #12]
 800b69c:	0719      	lsls	r1, r3, #28
 800b69e:	d502      	bpl.n	800b6a6 <_puts_r+0x2e>
 800b6a0:	6923      	ldr	r3, [r4, #16]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d135      	bne.n	800b712 <_puts_r+0x9a>
 800b6a6:	4621      	mov	r1, r4
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	f000 f8c5 	bl	800b838 <__swsetup_r>
 800b6ae:	b380      	cbz	r0, 800b712 <_puts_r+0x9a>
 800b6b0:	f04f 35ff 	mov.w	r5, #4294967295
 800b6b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6b6:	07da      	lsls	r2, r3, #31
 800b6b8:	d405      	bmi.n	800b6c6 <_puts_r+0x4e>
 800b6ba:	89a3      	ldrh	r3, [r4, #12]
 800b6bc:	059b      	lsls	r3, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_puts_r+0x4e>
 800b6c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6c2:	f000 f9df 	bl	800ba84 <__retarget_lock_release_recursive>
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	da04      	bge.n	800b6d8 <_puts_r+0x60>
 800b6ce:	69a2      	ldr	r2, [r4, #24]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	dc17      	bgt.n	800b704 <_puts_r+0x8c>
 800b6d4:	290a      	cmp	r1, #10
 800b6d6:	d015      	beq.n	800b704 <_puts_r+0x8c>
 800b6d8:	6823      	ldr	r3, [r4, #0]
 800b6da:	1c5a      	adds	r2, r3, #1
 800b6dc:	6022      	str	r2, [r4, #0]
 800b6de:	7019      	strb	r1, [r3, #0]
 800b6e0:	68a3      	ldr	r3, [r4, #8]
 800b6e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b6e6:	3b01      	subs	r3, #1
 800b6e8:	60a3      	str	r3, [r4, #8]
 800b6ea:	2900      	cmp	r1, #0
 800b6ec:	d1ed      	bne.n	800b6ca <_puts_r+0x52>
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	da11      	bge.n	800b716 <_puts_r+0x9e>
 800b6f2:	4622      	mov	r2, r4
 800b6f4:	210a      	movs	r1, #10
 800b6f6:	4628      	mov	r0, r5
 800b6f8:	f000 f85f 	bl	800b7ba <__swbuf_r>
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	d0d7      	beq.n	800b6b0 <_puts_r+0x38>
 800b700:	250a      	movs	r5, #10
 800b702:	e7d7      	b.n	800b6b4 <_puts_r+0x3c>
 800b704:	4622      	mov	r2, r4
 800b706:	4628      	mov	r0, r5
 800b708:	f000 f857 	bl	800b7ba <__swbuf_r>
 800b70c:	3001      	adds	r0, #1
 800b70e:	d1e7      	bne.n	800b6e0 <_puts_r+0x68>
 800b710:	e7ce      	b.n	800b6b0 <_puts_r+0x38>
 800b712:	3e01      	subs	r6, #1
 800b714:	e7e4      	b.n	800b6e0 <_puts_r+0x68>
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	1c5a      	adds	r2, r3, #1
 800b71a:	6022      	str	r2, [r4, #0]
 800b71c:	220a      	movs	r2, #10
 800b71e:	701a      	strb	r2, [r3, #0]
 800b720:	e7ee      	b.n	800b700 <_puts_r+0x88>
	...

0800b724 <puts>:
 800b724:	4b02      	ldr	r3, [pc, #8]	@ (800b730 <puts+0xc>)
 800b726:	4601      	mov	r1, r0
 800b728:	6818      	ldr	r0, [r3, #0]
 800b72a:	f7ff bfa5 	b.w	800b678 <_puts_r>
 800b72e:	bf00      	nop
 800b730:	24000020 	.word	0x24000020

0800b734 <__sread>:
 800b734:	b510      	push	{r4, lr}
 800b736:	460c      	mov	r4, r1
 800b738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b73c:	f000 f952 	bl	800b9e4 <_read_r>
 800b740:	2800      	cmp	r0, #0
 800b742:	bfab      	itete	ge
 800b744:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b746:	89a3      	ldrhlt	r3, [r4, #12]
 800b748:	181b      	addge	r3, r3, r0
 800b74a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b74e:	bfac      	ite	ge
 800b750:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b752:	81a3      	strhlt	r3, [r4, #12]
 800b754:	bd10      	pop	{r4, pc}

0800b756 <__swrite>:
 800b756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b75a:	461f      	mov	r7, r3
 800b75c:	898b      	ldrh	r3, [r1, #12]
 800b75e:	05db      	lsls	r3, r3, #23
 800b760:	4605      	mov	r5, r0
 800b762:	460c      	mov	r4, r1
 800b764:	4616      	mov	r6, r2
 800b766:	d505      	bpl.n	800b774 <__swrite+0x1e>
 800b768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b76c:	2302      	movs	r3, #2
 800b76e:	2200      	movs	r2, #0
 800b770:	f000 f926 	bl	800b9c0 <_lseek_r>
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b77a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b77e:	81a3      	strh	r3, [r4, #12]
 800b780:	4632      	mov	r2, r6
 800b782:	463b      	mov	r3, r7
 800b784:	4628      	mov	r0, r5
 800b786:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b78a:	f000 b93d 	b.w	800ba08 <_write_r>

0800b78e <__sseek>:
 800b78e:	b510      	push	{r4, lr}
 800b790:	460c      	mov	r4, r1
 800b792:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b796:	f000 f913 	bl	800b9c0 <_lseek_r>
 800b79a:	1c43      	adds	r3, r0, #1
 800b79c:	89a3      	ldrh	r3, [r4, #12]
 800b79e:	bf15      	itete	ne
 800b7a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b7a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b7a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b7aa:	81a3      	strheq	r3, [r4, #12]
 800b7ac:	bf18      	it	ne
 800b7ae:	81a3      	strhne	r3, [r4, #12]
 800b7b0:	bd10      	pop	{r4, pc}

0800b7b2 <__sclose>:
 800b7b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b6:	f000 b89d 	b.w	800b8f4 <_close_r>

0800b7ba <__swbuf_r>:
 800b7ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7bc:	460e      	mov	r6, r1
 800b7be:	4614      	mov	r4, r2
 800b7c0:	4605      	mov	r5, r0
 800b7c2:	b118      	cbz	r0, 800b7cc <__swbuf_r+0x12>
 800b7c4:	6a03      	ldr	r3, [r0, #32]
 800b7c6:	b90b      	cbnz	r3, 800b7cc <__swbuf_r+0x12>
 800b7c8:	f7ff ff20 	bl	800b60c <__sinit>
 800b7cc:	69a3      	ldr	r3, [r4, #24]
 800b7ce:	60a3      	str	r3, [r4, #8]
 800b7d0:	89a3      	ldrh	r3, [r4, #12]
 800b7d2:	071a      	lsls	r2, r3, #28
 800b7d4:	d501      	bpl.n	800b7da <__swbuf_r+0x20>
 800b7d6:	6923      	ldr	r3, [r4, #16]
 800b7d8:	b943      	cbnz	r3, 800b7ec <__swbuf_r+0x32>
 800b7da:	4621      	mov	r1, r4
 800b7dc:	4628      	mov	r0, r5
 800b7de:	f000 f82b 	bl	800b838 <__swsetup_r>
 800b7e2:	b118      	cbz	r0, 800b7ec <__swbuf_r+0x32>
 800b7e4:	f04f 37ff 	mov.w	r7, #4294967295
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7ec:	6823      	ldr	r3, [r4, #0]
 800b7ee:	6922      	ldr	r2, [r4, #16]
 800b7f0:	1a98      	subs	r0, r3, r2
 800b7f2:	6963      	ldr	r3, [r4, #20]
 800b7f4:	b2f6      	uxtb	r6, r6
 800b7f6:	4283      	cmp	r3, r0
 800b7f8:	4637      	mov	r7, r6
 800b7fa:	dc05      	bgt.n	800b808 <__swbuf_r+0x4e>
 800b7fc:	4621      	mov	r1, r4
 800b7fe:	4628      	mov	r0, r5
 800b800:	f000 facc 	bl	800bd9c <_fflush_r>
 800b804:	2800      	cmp	r0, #0
 800b806:	d1ed      	bne.n	800b7e4 <__swbuf_r+0x2a>
 800b808:	68a3      	ldr	r3, [r4, #8]
 800b80a:	3b01      	subs	r3, #1
 800b80c:	60a3      	str	r3, [r4, #8]
 800b80e:	6823      	ldr	r3, [r4, #0]
 800b810:	1c5a      	adds	r2, r3, #1
 800b812:	6022      	str	r2, [r4, #0]
 800b814:	701e      	strb	r6, [r3, #0]
 800b816:	6962      	ldr	r2, [r4, #20]
 800b818:	1c43      	adds	r3, r0, #1
 800b81a:	429a      	cmp	r2, r3
 800b81c:	d004      	beq.n	800b828 <__swbuf_r+0x6e>
 800b81e:	89a3      	ldrh	r3, [r4, #12]
 800b820:	07db      	lsls	r3, r3, #31
 800b822:	d5e1      	bpl.n	800b7e8 <__swbuf_r+0x2e>
 800b824:	2e0a      	cmp	r6, #10
 800b826:	d1df      	bne.n	800b7e8 <__swbuf_r+0x2e>
 800b828:	4621      	mov	r1, r4
 800b82a:	4628      	mov	r0, r5
 800b82c:	f000 fab6 	bl	800bd9c <_fflush_r>
 800b830:	2800      	cmp	r0, #0
 800b832:	d0d9      	beq.n	800b7e8 <__swbuf_r+0x2e>
 800b834:	e7d6      	b.n	800b7e4 <__swbuf_r+0x2a>
	...

0800b838 <__swsetup_r>:
 800b838:	b538      	push	{r3, r4, r5, lr}
 800b83a:	4b29      	ldr	r3, [pc, #164]	@ (800b8e0 <__swsetup_r+0xa8>)
 800b83c:	4605      	mov	r5, r0
 800b83e:	6818      	ldr	r0, [r3, #0]
 800b840:	460c      	mov	r4, r1
 800b842:	b118      	cbz	r0, 800b84c <__swsetup_r+0x14>
 800b844:	6a03      	ldr	r3, [r0, #32]
 800b846:	b90b      	cbnz	r3, 800b84c <__swsetup_r+0x14>
 800b848:	f7ff fee0 	bl	800b60c <__sinit>
 800b84c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b850:	0719      	lsls	r1, r3, #28
 800b852:	d422      	bmi.n	800b89a <__swsetup_r+0x62>
 800b854:	06da      	lsls	r2, r3, #27
 800b856:	d407      	bmi.n	800b868 <__swsetup_r+0x30>
 800b858:	2209      	movs	r2, #9
 800b85a:	602a      	str	r2, [r5, #0]
 800b85c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b860:	81a3      	strh	r3, [r4, #12]
 800b862:	f04f 30ff 	mov.w	r0, #4294967295
 800b866:	e033      	b.n	800b8d0 <__swsetup_r+0x98>
 800b868:	0758      	lsls	r0, r3, #29
 800b86a:	d512      	bpl.n	800b892 <__swsetup_r+0x5a>
 800b86c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b86e:	b141      	cbz	r1, 800b882 <__swsetup_r+0x4a>
 800b870:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b874:	4299      	cmp	r1, r3
 800b876:	d002      	beq.n	800b87e <__swsetup_r+0x46>
 800b878:	4628      	mov	r0, r5
 800b87a:	f000 f913 	bl	800baa4 <_free_r>
 800b87e:	2300      	movs	r3, #0
 800b880:	6363      	str	r3, [r4, #52]	@ 0x34
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b888:	81a3      	strh	r3, [r4, #12]
 800b88a:	2300      	movs	r3, #0
 800b88c:	6063      	str	r3, [r4, #4]
 800b88e:	6923      	ldr	r3, [r4, #16]
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	89a3      	ldrh	r3, [r4, #12]
 800b894:	f043 0308 	orr.w	r3, r3, #8
 800b898:	81a3      	strh	r3, [r4, #12]
 800b89a:	6923      	ldr	r3, [r4, #16]
 800b89c:	b94b      	cbnz	r3, 800b8b2 <__swsetup_r+0x7a>
 800b89e:	89a3      	ldrh	r3, [r4, #12]
 800b8a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b8a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b8a8:	d003      	beq.n	800b8b2 <__swsetup_r+0x7a>
 800b8aa:	4621      	mov	r1, r4
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	f000 fac3 	bl	800be38 <__smakebuf_r>
 800b8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8b6:	f013 0201 	ands.w	r2, r3, #1
 800b8ba:	d00a      	beq.n	800b8d2 <__swsetup_r+0x9a>
 800b8bc:	2200      	movs	r2, #0
 800b8be:	60a2      	str	r2, [r4, #8]
 800b8c0:	6962      	ldr	r2, [r4, #20]
 800b8c2:	4252      	negs	r2, r2
 800b8c4:	61a2      	str	r2, [r4, #24]
 800b8c6:	6922      	ldr	r2, [r4, #16]
 800b8c8:	b942      	cbnz	r2, 800b8dc <__swsetup_r+0xa4>
 800b8ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b8ce:	d1c5      	bne.n	800b85c <__swsetup_r+0x24>
 800b8d0:	bd38      	pop	{r3, r4, r5, pc}
 800b8d2:	0799      	lsls	r1, r3, #30
 800b8d4:	bf58      	it	pl
 800b8d6:	6962      	ldrpl	r2, [r4, #20]
 800b8d8:	60a2      	str	r2, [r4, #8]
 800b8da:	e7f4      	b.n	800b8c6 <__swsetup_r+0x8e>
 800b8dc:	2000      	movs	r0, #0
 800b8de:	e7f7      	b.n	800b8d0 <__swsetup_r+0x98>
 800b8e0:	24000020 	.word	0x24000020

0800b8e4 <memset>:
 800b8e4:	4402      	add	r2, r0
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d100      	bne.n	800b8ee <memset+0xa>
 800b8ec:	4770      	bx	lr
 800b8ee:	f803 1b01 	strb.w	r1, [r3], #1
 800b8f2:	e7f9      	b.n	800b8e8 <memset+0x4>

0800b8f4 <_close_r>:
 800b8f4:	b538      	push	{r3, r4, r5, lr}
 800b8f6:	4d06      	ldr	r5, [pc, #24]	@ (800b910 <_close_r+0x1c>)
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	4608      	mov	r0, r1
 800b8fe:	602b      	str	r3, [r5, #0]
 800b900:	f7f5 fe23 	bl	800154a <_close>
 800b904:	1c43      	adds	r3, r0, #1
 800b906:	d102      	bne.n	800b90e <_close_r+0x1a>
 800b908:	682b      	ldr	r3, [r5, #0]
 800b90a:	b103      	cbz	r3, 800b90e <_close_r+0x1a>
 800b90c:	6023      	str	r3, [r4, #0]
 800b90e:	bd38      	pop	{r3, r4, r5, pc}
 800b910:	24004748 	.word	0x24004748

0800b914 <_reclaim_reent>:
 800b914:	4b29      	ldr	r3, [pc, #164]	@ (800b9bc <_reclaim_reent+0xa8>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	4283      	cmp	r3, r0
 800b91a:	b570      	push	{r4, r5, r6, lr}
 800b91c:	4604      	mov	r4, r0
 800b91e:	d04b      	beq.n	800b9b8 <_reclaim_reent+0xa4>
 800b920:	69c3      	ldr	r3, [r0, #28]
 800b922:	b1ab      	cbz	r3, 800b950 <_reclaim_reent+0x3c>
 800b924:	68db      	ldr	r3, [r3, #12]
 800b926:	b16b      	cbz	r3, 800b944 <_reclaim_reent+0x30>
 800b928:	2500      	movs	r5, #0
 800b92a:	69e3      	ldr	r3, [r4, #28]
 800b92c:	68db      	ldr	r3, [r3, #12]
 800b92e:	5959      	ldr	r1, [r3, r5]
 800b930:	2900      	cmp	r1, #0
 800b932:	d13b      	bne.n	800b9ac <_reclaim_reent+0x98>
 800b934:	3504      	adds	r5, #4
 800b936:	2d80      	cmp	r5, #128	@ 0x80
 800b938:	d1f7      	bne.n	800b92a <_reclaim_reent+0x16>
 800b93a:	69e3      	ldr	r3, [r4, #28]
 800b93c:	4620      	mov	r0, r4
 800b93e:	68d9      	ldr	r1, [r3, #12]
 800b940:	f000 f8b0 	bl	800baa4 <_free_r>
 800b944:	69e3      	ldr	r3, [r4, #28]
 800b946:	6819      	ldr	r1, [r3, #0]
 800b948:	b111      	cbz	r1, 800b950 <_reclaim_reent+0x3c>
 800b94a:	4620      	mov	r0, r4
 800b94c:	f000 f8aa 	bl	800baa4 <_free_r>
 800b950:	6961      	ldr	r1, [r4, #20]
 800b952:	b111      	cbz	r1, 800b95a <_reclaim_reent+0x46>
 800b954:	4620      	mov	r0, r4
 800b956:	f000 f8a5 	bl	800baa4 <_free_r>
 800b95a:	69e1      	ldr	r1, [r4, #28]
 800b95c:	b111      	cbz	r1, 800b964 <_reclaim_reent+0x50>
 800b95e:	4620      	mov	r0, r4
 800b960:	f000 f8a0 	bl	800baa4 <_free_r>
 800b964:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b966:	b111      	cbz	r1, 800b96e <_reclaim_reent+0x5a>
 800b968:	4620      	mov	r0, r4
 800b96a:	f000 f89b 	bl	800baa4 <_free_r>
 800b96e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b970:	b111      	cbz	r1, 800b978 <_reclaim_reent+0x64>
 800b972:	4620      	mov	r0, r4
 800b974:	f000 f896 	bl	800baa4 <_free_r>
 800b978:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b97a:	b111      	cbz	r1, 800b982 <_reclaim_reent+0x6e>
 800b97c:	4620      	mov	r0, r4
 800b97e:	f000 f891 	bl	800baa4 <_free_r>
 800b982:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b984:	b111      	cbz	r1, 800b98c <_reclaim_reent+0x78>
 800b986:	4620      	mov	r0, r4
 800b988:	f000 f88c 	bl	800baa4 <_free_r>
 800b98c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b98e:	b111      	cbz	r1, 800b996 <_reclaim_reent+0x82>
 800b990:	4620      	mov	r0, r4
 800b992:	f000 f887 	bl	800baa4 <_free_r>
 800b996:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b998:	b111      	cbz	r1, 800b9a0 <_reclaim_reent+0x8c>
 800b99a:	4620      	mov	r0, r4
 800b99c:	f000 f882 	bl	800baa4 <_free_r>
 800b9a0:	6a23      	ldr	r3, [r4, #32]
 800b9a2:	b14b      	cbz	r3, 800b9b8 <_reclaim_reent+0xa4>
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b9aa:	4718      	bx	r3
 800b9ac:	680e      	ldr	r6, [r1, #0]
 800b9ae:	4620      	mov	r0, r4
 800b9b0:	f000 f878 	bl	800baa4 <_free_r>
 800b9b4:	4631      	mov	r1, r6
 800b9b6:	e7bb      	b.n	800b930 <_reclaim_reent+0x1c>
 800b9b8:	bd70      	pop	{r4, r5, r6, pc}
 800b9ba:	bf00      	nop
 800b9bc:	24000020 	.word	0x24000020

0800b9c0 <_lseek_r>:
 800b9c0:	b538      	push	{r3, r4, r5, lr}
 800b9c2:	4d07      	ldr	r5, [pc, #28]	@ (800b9e0 <_lseek_r+0x20>)
 800b9c4:	4604      	mov	r4, r0
 800b9c6:	4608      	mov	r0, r1
 800b9c8:	4611      	mov	r1, r2
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	602a      	str	r2, [r5, #0]
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	f7f5 fde2 	bl	8001598 <_lseek>
 800b9d4:	1c43      	adds	r3, r0, #1
 800b9d6:	d102      	bne.n	800b9de <_lseek_r+0x1e>
 800b9d8:	682b      	ldr	r3, [r5, #0]
 800b9da:	b103      	cbz	r3, 800b9de <_lseek_r+0x1e>
 800b9dc:	6023      	str	r3, [r4, #0]
 800b9de:	bd38      	pop	{r3, r4, r5, pc}
 800b9e0:	24004748 	.word	0x24004748

0800b9e4 <_read_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	4d07      	ldr	r5, [pc, #28]	@ (800ba04 <_read_r+0x20>)
 800b9e8:	4604      	mov	r4, r0
 800b9ea:	4608      	mov	r0, r1
 800b9ec:	4611      	mov	r1, r2
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	602a      	str	r2, [r5, #0]
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	f7f5 fd70 	bl	80014d8 <_read>
 800b9f8:	1c43      	adds	r3, r0, #1
 800b9fa:	d102      	bne.n	800ba02 <_read_r+0x1e>
 800b9fc:	682b      	ldr	r3, [r5, #0]
 800b9fe:	b103      	cbz	r3, 800ba02 <_read_r+0x1e>
 800ba00:	6023      	str	r3, [r4, #0]
 800ba02:	bd38      	pop	{r3, r4, r5, pc}
 800ba04:	24004748 	.word	0x24004748

0800ba08 <_write_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4d07      	ldr	r5, [pc, #28]	@ (800ba28 <_write_r+0x20>)
 800ba0c:	4604      	mov	r4, r0
 800ba0e:	4608      	mov	r0, r1
 800ba10:	4611      	mov	r1, r2
 800ba12:	2200      	movs	r2, #0
 800ba14:	602a      	str	r2, [r5, #0]
 800ba16:	461a      	mov	r2, r3
 800ba18:	f7f5 fd7b 	bl	8001512 <_write>
 800ba1c:	1c43      	adds	r3, r0, #1
 800ba1e:	d102      	bne.n	800ba26 <_write_r+0x1e>
 800ba20:	682b      	ldr	r3, [r5, #0]
 800ba22:	b103      	cbz	r3, 800ba26 <_write_r+0x1e>
 800ba24:	6023      	str	r3, [r4, #0]
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	24004748 	.word	0x24004748

0800ba2c <__errno>:
 800ba2c:	4b01      	ldr	r3, [pc, #4]	@ (800ba34 <__errno+0x8>)
 800ba2e:	6818      	ldr	r0, [r3, #0]
 800ba30:	4770      	bx	lr
 800ba32:	bf00      	nop
 800ba34:	24000020 	.word	0x24000020

0800ba38 <__libc_init_array>:
 800ba38:	b570      	push	{r4, r5, r6, lr}
 800ba3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ba70 <__libc_init_array+0x38>)
 800ba3c:	4c0d      	ldr	r4, [pc, #52]	@ (800ba74 <__libc_init_array+0x3c>)
 800ba3e:	1b64      	subs	r4, r4, r5
 800ba40:	10a4      	asrs	r4, r4, #2
 800ba42:	2600      	movs	r6, #0
 800ba44:	42a6      	cmp	r6, r4
 800ba46:	d109      	bne.n	800ba5c <__libc_init_array+0x24>
 800ba48:	4d0b      	ldr	r5, [pc, #44]	@ (800ba78 <__libc_init_array+0x40>)
 800ba4a:	4c0c      	ldr	r4, [pc, #48]	@ (800ba7c <__libc_init_array+0x44>)
 800ba4c:	f000 fa62 	bl	800bf14 <_init>
 800ba50:	1b64      	subs	r4, r4, r5
 800ba52:	10a4      	asrs	r4, r4, #2
 800ba54:	2600      	movs	r6, #0
 800ba56:	42a6      	cmp	r6, r4
 800ba58:	d105      	bne.n	800ba66 <__libc_init_array+0x2e>
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
 800ba5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba60:	4798      	blx	r3
 800ba62:	3601      	adds	r6, #1
 800ba64:	e7ee      	b.n	800ba44 <__libc_init_array+0xc>
 800ba66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba6a:	4798      	blx	r3
 800ba6c:	3601      	adds	r6, #1
 800ba6e:	e7f2      	b.n	800ba56 <__libc_init_array+0x1e>
 800ba70:	0800c09c 	.word	0x0800c09c
 800ba74:	0800c09c 	.word	0x0800c09c
 800ba78:	0800c09c 	.word	0x0800c09c
 800ba7c:	0800c0a0 	.word	0x0800c0a0

0800ba80 <__retarget_lock_init_recursive>:
 800ba80:	4770      	bx	lr

0800ba82 <__retarget_lock_acquire_recursive>:
 800ba82:	4770      	bx	lr

0800ba84 <__retarget_lock_release_recursive>:
 800ba84:	4770      	bx	lr

0800ba86 <memcpy>:
 800ba86:	440a      	add	r2, r1
 800ba88:	4291      	cmp	r1, r2
 800ba8a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba8e:	d100      	bne.n	800ba92 <memcpy+0xc>
 800ba90:	4770      	bx	lr
 800ba92:	b510      	push	{r4, lr}
 800ba94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba9c:	4291      	cmp	r1, r2
 800ba9e:	d1f9      	bne.n	800ba94 <memcpy+0xe>
 800baa0:	bd10      	pop	{r4, pc}
	...

0800baa4 <_free_r>:
 800baa4:	b538      	push	{r3, r4, r5, lr}
 800baa6:	4605      	mov	r5, r0
 800baa8:	2900      	cmp	r1, #0
 800baaa:	d041      	beq.n	800bb30 <_free_r+0x8c>
 800baac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bab0:	1f0c      	subs	r4, r1, #4
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	bfb8      	it	lt
 800bab6:	18e4      	addlt	r4, r4, r3
 800bab8:	f000 f8e0 	bl	800bc7c <__malloc_lock>
 800babc:	4a1d      	ldr	r2, [pc, #116]	@ (800bb34 <_free_r+0x90>)
 800babe:	6813      	ldr	r3, [r2, #0]
 800bac0:	b933      	cbnz	r3, 800bad0 <_free_r+0x2c>
 800bac2:	6063      	str	r3, [r4, #4]
 800bac4:	6014      	str	r4, [r2, #0]
 800bac6:	4628      	mov	r0, r5
 800bac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bacc:	f000 b8dc 	b.w	800bc88 <__malloc_unlock>
 800bad0:	42a3      	cmp	r3, r4
 800bad2:	d908      	bls.n	800bae6 <_free_r+0x42>
 800bad4:	6820      	ldr	r0, [r4, #0]
 800bad6:	1821      	adds	r1, r4, r0
 800bad8:	428b      	cmp	r3, r1
 800bada:	bf01      	itttt	eq
 800badc:	6819      	ldreq	r1, [r3, #0]
 800bade:	685b      	ldreq	r3, [r3, #4]
 800bae0:	1809      	addeq	r1, r1, r0
 800bae2:	6021      	streq	r1, [r4, #0]
 800bae4:	e7ed      	b.n	800bac2 <_free_r+0x1e>
 800bae6:	461a      	mov	r2, r3
 800bae8:	685b      	ldr	r3, [r3, #4]
 800baea:	b10b      	cbz	r3, 800baf0 <_free_r+0x4c>
 800baec:	42a3      	cmp	r3, r4
 800baee:	d9fa      	bls.n	800bae6 <_free_r+0x42>
 800baf0:	6811      	ldr	r1, [r2, #0]
 800baf2:	1850      	adds	r0, r2, r1
 800baf4:	42a0      	cmp	r0, r4
 800baf6:	d10b      	bne.n	800bb10 <_free_r+0x6c>
 800baf8:	6820      	ldr	r0, [r4, #0]
 800bafa:	4401      	add	r1, r0
 800bafc:	1850      	adds	r0, r2, r1
 800bafe:	4283      	cmp	r3, r0
 800bb00:	6011      	str	r1, [r2, #0]
 800bb02:	d1e0      	bne.n	800bac6 <_free_r+0x22>
 800bb04:	6818      	ldr	r0, [r3, #0]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	6053      	str	r3, [r2, #4]
 800bb0a:	4408      	add	r0, r1
 800bb0c:	6010      	str	r0, [r2, #0]
 800bb0e:	e7da      	b.n	800bac6 <_free_r+0x22>
 800bb10:	d902      	bls.n	800bb18 <_free_r+0x74>
 800bb12:	230c      	movs	r3, #12
 800bb14:	602b      	str	r3, [r5, #0]
 800bb16:	e7d6      	b.n	800bac6 <_free_r+0x22>
 800bb18:	6820      	ldr	r0, [r4, #0]
 800bb1a:	1821      	adds	r1, r4, r0
 800bb1c:	428b      	cmp	r3, r1
 800bb1e:	bf04      	itt	eq
 800bb20:	6819      	ldreq	r1, [r3, #0]
 800bb22:	685b      	ldreq	r3, [r3, #4]
 800bb24:	6063      	str	r3, [r4, #4]
 800bb26:	bf04      	itt	eq
 800bb28:	1809      	addeq	r1, r1, r0
 800bb2a:	6021      	streq	r1, [r4, #0]
 800bb2c:	6054      	str	r4, [r2, #4]
 800bb2e:	e7ca      	b.n	800bac6 <_free_r+0x22>
 800bb30:	bd38      	pop	{r3, r4, r5, pc}
 800bb32:	bf00      	nop
 800bb34:	24004754 	.word	0x24004754

0800bb38 <sbrk_aligned>:
 800bb38:	b570      	push	{r4, r5, r6, lr}
 800bb3a:	4e0f      	ldr	r6, [pc, #60]	@ (800bb78 <sbrk_aligned+0x40>)
 800bb3c:	460c      	mov	r4, r1
 800bb3e:	6831      	ldr	r1, [r6, #0]
 800bb40:	4605      	mov	r5, r0
 800bb42:	b911      	cbnz	r1, 800bb4a <sbrk_aligned+0x12>
 800bb44:	f000 f9d6 	bl	800bef4 <_sbrk_r>
 800bb48:	6030      	str	r0, [r6, #0]
 800bb4a:	4621      	mov	r1, r4
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	f000 f9d1 	bl	800bef4 <_sbrk_r>
 800bb52:	1c43      	adds	r3, r0, #1
 800bb54:	d103      	bne.n	800bb5e <sbrk_aligned+0x26>
 800bb56:	f04f 34ff 	mov.w	r4, #4294967295
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	bd70      	pop	{r4, r5, r6, pc}
 800bb5e:	1cc4      	adds	r4, r0, #3
 800bb60:	f024 0403 	bic.w	r4, r4, #3
 800bb64:	42a0      	cmp	r0, r4
 800bb66:	d0f8      	beq.n	800bb5a <sbrk_aligned+0x22>
 800bb68:	1a21      	subs	r1, r4, r0
 800bb6a:	4628      	mov	r0, r5
 800bb6c:	f000 f9c2 	bl	800bef4 <_sbrk_r>
 800bb70:	3001      	adds	r0, #1
 800bb72:	d1f2      	bne.n	800bb5a <sbrk_aligned+0x22>
 800bb74:	e7ef      	b.n	800bb56 <sbrk_aligned+0x1e>
 800bb76:	bf00      	nop
 800bb78:	24004750 	.word	0x24004750

0800bb7c <_malloc_r>:
 800bb7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb80:	1ccd      	adds	r5, r1, #3
 800bb82:	f025 0503 	bic.w	r5, r5, #3
 800bb86:	3508      	adds	r5, #8
 800bb88:	2d0c      	cmp	r5, #12
 800bb8a:	bf38      	it	cc
 800bb8c:	250c      	movcc	r5, #12
 800bb8e:	2d00      	cmp	r5, #0
 800bb90:	4606      	mov	r6, r0
 800bb92:	db01      	blt.n	800bb98 <_malloc_r+0x1c>
 800bb94:	42a9      	cmp	r1, r5
 800bb96:	d904      	bls.n	800bba2 <_malloc_r+0x26>
 800bb98:	230c      	movs	r3, #12
 800bb9a:	6033      	str	r3, [r6, #0]
 800bb9c:	2000      	movs	r0, #0
 800bb9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bba2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc78 <_malloc_r+0xfc>
 800bba6:	f000 f869 	bl	800bc7c <__malloc_lock>
 800bbaa:	f8d8 3000 	ldr.w	r3, [r8]
 800bbae:	461c      	mov	r4, r3
 800bbb0:	bb44      	cbnz	r4, 800bc04 <_malloc_r+0x88>
 800bbb2:	4629      	mov	r1, r5
 800bbb4:	4630      	mov	r0, r6
 800bbb6:	f7ff ffbf 	bl	800bb38 <sbrk_aligned>
 800bbba:	1c43      	adds	r3, r0, #1
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	d158      	bne.n	800bc72 <_malloc_r+0xf6>
 800bbc0:	f8d8 4000 	ldr.w	r4, [r8]
 800bbc4:	4627      	mov	r7, r4
 800bbc6:	2f00      	cmp	r7, #0
 800bbc8:	d143      	bne.n	800bc52 <_malloc_r+0xd6>
 800bbca:	2c00      	cmp	r4, #0
 800bbcc:	d04b      	beq.n	800bc66 <_malloc_r+0xea>
 800bbce:	6823      	ldr	r3, [r4, #0]
 800bbd0:	4639      	mov	r1, r7
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	eb04 0903 	add.w	r9, r4, r3
 800bbd8:	f000 f98c 	bl	800bef4 <_sbrk_r>
 800bbdc:	4581      	cmp	r9, r0
 800bbde:	d142      	bne.n	800bc66 <_malloc_r+0xea>
 800bbe0:	6821      	ldr	r1, [r4, #0]
 800bbe2:	1a6d      	subs	r5, r5, r1
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4630      	mov	r0, r6
 800bbe8:	f7ff ffa6 	bl	800bb38 <sbrk_aligned>
 800bbec:	3001      	adds	r0, #1
 800bbee:	d03a      	beq.n	800bc66 <_malloc_r+0xea>
 800bbf0:	6823      	ldr	r3, [r4, #0]
 800bbf2:	442b      	add	r3, r5
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	f8d8 3000 	ldr.w	r3, [r8]
 800bbfa:	685a      	ldr	r2, [r3, #4]
 800bbfc:	bb62      	cbnz	r2, 800bc58 <_malloc_r+0xdc>
 800bbfe:	f8c8 7000 	str.w	r7, [r8]
 800bc02:	e00f      	b.n	800bc24 <_malloc_r+0xa8>
 800bc04:	6822      	ldr	r2, [r4, #0]
 800bc06:	1b52      	subs	r2, r2, r5
 800bc08:	d420      	bmi.n	800bc4c <_malloc_r+0xd0>
 800bc0a:	2a0b      	cmp	r2, #11
 800bc0c:	d917      	bls.n	800bc3e <_malloc_r+0xc2>
 800bc0e:	1961      	adds	r1, r4, r5
 800bc10:	42a3      	cmp	r3, r4
 800bc12:	6025      	str	r5, [r4, #0]
 800bc14:	bf18      	it	ne
 800bc16:	6059      	strne	r1, [r3, #4]
 800bc18:	6863      	ldr	r3, [r4, #4]
 800bc1a:	bf08      	it	eq
 800bc1c:	f8c8 1000 	streq.w	r1, [r8]
 800bc20:	5162      	str	r2, [r4, r5]
 800bc22:	604b      	str	r3, [r1, #4]
 800bc24:	4630      	mov	r0, r6
 800bc26:	f000 f82f 	bl	800bc88 <__malloc_unlock>
 800bc2a:	f104 000b 	add.w	r0, r4, #11
 800bc2e:	1d23      	adds	r3, r4, #4
 800bc30:	f020 0007 	bic.w	r0, r0, #7
 800bc34:	1ac2      	subs	r2, r0, r3
 800bc36:	bf1c      	itt	ne
 800bc38:	1a1b      	subne	r3, r3, r0
 800bc3a:	50a3      	strne	r3, [r4, r2]
 800bc3c:	e7af      	b.n	800bb9e <_malloc_r+0x22>
 800bc3e:	6862      	ldr	r2, [r4, #4]
 800bc40:	42a3      	cmp	r3, r4
 800bc42:	bf0c      	ite	eq
 800bc44:	f8c8 2000 	streq.w	r2, [r8]
 800bc48:	605a      	strne	r2, [r3, #4]
 800bc4a:	e7eb      	b.n	800bc24 <_malloc_r+0xa8>
 800bc4c:	4623      	mov	r3, r4
 800bc4e:	6864      	ldr	r4, [r4, #4]
 800bc50:	e7ae      	b.n	800bbb0 <_malloc_r+0x34>
 800bc52:	463c      	mov	r4, r7
 800bc54:	687f      	ldr	r7, [r7, #4]
 800bc56:	e7b6      	b.n	800bbc6 <_malloc_r+0x4a>
 800bc58:	461a      	mov	r2, r3
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	42a3      	cmp	r3, r4
 800bc5e:	d1fb      	bne.n	800bc58 <_malloc_r+0xdc>
 800bc60:	2300      	movs	r3, #0
 800bc62:	6053      	str	r3, [r2, #4]
 800bc64:	e7de      	b.n	800bc24 <_malloc_r+0xa8>
 800bc66:	230c      	movs	r3, #12
 800bc68:	6033      	str	r3, [r6, #0]
 800bc6a:	4630      	mov	r0, r6
 800bc6c:	f000 f80c 	bl	800bc88 <__malloc_unlock>
 800bc70:	e794      	b.n	800bb9c <_malloc_r+0x20>
 800bc72:	6005      	str	r5, [r0, #0]
 800bc74:	e7d6      	b.n	800bc24 <_malloc_r+0xa8>
 800bc76:	bf00      	nop
 800bc78:	24004754 	.word	0x24004754

0800bc7c <__malloc_lock>:
 800bc7c:	4801      	ldr	r0, [pc, #4]	@ (800bc84 <__malloc_lock+0x8>)
 800bc7e:	f7ff bf00 	b.w	800ba82 <__retarget_lock_acquire_recursive>
 800bc82:	bf00      	nop
 800bc84:	2400474c 	.word	0x2400474c

0800bc88 <__malloc_unlock>:
 800bc88:	4801      	ldr	r0, [pc, #4]	@ (800bc90 <__malloc_unlock+0x8>)
 800bc8a:	f7ff befb 	b.w	800ba84 <__retarget_lock_release_recursive>
 800bc8e:	bf00      	nop
 800bc90:	2400474c 	.word	0x2400474c

0800bc94 <__sflush_r>:
 800bc94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc9c:	0716      	lsls	r6, r2, #28
 800bc9e:	4605      	mov	r5, r0
 800bca0:	460c      	mov	r4, r1
 800bca2:	d454      	bmi.n	800bd4e <__sflush_r+0xba>
 800bca4:	684b      	ldr	r3, [r1, #4]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	dc02      	bgt.n	800bcb0 <__sflush_r+0x1c>
 800bcaa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	dd48      	ble.n	800bd42 <__sflush_r+0xae>
 800bcb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcb2:	2e00      	cmp	r6, #0
 800bcb4:	d045      	beq.n	800bd42 <__sflush_r+0xae>
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bcbc:	682f      	ldr	r7, [r5, #0]
 800bcbe:	6a21      	ldr	r1, [r4, #32]
 800bcc0:	602b      	str	r3, [r5, #0]
 800bcc2:	d030      	beq.n	800bd26 <__sflush_r+0x92>
 800bcc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bcc6:	89a3      	ldrh	r3, [r4, #12]
 800bcc8:	0759      	lsls	r1, r3, #29
 800bcca:	d505      	bpl.n	800bcd8 <__sflush_r+0x44>
 800bccc:	6863      	ldr	r3, [r4, #4]
 800bcce:	1ad2      	subs	r2, r2, r3
 800bcd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bcd2:	b10b      	cbz	r3, 800bcd8 <__sflush_r+0x44>
 800bcd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bcd6:	1ad2      	subs	r2, r2, r3
 800bcd8:	2300      	movs	r3, #0
 800bcda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcdc:	6a21      	ldr	r1, [r4, #32]
 800bcde:	4628      	mov	r0, r5
 800bce0:	47b0      	blx	r6
 800bce2:	1c43      	adds	r3, r0, #1
 800bce4:	89a3      	ldrh	r3, [r4, #12]
 800bce6:	d106      	bne.n	800bcf6 <__sflush_r+0x62>
 800bce8:	6829      	ldr	r1, [r5, #0]
 800bcea:	291d      	cmp	r1, #29
 800bcec:	d82b      	bhi.n	800bd46 <__sflush_r+0xb2>
 800bcee:	4a2a      	ldr	r2, [pc, #168]	@ (800bd98 <__sflush_r+0x104>)
 800bcf0:	410a      	asrs	r2, r1
 800bcf2:	07d6      	lsls	r6, r2, #31
 800bcf4:	d427      	bmi.n	800bd46 <__sflush_r+0xb2>
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	6062      	str	r2, [r4, #4]
 800bcfa:	04d9      	lsls	r1, r3, #19
 800bcfc:	6922      	ldr	r2, [r4, #16]
 800bcfe:	6022      	str	r2, [r4, #0]
 800bd00:	d504      	bpl.n	800bd0c <__sflush_r+0x78>
 800bd02:	1c42      	adds	r2, r0, #1
 800bd04:	d101      	bne.n	800bd0a <__sflush_r+0x76>
 800bd06:	682b      	ldr	r3, [r5, #0]
 800bd08:	b903      	cbnz	r3, 800bd0c <__sflush_r+0x78>
 800bd0a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bd0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd0e:	602f      	str	r7, [r5, #0]
 800bd10:	b1b9      	cbz	r1, 800bd42 <__sflush_r+0xae>
 800bd12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd16:	4299      	cmp	r1, r3
 800bd18:	d002      	beq.n	800bd20 <__sflush_r+0x8c>
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	f7ff fec2 	bl	800baa4 <_free_r>
 800bd20:	2300      	movs	r3, #0
 800bd22:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd24:	e00d      	b.n	800bd42 <__sflush_r+0xae>
 800bd26:	2301      	movs	r3, #1
 800bd28:	4628      	mov	r0, r5
 800bd2a:	47b0      	blx	r6
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	1c50      	adds	r0, r2, #1
 800bd30:	d1c9      	bne.n	800bcc6 <__sflush_r+0x32>
 800bd32:	682b      	ldr	r3, [r5, #0]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d0c6      	beq.n	800bcc6 <__sflush_r+0x32>
 800bd38:	2b1d      	cmp	r3, #29
 800bd3a:	d001      	beq.n	800bd40 <__sflush_r+0xac>
 800bd3c:	2b16      	cmp	r3, #22
 800bd3e:	d11e      	bne.n	800bd7e <__sflush_r+0xea>
 800bd40:	602f      	str	r7, [r5, #0]
 800bd42:	2000      	movs	r0, #0
 800bd44:	e022      	b.n	800bd8c <__sflush_r+0xf8>
 800bd46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd4a:	b21b      	sxth	r3, r3
 800bd4c:	e01b      	b.n	800bd86 <__sflush_r+0xf2>
 800bd4e:	690f      	ldr	r7, [r1, #16]
 800bd50:	2f00      	cmp	r7, #0
 800bd52:	d0f6      	beq.n	800bd42 <__sflush_r+0xae>
 800bd54:	0793      	lsls	r3, r2, #30
 800bd56:	680e      	ldr	r6, [r1, #0]
 800bd58:	bf08      	it	eq
 800bd5a:	694b      	ldreq	r3, [r1, #20]
 800bd5c:	600f      	str	r7, [r1, #0]
 800bd5e:	bf18      	it	ne
 800bd60:	2300      	movne	r3, #0
 800bd62:	eba6 0807 	sub.w	r8, r6, r7
 800bd66:	608b      	str	r3, [r1, #8]
 800bd68:	f1b8 0f00 	cmp.w	r8, #0
 800bd6c:	dde9      	ble.n	800bd42 <__sflush_r+0xae>
 800bd6e:	6a21      	ldr	r1, [r4, #32]
 800bd70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bd72:	4643      	mov	r3, r8
 800bd74:	463a      	mov	r2, r7
 800bd76:	4628      	mov	r0, r5
 800bd78:	47b0      	blx	r6
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	dc08      	bgt.n	800bd90 <__sflush_r+0xfc>
 800bd7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd86:	81a3      	strh	r3, [r4, #12]
 800bd88:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd90:	4407      	add	r7, r0
 800bd92:	eba8 0800 	sub.w	r8, r8, r0
 800bd96:	e7e7      	b.n	800bd68 <__sflush_r+0xd4>
 800bd98:	dfbffffe 	.word	0xdfbffffe

0800bd9c <_fflush_r>:
 800bd9c:	b538      	push	{r3, r4, r5, lr}
 800bd9e:	690b      	ldr	r3, [r1, #16]
 800bda0:	4605      	mov	r5, r0
 800bda2:	460c      	mov	r4, r1
 800bda4:	b913      	cbnz	r3, 800bdac <_fflush_r+0x10>
 800bda6:	2500      	movs	r5, #0
 800bda8:	4628      	mov	r0, r5
 800bdaa:	bd38      	pop	{r3, r4, r5, pc}
 800bdac:	b118      	cbz	r0, 800bdb6 <_fflush_r+0x1a>
 800bdae:	6a03      	ldr	r3, [r0, #32]
 800bdb0:	b90b      	cbnz	r3, 800bdb6 <_fflush_r+0x1a>
 800bdb2:	f7ff fc2b 	bl	800b60c <__sinit>
 800bdb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d0f3      	beq.n	800bda6 <_fflush_r+0xa>
 800bdbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bdc0:	07d0      	lsls	r0, r2, #31
 800bdc2:	d404      	bmi.n	800bdce <_fflush_r+0x32>
 800bdc4:	0599      	lsls	r1, r3, #22
 800bdc6:	d402      	bmi.n	800bdce <_fflush_r+0x32>
 800bdc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bdca:	f7ff fe5a 	bl	800ba82 <__retarget_lock_acquire_recursive>
 800bdce:	4628      	mov	r0, r5
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	f7ff ff5f 	bl	800bc94 <__sflush_r>
 800bdd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bdd8:	07da      	lsls	r2, r3, #31
 800bdda:	4605      	mov	r5, r0
 800bddc:	d4e4      	bmi.n	800bda8 <_fflush_r+0xc>
 800bdde:	89a3      	ldrh	r3, [r4, #12]
 800bde0:	059b      	lsls	r3, r3, #22
 800bde2:	d4e1      	bmi.n	800bda8 <_fflush_r+0xc>
 800bde4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bde6:	f7ff fe4d 	bl	800ba84 <__retarget_lock_release_recursive>
 800bdea:	e7dd      	b.n	800bda8 <_fflush_r+0xc>

0800bdec <__swhatbuf_r>:
 800bdec:	b570      	push	{r4, r5, r6, lr}
 800bdee:	460c      	mov	r4, r1
 800bdf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdf4:	2900      	cmp	r1, #0
 800bdf6:	b096      	sub	sp, #88	@ 0x58
 800bdf8:	4615      	mov	r5, r2
 800bdfa:	461e      	mov	r6, r3
 800bdfc:	da0d      	bge.n	800be1a <__swhatbuf_r+0x2e>
 800bdfe:	89a3      	ldrh	r3, [r4, #12]
 800be00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be04:	f04f 0100 	mov.w	r1, #0
 800be08:	bf14      	ite	ne
 800be0a:	2340      	movne	r3, #64	@ 0x40
 800be0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be10:	2000      	movs	r0, #0
 800be12:	6031      	str	r1, [r6, #0]
 800be14:	602b      	str	r3, [r5, #0]
 800be16:	b016      	add	sp, #88	@ 0x58
 800be18:	bd70      	pop	{r4, r5, r6, pc}
 800be1a:	466a      	mov	r2, sp
 800be1c:	f000 f848 	bl	800beb0 <_fstat_r>
 800be20:	2800      	cmp	r0, #0
 800be22:	dbec      	blt.n	800bdfe <__swhatbuf_r+0x12>
 800be24:	9901      	ldr	r1, [sp, #4]
 800be26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be2e:	4259      	negs	r1, r3
 800be30:	4159      	adcs	r1, r3
 800be32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be36:	e7eb      	b.n	800be10 <__swhatbuf_r+0x24>

0800be38 <__smakebuf_r>:
 800be38:	898b      	ldrh	r3, [r1, #12]
 800be3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be3c:	079d      	lsls	r5, r3, #30
 800be3e:	4606      	mov	r6, r0
 800be40:	460c      	mov	r4, r1
 800be42:	d507      	bpl.n	800be54 <__smakebuf_r+0x1c>
 800be44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be48:	6023      	str	r3, [r4, #0]
 800be4a:	6123      	str	r3, [r4, #16]
 800be4c:	2301      	movs	r3, #1
 800be4e:	6163      	str	r3, [r4, #20]
 800be50:	b003      	add	sp, #12
 800be52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be54:	ab01      	add	r3, sp, #4
 800be56:	466a      	mov	r2, sp
 800be58:	f7ff ffc8 	bl	800bdec <__swhatbuf_r>
 800be5c:	9f00      	ldr	r7, [sp, #0]
 800be5e:	4605      	mov	r5, r0
 800be60:	4639      	mov	r1, r7
 800be62:	4630      	mov	r0, r6
 800be64:	f7ff fe8a 	bl	800bb7c <_malloc_r>
 800be68:	b948      	cbnz	r0, 800be7e <__smakebuf_r+0x46>
 800be6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be6e:	059a      	lsls	r2, r3, #22
 800be70:	d4ee      	bmi.n	800be50 <__smakebuf_r+0x18>
 800be72:	f023 0303 	bic.w	r3, r3, #3
 800be76:	f043 0302 	orr.w	r3, r3, #2
 800be7a:	81a3      	strh	r3, [r4, #12]
 800be7c:	e7e2      	b.n	800be44 <__smakebuf_r+0xc>
 800be7e:	89a3      	ldrh	r3, [r4, #12]
 800be80:	6020      	str	r0, [r4, #0]
 800be82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be86:	81a3      	strh	r3, [r4, #12]
 800be88:	9b01      	ldr	r3, [sp, #4]
 800be8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800be8e:	b15b      	cbz	r3, 800bea8 <__smakebuf_r+0x70>
 800be90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be94:	4630      	mov	r0, r6
 800be96:	f000 f81d 	bl	800bed4 <_isatty_r>
 800be9a:	b128      	cbz	r0, 800bea8 <__smakebuf_r+0x70>
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	f023 0303 	bic.w	r3, r3, #3
 800bea2:	f043 0301 	orr.w	r3, r3, #1
 800bea6:	81a3      	strh	r3, [r4, #12]
 800bea8:	89a3      	ldrh	r3, [r4, #12]
 800beaa:	431d      	orrs	r5, r3
 800beac:	81a5      	strh	r5, [r4, #12]
 800beae:	e7cf      	b.n	800be50 <__smakebuf_r+0x18>

0800beb0 <_fstat_r>:
 800beb0:	b538      	push	{r3, r4, r5, lr}
 800beb2:	4d07      	ldr	r5, [pc, #28]	@ (800bed0 <_fstat_r+0x20>)
 800beb4:	2300      	movs	r3, #0
 800beb6:	4604      	mov	r4, r0
 800beb8:	4608      	mov	r0, r1
 800beba:	4611      	mov	r1, r2
 800bebc:	602b      	str	r3, [r5, #0]
 800bebe:	f7f5 fb50 	bl	8001562 <_fstat>
 800bec2:	1c43      	adds	r3, r0, #1
 800bec4:	d102      	bne.n	800becc <_fstat_r+0x1c>
 800bec6:	682b      	ldr	r3, [r5, #0]
 800bec8:	b103      	cbz	r3, 800becc <_fstat_r+0x1c>
 800beca:	6023      	str	r3, [r4, #0]
 800becc:	bd38      	pop	{r3, r4, r5, pc}
 800bece:	bf00      	nop
 800bed0:	24004748 	.word	0x24004748

0800bed4 <_isatty_r>:
 800bed4:	b538      	push	{r3, r4, r5, lr}
 800bed6:	4d06      	ldr	r5, [pc, #24]	@ (800bef0 <_isatty_r+0x1c>)
 800bed8:	2300      	movs	r3, #0
 800beda:	4604      	mov	r4, r0
 800bedc:	4608      	mov	r0, r1
 800bede:	602b      	str	r3, [r5, #0]
 800bee0:	f7f5 fb4f 	bl	8001582 <_isatty>
 800bee4:	1c43      	adds	r3, r0, #1
 800bee6:	d102      	bne.n	800beee <_isatty_r+0x1a>
 800bee8:	682b      	ldr	r3, [r5, #0]
 800beea:	b103      	cbz	r3, 800beee <_isatty_r+0x1a>
 800beec:	6023      	str	r3, [r4, #0]
 800beee:	bd38      	pop	{r3, r4, r5, pc}
 800bef0:	24004748 	.word	0x24004748

0800bef4 <_sbrk_r>:
 800bef4:	b538      	push	{r3, r4, r5, lr}
 800bef6:	4d06      	ldr	r5, [pc, #24]	@ (800bf10 <_sbrk_r+0x1c>)
 800bef8:	2300      	movs	r3, #0
 800befa:	4604      	mov	r4, r0
 800befc:	4608      	mov	r0, r1
 800befe:	602b      	str	r3, [r5, #0]
 800bf00:	f7f5 fb58 	bl	80015b4 <_sbrk>
 800bf04:	1c43      	adds	r3, r0, #1
 800bf06:	d102      	bne.n	800bf0e <_sbrk_r+0x1a>
 800bf08:	682b      	ldr	r3, [r5, #0]
 800bf0a:	b103      	cbz	r3, 800bf0e <_sbrk_r+0x1a>
 800bf0c:	6023      	str	r3, [r4, #0]
 800bf0e:	bd38      	pop	{r3, r4, r5, pc}
 800bf10:	24004748 	.word	0x24004748

0800bf14 <_init>:
 800bf14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf16:	bf00      	nop
 800bf18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf1a:	bc08      	pop	{r3}
 800bf1c:	469e      	mov	lr, r3
 800bf1e:	4770      	bx	lr

0800bf20 <_fini>:
 800bf20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf22:	bf00      	nop
 800bf24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf26:	bc08      	pop	{r3}
 800bf28:	469e      	mov	lr, r3
 800bf2a:	4770      	bx	lr
