{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 19:52:54 2018 " "Info: Processing started: Sat Dec 08 19:52:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX7\[3\] 16.359 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX7\[3\]\" is 16.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 23 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 23; PIN Node = 'SW\[15\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.074 ns) + CELL(0.438 ns) 7.344 ns mux_3bit_8to1:M7\|m_1\[6\]~13 2 COMB LCCOMB_X29_Y4_N2 1 " "Info: 2: + IC(6.074 ns) + CELL(0.438 ns) = 7.344 ns; Loc. = LCCOMB_X29_Y4_N2; Fanout = 1; COMB Node = 'mux_3bit_8to1:M7\|m_1\[6\]~13'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.512 ns" { SW[15] mux_3bit_8to1:M7|m_1[6]~13 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.416 ns) 8.019 ns mux_3bit_8to1:M7\|m_1\[6\]~14 3 COMB LCCOMB_X29_Y4_N4 3 " "Info: 3: + IC(0.259 ns) + CELL(0.416 ns) = 8.019 ns; Loc. = LCCOMB_X29_Y4_N4; Fanout = 3; COMB Node = 'mux_3bit_8to1:M7\|m_1\[6\]~14'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { mux_3bit_8to1:M7|m_1[6]~13 mux_3bit_8to1:M7|m_1[6]~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.271 ns) 9.052 ns mux_3bit_8to1:M7\|M\[1\]~10 4 COMB LCCOMB_X29_Y8_N30 2 " "Info: 4: + IC(0.762 ns) + CELL(0.271 ns) = 9.052 ns; Loc. = LCCOMB_X29_Y8_N30; Fanout = 2; COMB Node = 'mux_3bit_8to1:M7\|M\[1\]~10'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { mux_3bit_8to1:M7|m_1[6]~14 mux_3bit_8to1:M7|M[1]~10 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.419 ns) 9.735 ns char_7seg:H7\|Display\[3\] 5 COMB LCCOMB_X29_Y8_N12 1 " "Info: 5: + IC(0.264 ns) + CELL(0.419 ns) = 9.735 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 1; COMB Node = 'char_7seg:H7\|Display\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { mux_3bit_8to1:M7|M[1]~10 char_7seg:H7|Display[3] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.002 ns) + CELL(2.622 ns) 16.359 ns HEX7\[3\] 6 PIN PIN_L6 0 " "Info: 6: + IC(4.002 ns) + CELL(2.622 ns) = 16.359 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'HEX7\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { char_7seg:H7|Display[3] HEX7[3] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part6/part6.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.998 ns ( 30.55 % ) " "Info: Total cell delay = 4.998 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.361 ns ( 69.45 % ) " "Info: Total interconnect delay = 11.361 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.359 ns" { SW[15] mux_3bit_8to1:M7|m_1[6]~13 mux_3bit_8to1:M7|m_1[6]~14 mux_3bit_8to1:M7|M[1]~10 char_7seg:H7|Display[3] HEX7[3] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "16.359 ns" { SW[15] {} SW[15]~combout {} mux_3bit_8to1:M7|m_1[6]~13 {} mux_3bit_8to1:M7|m_1[6]~14 {} mux_3bit_8to1:M7|M[1]~10 {} char_7seg:H7|Display[3] {} HEX7[3] {} } { 0.000ns 0.000ns 6.074ns 0.259ns 0.762ns 0.264ns 4.002ns } { 0.000ns 0.832ns 0.438ns 0.416ns 0.271ns 0.419ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 19:52:55 2018 " "Info: Processing ended: Sat Dec 08 19:52:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
