Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Tue Nov 28 15:53:22 2023


Cell Usage:
GTP_APM_E1 (SIMD)           2 uses
GTP_APM_E1                   30 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    1761 uses
GTP_DFF_C                  3219 uses
GTP_DFF_CE                 1655 uses
GTP_DFF_E                  1174 uses
GTP_DFF_P                   159 uses
GTP_DFF_PE                  101 uses
GTP_DFF_R                 16707 uses
GTP_DFF_RE                 1902 uses
GTP_DFF_S                   175 uses
GTP_DFF_SE                   88 uses
GTP_DLL                       2 uses
GTP_DRM18K                  126 uses
GTP_DRM9K                    14 uses
GTP_GRS                       1 use
GTP_INV                      72 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                    267 uses
GTP_LUT2                    965 uses
GTP_LUT3                   2078 uses
GTP_LUT4                   1418 uses
GTP_LUT5                   3202 uses
GTP_LUT5CARRY              5309 uses
GTP_LUT5M                  2873 uses
GTP_MUX2LUT6               1129 uses
GTP_MUX2LUT7                506 uses
GTP_MUX2LUT8                192 uses
GTP_OSERDES                  71 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                78 uses
GTP_RAM32X1DP              4608 uses
GTP_ROM128X1                  9 uses
GTP_ROM32X1                  20 uses
GTP_ROM64X1                  34 uses

I/O ports: 183
GTP_INBUF                  65 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 41 uses
GTP_OUTBUFT                38 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 20922 of 42800 (48.88%)
	LUTs as dram: 4686 of 17000 (27.56%)
	LUTs as logic: 16236
Total Registers: 26941 of 64200 (41.96%)
Total Latches: 0

DRM18K:
Total DRM18K = 133.0 of 134 (99.25%)

APMs:
Total APMs = 31.00 of 84 (36.90%)

Total I/O ports = 188 of 296 (63.51%)


Overview of Control Sets:

Number of unique control sets : 485

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 18       | 15                3
  [2, 4)      | 42       | 22                20
  [4, 6)      | 49       | 29                20
  [6, 8)      | 32       | 13                19
  [8, 10)     | 123      | 88                35
  [10, 12)    | 42       | 9                 33
  [12, 14)    | 31       | 24                7
  [14, 16)    | 23       | 8                 15
  [16, Inf)   | 125      | 101               24
--------------------------------------------------------------
  The maximum fanout: 15404
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1761
  NO              NO                YES                3378
  NO              YES               NO                 16882
  YES             NO                NO                 1174
  YES             NO                YES                1756
  YES             YES               NO                 1990
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_ddr_ov5640_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                     | LUT       | FF        | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                                  | 20922     | 26941     | 4686                | 31      | 133     | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 0        | 188     | 3           | 1           | 5            | 0        | 5309          | 1129         | 506          | 192          | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 3        
| + cmos1_8_16bit                                                      | 6         | 67        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos1_mix                                                          | 4401      | 733       | 2304                | 0.5     | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 759           | 288          | 144          | 72           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 0         | 18        | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_togrey                                                     | 66        | 39        | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 61        | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sobel                                                          | 1369      | 195       | 768                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 200           | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mat_3x3_inst                                                   | 1264      | 98        | 768                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 102           | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo1                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo2                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo3                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_up_median_filter                                               | 2839      | 426       | 1536                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 438           | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_sub_median_filter                                           | 1235      | 127       | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 140           | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 1032      | 24        | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 376       | 24        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 376       | 24        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 324       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 24        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 324       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u2_sub_median_filter                                           | 792       | 114       | 576                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 114           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 576       | 0         | 576                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u3_sub_median_filter                                           | 812       | 169       | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 184           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 610       | 74        | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 160       | 2         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 160       | 2         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                      | 6         | 67        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_mix                                                          | 4403      | 733       | 2304                | 0.5     | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 759           | 288          | 144          | 72           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gamma                                                          | 0         | 18        | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_B_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_G_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_sqrt                                                       | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_sqrt                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_sqrt                                      | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_R_square                                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_rom_rom_square                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_rom_square                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb_togrey                                                     | 66        | 39        | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_saturation                                                     | 61        | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sobel                                                          | 1369      | 195       | 768                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 200           | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mat_3x3_inst                                                   | 1264      | 98        | 768                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 102           | 96           | 48           | 24           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo1                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo2                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_fifo3                                                    | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_mat_fifo                            | 411       | 26        | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipm_distributed_sdpram_mat_fifo                          | 360       | 0         | 256                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 32           | 16           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_ctr                               | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_up_median_filter                                               | 2839      | 426       | 1536                | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 438           | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_sub_median_filter                                           | 1210      | 123       | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 132           | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 1007      | 20        | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 192          | 96           | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 328       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 324       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 325       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 324       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 64           | 32           | 16           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u2_sub_median_filter                                           | 792       | 114       | 576                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 114           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 576       | 0         | 576                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 192       | 0         | 192                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u3_sub_median_filter                                           | 837       | 173       | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 192           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mat_3x3_inst                                                 | 635       | 78        | 480                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo1                                                  | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo2                                                  | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mat_fifo3                                                  | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_fifo_mat_fifo                          | 211       | 26        | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipm_distributed_sdpram_mat_fifo                        | 160       | 0         | 160                 | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_fifo_ctr                             | 51        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                                   | 62        | 35        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                               | 30        | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ethernet_test                                                      | 1958      | 1941      | 6                   | 0       | 1       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 770           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + eth_udp_test                                                     | 1926      | 1901      | 6                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 746           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                                 | 1840      | 1826      | 6                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 703           | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                               | 658       | 884       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                                  | 69        | 129       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                                     | 71        | 191       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                                     | 197       | 135       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                                  | 321       | 429       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                                   | 178       | 296       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 54        | 32        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                                   | 104       | 99        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 48        | 32        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                              | 39        | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                                     | 1062      | 843       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 536           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                       | 456       | 342       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 213           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                         | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                      | 194       | 217       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                      | 355       | 235       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                                 | 56        | 49        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                                    | 120       | 99        | 6                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_rx                                                     | 68        | 58        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                                     | 52        | 41        | 6                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_shift_register                                       | 11        | 4         | 6                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_shiftregister_udp_shift_register     | 11        | 4         | 6                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_sdpram_udp_shift_register          | 6         | 0         | 6                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                                  | 0         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + fram_buf                                                           | 1999      | 1811      | 0                   | 0       | 109     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 580           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rd_buf                                                           | 522       | 377       | 0                   | 0       | 57      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 244           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell1                                                       | 64        | 82        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell2                                                       | 82        | 60        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_cell3                                                       | 44        | 57        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                                  | 0         | 0         | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rotate_cell                                                    | 171       | 96        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_rotate_buf1                                               | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_rotate_buf                                | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_rotate_buf2                                               | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_rotate_buf                                | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_osd_display                                                  | 34        | 20        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + osd_rom_m0                                                   | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_rom_osd_rom                                         | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_osd_rom                                     | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rotate_buf                                                       | 127       | 84        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 73            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rotate_fram_buf                                                | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_rotate_fram_buf                                | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_buf                                                           | 1055      | 1148      | 0                   | 0       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 176           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell1                                                       | 88        | 383       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell2                                                       | 85        | 382       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cell3                                                       | 88        | 383       | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf                                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                                  | 0         | 0         | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wr_rd_ctrl_top                                                   | 291       | 201       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_ctrl                                                        | 16        | 41        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_cmd_trans                                                   | 242       | 121       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 87            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_ctrl                                                        | 31        | 39        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_in                                                            | 3162      | 16854     | 0                   | 30      | 12      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1492          | 504          | 216          | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_delay_laps                                                     | 1048      | 15400     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 504          | 216          | 48           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_scaler_b                                                 | 553       | 442       | 0                   | 10      | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 394           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u0_data_stream_ctr                                             | 282       | 167       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 186           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram00                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram01                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram10                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram11                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_bilinear_gray                                               | 271       | 275       | 0                   | 10      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 208           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u0_cal_bilinear_srcxy                                        | 138       | 92        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 86            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u1_cal_bilinear_weight                                       | 48        | 96        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u2_cal_bilinear_data                                         | 85        | 87        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_scaler_g                                                 | 495       | 407       | 0                   | 10      | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 349           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u0_data_stream_ctr                                             | 224       | 140       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 141           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram00                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram01                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram10                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram11                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_bilinear_gray                                               | 271       | 267       | 0                   | 10      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 208           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u0_cal_bilinear_srcxy                                        | 138       | 84        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 86            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u1_cal_bilinear_weight                                       | 48        | 96        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u2_cal_bilinear_data                                         | 85        | 87        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_image_scaler_r                                                 | 495       | 407       | 0                   | 10      | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 349           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u0_data_stream_ctr                                             | 224       | 140       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 141           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram00                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram01                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram10                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_scaler_ram11                                               | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_dpram_scaler_ram                                    | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1_bilinear_gray                                               | 271       | 267       | 0                   | 10      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 208           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u0_cal_bilinear_srcxy                                        | 138       | 84        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 86            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u1_cal_bilinear_weight                                       | 48        | 96        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u2_cal_bilinear_data                                         | 85        | 87        | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_color_reverse                                              | 27        | 24        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_gamma                                                      | 29        | 25        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_panning_x                                                  | 36        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_panning_y                                                  | 36        | 29        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_rotate                                                     | 28        | 25        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_saturation                                                 | 28        | 25        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_scaler_height                                              | 38        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_scaler_width                                               | 35        | 29        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                         | 379       | 347       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                       | 81        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                       | 66        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                       | 101       | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                       | 130       | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                                | 41        | 37        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sync_vg                                                            | 54        | 25        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                         | 4139      | 3996      | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 622           | 29           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                                 | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                                     | 2592      | 2353      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 480           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                               | 327       | 236       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                                    | 23        | 23        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                                  | 136       | 92        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                             | 9         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                                 | 44        | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                        | 113       | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                        | 2         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                                     | 564       | 607       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                         | 11        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                                    | 98        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                              | 76        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                                     | 45        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                               | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                               | 1511      | 1371      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 370           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                           | 483       | 308       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 157       | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 110       | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 47        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 107       | 76        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 166       | 84        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 9         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                           | 329       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 84            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 76        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 31        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 45        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 103       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 101       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                           | 334       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 105       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 102       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                           | 331       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                                    | 78        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                      | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                                  | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                           | 104       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                           | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                              | 100       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                             | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                           | 0         | 3         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                            | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                         | 4         | 260       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                           | 5         | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                                 | 1545      | 1641      | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                               | 0         | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                                   | 0         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                                   | 157       | 143       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                                  | 104       | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                           | 12        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                                  | 53        | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                                   | 809       | 577       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                           | 537       | 388       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                           | 21        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                                     | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                           | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                           | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                        | 10        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                                | 28        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                                   | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                            | 26        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                           | 15        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                            | 19        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                             | 10        | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                                 | 222       | 141       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                                   | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                                   | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0           | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0         | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                           | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                                 | 50        | 48        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                       | 74        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                                    | 217       | 316       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                               | 85        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                              | 26        | 98        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                                 | 288       | 478       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                       | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0             | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0           | 2         | 0         | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                             | 24        | 14        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                                 | 0         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                               | 260       | 456       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                             | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                             | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                              | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                  
*************************************************************************************************************************************************
                                                                                     Clock   Non-clock                                           
 Clock                          Period       Waveform       Type                     Loads       Loads  Sources                                  
-------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                        20.000       {0 10}         Declared                   323          10  {sys_clk}                                
   ddrphy_clkin                 10.000       {0 5}          Generated (sys_clk)       5613           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}      
   ioclk0                       2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}     
   ioclk1                       2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}     
   ioclk2                       2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}     
   ioclk_gate_clk               10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}       
   pix_clk                      12.821       {0 6.41}       Generated (sys_clk)        310           1  {u_pll/u_pll_e3/CLKOUT0}                 
   cfg_clk                      100.000      {0 50}         Generated (sys_clk)        273           0  {u_pll/u_pll_e3/CLKOUT1}                 
   clk_25M                      40.000       {0 20}         Generated (sys_clk)         12           0  {u_pll/u_pll_e3/CLKOUT2}                 
   clk_200m                     5.000        {0 2.5}        Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT3}                 
   clk_125m                     8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT4}                 
 cmos1_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos1_pclk}                             
   cmos1_pclk_16bit             23.800       {0 11.9}       Generated (cmos1_pclk)    3173           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 cmos2_pclk                     11.900       {0 5.95}       Declared                    41           1  {cmos2_pclk}                             
   cmos2_pclk_16bit             23.800       {0 11.9}       Generated (cmos2_pclk)    3173           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT} 
 pix_clk_in                     6.734        {0 3.367}      Declared                 11350           0  {pix_clk_in}                             
 hdmi_ddr_ov5640_top|rgmii_rxc  1000.000     {0 500}        Declared                  1971           1  {rgmii_rxc}                              
=================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     205.423 MHz         20.000          4.868         15.132
 ddrphy_clkin               100.000 MHz     121.418 MHz         10.000          8.236          1.764
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 cmos1_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos2_pclk                  84.034 MHz     372.162 MHz         11.900          2.687          9.213
 cmos1_pclk_16bit            42.017 MHz      86.535 MHz         23.800         11.556          6.122
 cmos2_pclk_16bit            42.017 MHz      86.535 MHz         23.800         11.556          6.122
 pix_clk                     78.000 MHz     171.314 MHz         12.821          5.837          6.983
 cfg_clk                     10.000 MHz     165.481 MHz        100.000          6.043         93.957
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 pix_clk_in                 148.500 MHz      42.801 MHz          6.734         23.364        -16.630
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     154.655 MHz       1000.000          6.466        993.534
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.132       0.000              0            586
 ddrphy_clkin           ddrphy_clkin                 1.764       0.000              0          12024
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 cmos1_pclk             cmos1_pclk                   9.213       0.000              0             59
 cmos2_pclk             cmos2_pclk                   9.213       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit             6.122       0.000              0          17573
 cmos2_pclk_16bit       cmos2_pclk_16bit             6.122       0.000              0          17573
 pix_clk                pix_clk                      6.983       0.000              0           1225
 cfg_clk                cfg_clk                     93.957       0.000              0            624
 clk_25M                clk_25M                     36.471       0.000              0             12
 pix_clk_in             pix_clk_in                 -16.630   -1849.296            285          13018
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.534       0.000              0           3995
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            586
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0          12024
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.540       0.000              0             59
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.540       0.000              0          17573
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.540       0.000              0          17573
 pix_clk                pix_clk                      0.740       0.000              0           1225
 cfg_clk                cfg_clk                      0.740       0.000              0            624
 clk_25M                clk_25M                      1.175       0.000              0             12
 pix_clk_in             pix_clk_in                   0.540       0.000              0          13018
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.453       0.000              0           3995
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.739       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 6.078       0.000              0           2445
 cmos1_pclk_16bit       cmos1_pclk_16bit             7.486       0.000              0            495
 cmos2_pclk_16bit       cmos2_pclk_16bit             7.486       0.000              0            495
 pix_clk                pix_clk                     11.167       0.000              0             56
 cfg_clk                cfg_clk                     96.751       0.000              0              1
 pix_clk_in             pix_clk_in                   4.688       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0             67
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2445
 cmos1_pclk_16bit       cmos1_pclk_16bit             1.530       0.000              0            495
 cmos2_pclk_16bit       cmos2_pclk_16bit             1.530       0.000              0            495
 pix_clk                pix_clk                      1.413       0.000              0             56
 cfg_clk                cfg_clk                      2.165       0.000              0              1
 pix_clk_in             pix_clk_in                   1.537       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            323
 ddrphy_clkin                                        3.100       0.000              0           5613
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 cmos1_pclk                                          5.330       0.000              0             41
 cmos2_pclk                                          5.330       0.000              0             41
 cmos1_pclk_16bit                                   10.000       0.000              0           3173
 cmos2_pclk_16bit                                   10.000       0.000              0           3173
 pix_clk                                             5.512       0.000              0            310
 cfg_clk                                            49.102       0.000              0            273
 clk_25M                                            19.380       0.000              0             12
 pix_clk_in                                          2.229       0.000              0          11350
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           1971
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107811
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I0 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107814
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I2 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107811
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I0 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107814
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I2 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107811
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/I0 (GTP_LUT5)
                                   td                    0.185       6.264 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.817         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N107814
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/I2 (GTP_LUT4)
                                   td                    0.185       7.002 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/Z (GTP_LUT4)
                                   net (fanout=20)       0.847       7.849         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/I1 (GTP_LUT2)
                                   td                    0.172       8.021 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       8.691         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.691         Logic Levels: 4  
                                                                                   Logic: 1.189ns(27.806%), Route: 3.087ns(72.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=15)       0.810       8.050         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1145_7[4]/I2 (GTP_LUT5M)
                                   td                    0.330       8.380 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1145_7[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.380         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N35092
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1145_8[4]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.380 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N1145_8[4]/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       8.985         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I0 (GTP_LUT5)
                                   td                    0.185       9.170 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.634         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185       9.819 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      10.372         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.605 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.605         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.635 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.635         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.871 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.424         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/I2 (GTP_LUT4)
                                   td                    0.185      11.609 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      12.354         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N32177
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/I2 (GTP_LUT3)
                                   td                    0.185      12.539 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.144         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N104679_2
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I1 (GTP_LUT5M)
                                   td                    0.300      13.444 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      13.997         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N19938
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I2 (GTP_LUT5)
                                   td                    0.185      14.182 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.646         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25763
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.831 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.831         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  14.831         Logic Levels: 10 
                                                                                   Logic: 2.568ns(32.424%), Route: 5.352ns(67.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.764                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       7.910         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/I0 (GTP_LUT4)
                                   td                    0.290       8.200 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.753         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.816         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/I2 (GTP_LUT3)
                                   td                    0.185      10.001 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.642         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.875 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.875         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N18976
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.905         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N18977
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.141 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      11.782         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/I4 (GTP_LUT5)
                                   td                    0.277      12.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/Z (GTP_LUT5)
                                   net (fanout=56)       1.058      13.117         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N34729
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/I0 (GTP_LUT3)
                                   td                    0.185      13.302 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.766         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N34799
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/I1 (GTP_LUT5M)
                                   td                    0.430      14.196 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.196         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/D (GTP_DFF_C)

 Data arrival time                                                  14.196         Logic Levels: 7  
                                                                                   Logic: 2.794ns(38.353%), Route: 4.491ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[2]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       7.910         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/I0 (GTP_LUT4)
                                   td                    0.290       8.200 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.753         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/I3 (GTP_LUT5CARRY)
                                   td                    0.363       9.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.352 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.816         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/I2 (GTP_LUT3)
                                   td                    0.185      10.001 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[2]/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      10.642         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [2]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.875 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.875         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N18976
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.905 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.905         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N18977
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.141 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      11.782         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/I4 (GTP_LUT5)
                                   td                    0.277      12.059 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/Z (GTP_LUT5)
                                   net (fanout=56)       1.058      13.117         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N34729
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/I0 (GTP_LUT3)
                                   td                    0.185      13.302 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.766         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N34800
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/I1 (GTP_LUT5M)
                                   td                    0.430      14.196 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.196         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  14.196         Logic Levels: 7  
                                                                                   Logic: 2.794ns(38.353%), Route: 4.491ns(61.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I0 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.213                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos1_mix/saturation_de
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/I0 (GTP_LUT4)
                                   td                    0.320      20.104 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/Z (GTP_LUT4)
                                   net (fanout=25)       0.876      20.980         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.213 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.213         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11937
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.243 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.243         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11938
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.273 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.273         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11939
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.303 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.303         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11940
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.333 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.333         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11941
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.363 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.363         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11942
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.393 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.393         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11943
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.423 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.423         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11944
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.659 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.212         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.397 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.950         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.310      23.260 f       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.813         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I4 (GTP_LUT5)
                                   td                    0.185      23.998 r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.998         cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.998         Logic Levels: 7  
                                                                                   Logic: 2.008ns(36.770%), Route: 3.453ns(63.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_up_median_filter/u1_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.122                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos1_mix/saturation_de
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/I0 (GTP_LUT4)
                                   td                    0.320      20.104 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/Z (GTP_LUT4)
                                   net (fanout=25)       0.876      20.980         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.213 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.213         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13465
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.243 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.243         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13466
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.273 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.273         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13467
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.303 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.303         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13468
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.333 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.333         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13469
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.363 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.363         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13470
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.393 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.393         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13471
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.423 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.423         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13472
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.659 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.212         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [9]
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.397 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.950         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [9]
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.264      23.214 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.767         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I4 (GTP_LUT5)
                                   td                    0.185      23.952 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.952         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.952         Logic Levels: 7  
                                                                                   Logic: 1.962ns(36.233%), Route: 3.453ns(63.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos1_mix/saturation_de
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7/I0 (GTP_LUT3)
                                   td                    0.258      20.042 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7/Z (GTP_LUT3)
                                   net (fanout=25)       0.876      20.918         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en2
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.151 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.151         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11975
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.181 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.181         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11976
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.211 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.211         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11977
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.241 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.241         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11978
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.271 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.271         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11979
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.301 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.301         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11980
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.331 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.331         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11981
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.361 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.361         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N11982
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.597 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.150         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.335 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.888         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.296      23.184 f       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.737         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I4 (GTP_LUT5)
                                   td                    0.185      23.922 r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.922         cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.922         Logic Levels: 7  
                                                                                   Logic: 1.932ns(35.877%), Route: 3.453ns(64.123%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.198                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/de_out2
                                                                           f       cmos1_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/pdata_out2 [0]
                                                                           f       cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos1_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos1_8_16bit/pdata_out2 [1]
                                                                           f       cmos1_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos2_mix/saturation_de
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/I0 (GTP_LUT4)
                                   td                    0.320      20.104 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/Z (GTP_LUT4)
                                   net (fanout=25)       0.876      20.980         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.213 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.213         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13603
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.243 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.243         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13604
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.273 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.273         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13605
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.303 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.303         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13606
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.333 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.333         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13607
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.363 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.363         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13608
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.393 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.393         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13609
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.423 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.423         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N13610
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.659 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.212         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.397 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.950         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.310      23.260 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.813         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I4 (GTP_LUT5)
                                   td                    0.185      23.998 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.998         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.998         Logic Levels: 7  
                                                                                   Logic: 2.008ns(36.770%), Route: 3.453ns(63.230%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo2/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.122                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos2_mix/saturation_de
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/I0 (GTP_LUT4)
                                   td                    0.320      20.104 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N3_1/Z (GTP_LUT4)
                                   net (fanout=25)       0.876      20.980         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en1
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.213 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.213         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16844
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.243 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.243         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16845
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.273 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.273         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16846
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.303 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.303         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16847
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.333 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.333         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16848
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.363 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.363         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16849
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.393 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.393         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16850
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.423 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.423         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N16851
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.659 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.212         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N9 [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.397 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N10[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.950         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/rgnext [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.264      23.214 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.767         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I4 (GTP_LUT5)
                                   td                    0.185      23.952 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.952         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.952         Logic Levels: 7  
                                                                                   Logic: 1.962ns(36.233%), Route: 3.453ns(63.767%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.168                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_de/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_de/Q (GTP_DFF)
                                   net (fanout=34)       0.918      19.784         cmos2_mix/saturation_de
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7_1/I0 (GTP_LUT3)
                                   td                    0.258      20.042 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/N7_1/Z (GTP_LUT3)
                                   net (fanout=25)       0.876      20.918         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/rd_en2
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.151 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.151         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14679
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.181 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.181         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14680
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.211 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.211         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14681
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.241 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.241         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14682
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.271 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.271         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14683
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.301 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.301         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14684
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.331 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.331         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14685
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.361 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.361         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/_N14686
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.597 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      22.150         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N2 [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/I1 (GTP_LUT3)
                                   td                    0.185      22.335 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N3[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      22.888         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/wgnext [9]
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.296      23.184 f       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N36.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      23.737         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N16
                                                                                   cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/I1 (GTP_LUT5)
                                   td                    0.185      23.922 r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      23.922         cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/N17
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  23.922         Logic Levels: 7  
                                                                                   Logic: 1.932ns(35.877%), Route: 3.453ns(64.123%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_up_median_filter/u3_sub_median_filter/mat_3x3_inst/mat_fifo3/u_ipm_distributed_fifo_mat_fifo/u_ipm_distributed_fifo_ctr/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Setup time                                              0.034      30.120                          

 Data required time                                                 30.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.120                          
 Data arrival time                                                  23.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.198                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/de_out2
                                                                           f       cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/pdata_out2[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/pdata_out2 [0]
                                                                           f       cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.859 f       cmos2_8_16bit/pdata_out2[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.323         cmos2_8_16bit/pdata_out2 [1]
                                                                           f       cmos2_8_16bit/pdata_o[1]/D (GTP_DFF)

 Data arrival time                                                   7.323         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_o[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Hold time                                               0.047       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                   7.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fram_buf/rd_buf/genblk1.read_data[0]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.969 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.872         fram_buf/rd_buf/rotate_cell/rd_data1 [0]
                                                                                   fram_buf/rd_buf/rotate_cell/N150_5[0]/I1 (GTP_LUT3)
                                   td                    0.217       8.089 r       fram_buf/rd_buf/rotate_cell/N150_5[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.553         fram_buf/rd_buf/rd_data4 [0]
                                                                                   fram_buf/rd_buf/N32_8[0]/I1 (GTP_LUT5)
                                   td                    0.185       8.738 r       fram_buf/rd_buf/N32_8[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.202         fram_buf/rd_buf/_N41175
                                                                                   fram_buf/rd_buf/N32_9[0]/I2 (GTP_LUT3)
                                   td                    0.185       9.387 r       fram_buf/rd_buf/N32_9[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.851         fram_buf/rd_buf/_N41241
                                                                                   fram_buf/rd_buf/N117[0]/I2 (GTP_LUT5M)
                                   td                    0.300      10.151 f       fram_buf/rd_buf/N117[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.151         fram_buf/rd_buf/N117 [0]
                                                                           f       fram_buf/rd_buf/genblk1.read_data[0]/D (GTP_DFF_R)

 Data arrival time                                                  10.151         Logic Levels: 4  
                                                                                   Logic: 2.911ns(55.916%), Route: 2.295ns(44.084%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389      17.250         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      17.250                          
 clock uncertainty                                      -0.150      17.100                          

 Setup time                                              0.034      17.134                          

 Data required time                                                 17.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.134                          
 Data arrival time                                                  10.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.983                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fram_buf/rd_buf/genblk1.read_data[1]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.969 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.872         fram_buf/rd_buf/rotate_cell/rd_data1 [1]
                                                                                   fram_buf/rd_buf/rotate_cell/N150_5[1]/I1 (GTP_LUT3)
                                   td                    0.217       8.089 r       fram_buf/rd_buf/rotate_cell/N150_5[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.553         fram_buf/rd_buf/rd_data4 [1]
                                                                                   fram_buf/rd_buf/N32_8[1]/I1 (GTP_LUT5)
                                   td                    0.185       8.738 r       fram_buf/rd_buf/N32_8[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.202         fram_buf/rd_buf/_N41176
                                                                                   fram_buf/rd_buf/N32_9[1]/I2 (GTP_LUT3)
                                   td                    0.185       9.387 r       fram_buf/rd_buf/N32_9[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.851         fram_buf/rd_buf/_N41242
                                                                                   fram_buf/rd_buf/N117[1]/I0 (GTP_LUT5M)
                                   td                    0.258      10.109 f       fram_buf/rd_buf/N117[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.109         fram_buf/rd_buf/N117 [1]
                                                                           f       fram_buf/rd_buf/genblk1.read_data[1]/D (GTP_DFF_R)

 Data arrival time                                                  10.109         Logic Levels: 4  
                                                                                   Logic: 2.869ns(55.558%), Route: 2.295ns(44.442%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389      17.250         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      17.250                          
 clock uncertainty                                      -0.150      17.100                          

 Setup time                                              0.034      17.134                          

 Data required time                                                 17.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.134                          
 Data arrival time                                                  10.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.025                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : fram_buf/rd_buf/genblk1.read_data[2]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.969 f       fram_buf/rd_buf/rotate_cell/rd_rotate_buf1/U_ipml_sdpram_rd_rotate_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.872         fram_buf/rd_buf/rotate_cell/rd_data1 [2]
                                                                                   fram_buf/rd_buf/rotate_cell/N150_5[2]/I1 (GTP_LUT3)
                                   td                    0.217       8.089 r       fram_buf/rd_buf/rotate_cell/N150_5[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.553         fram_buf/rd_buf/rd_data4 [2]
                                                                                   fram_buf/rd_buf/N32_8[2]/I1 (GTP_LUT5)
                                   td                    0.185       8.738 r       fram_buf/rd_buf/N32_8[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.202         fram_buf/rd_buf/_N41177
                                                                                   fram_buf/rd_buf/N32_9[2]/I2 (GTP_LUT3)
                                   td                    0.185       9.387 r       fram_buf/rd_buf/N32_9[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.851         fram_buf/rd_buf/_N41243
                                                                                   fram_buf/rd_buf/N117[2]/I0 (GTP_LUT5M)
                                   td                    0.258      10.109 f       fram_buf/rd_buf/N117[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.109         fram_buf/rd_buf/N117 [2]
                                                                           f       fram_buf/rd_buf/genblk1.read_data[2]/D (GTP_DFF_R)

 Data arrival time                                                  10.109         Logic Levels: 4  
                                                                                   Logic: 2.869ns(55.558%), Route: 2.295ns(44.442%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389      17.250         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      17.250                          
 clock uncertainty                                      -0.150      17.100                          

 Setup time                                              0.034      17.134                          

 Data required time                                                 17.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.134                          
 Data arrival time                                                  10.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.025                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)
Endpoint    : b_out[3]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/genblk1.read_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.217         fram_buf/rd_buf/read_data [0]
                                                                           f       b_out[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.217         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       b_out[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.047       4.477                          

 Data required time                                                  4.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.477                          
 Data arrival time                                                   5.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)
Endpoint    : b_out[4]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/genblk1.read_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.217         fram_buf/rd_buf/read_data [1]
                                                                           f       b_out[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.217         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       b_out[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.047       4.477                          

 Data required time                                                  4.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.477                          
 Data arrival time                                                   5.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)
Endpoint    : b_out[5]/D (GTP_DFF_R)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.430
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/genblk1.read_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.217         fram_buf/rd_buf/read_data [2]
                                                                           f       b_out[5]/D (GTP_DFF_R)

 Data arrival time                                                   5.217         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       b_out[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.047       4.477                          

 Data required time                                                  4.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.477                          
 Data arrival time                                                   5.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.494 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.099         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.342 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.895         ms72xx_ctl/ms7200_ctl/_N94710
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_2/I0 (GTP_LUT5)
                                   td                    0.185       6.080 r       ms72xx_ctl/ms7200_ctl/N1872_2/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       6.810         ms72xx_ctl/ms7200_ctl/_N94853
                                                                                   ms72xx_ctl/ms7200_ctl/N1877/I0 (GTP_LUT5)
                                   td                    0.185       6.995 r       ms72xx_ctl/ms7200_ctl/N1877/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       7.665         ms72xx_ctl/ms7200_ctl/N1321
                                                                                   ms72xx_ctl/ms7200_ctl/N1954_1_or[1]_1/I1 (GTP_LUT5)
                                   td                    0.185       7.850 r       ms72xx_ctl/ms7200_ctl/N1954_1_or[1]_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.520         ms72xx_ctl/ms7200_ctl/_N95069
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/I0 (GTP_LUT5)
                                   td                    0.185       8.705 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.258         ms72xx_ctl/ms7200_ctl/state_n [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1797/I3 (GTP_LUT5)
                                   td                    0.185       9.443 r       ms72xx_ctl/ms7200_ctl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.907         ms72xx_ctl/ms7200_ctl/N1797
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I2 (GTP_LUT4)
                                   td                    0.185      10.092 r       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.092         ms72xx_ctl/ms7200_ctl/_N105095
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.092         Logic Levels: 7  
                                                                                   Logic: 1.682ns(28.379%), Route: 4.245ns(71.621%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736     102.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129     104.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.165                          
 clock uncertainty                                      -0.150     104.015                          

 Setup time                                              0.034     104.049                          

 Data required time                                                104.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.049                          
 Data arrival time                                                  10.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.957                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.494 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.099         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.342 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.895         ms72xx_ctl/ms7200_ctl/_N94710
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_1/I0 (GTP_LUT5)
                                   td                    0.185       6.080 r       ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT5)
                                   net (fanout=18)       0.834       6.914         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I1 (GTP_LUT5)
                                   td                    0.185       7.099 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.740         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       7.925 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.530         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.702 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.255         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.255         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.521%), Route: 3.791ns(74.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736     102.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129     104.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.165                          
 clock uncertainty                                      -0.150     104.015                          

 Setup time                                             -0.542     103.473                          

 Data required time                                                103.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.473                          
 Data arrival time                                                   9.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.218                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.494 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.099         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.342 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       5.895         ms72xx_ctl/ms7200_ctl/_N94710
                                                                                   ms72xx_ctl/ms7200_ctl/N1872_1/I0 (GTP_LUT5)
                                   td                    0.185       6.080 r       ms72xx_ctl/ms7200_ctl/N1872_1/Z (GTP_LUT5)
                                   net (fanout=18)       0.834       6.914         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I1 (GTP_LUT5)
                                   td                    0.185       7.099 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.740         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       7.925 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.530         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.702 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.255         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.255         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.521%), Route: 3.791ns(74.479%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736     102.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129     104.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.165                          
 clock uncertainty                                      -0.150     104.015                          

 Setup time                                             -0.542     103.473                          

 Data required time                                                103.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.473                          
 Data arrival time                                                   9.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.218                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.488 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.952         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.952         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.165                          
 clock uncertainty                                       0.000       4.165                          

 Hold time                                               0.047       4.212                          

 Data required time                                                  4.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.212                          
 Data arrival time                                                   4.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.488 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.952         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.952         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.165                          
 clock uncertainty                                       0.000       4.165                          

 Hold time                                               0.047       4.212                          

 Data required time                                                  4.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.212                          
 Data arrival time                                                   4.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.488 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.952         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.952         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.165                          
 clock uncertainty                                       0.000       4.165                          

 Hold time                                               0.047       4.212                          

 Data required time                                                  4.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.212                          
 Data arrival time                                                   4.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.972 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.613         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.916 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.380         coms1_reg_config/_N1959
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.565 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.347         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.580 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.580         coms1_reg_config/_N16855
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.610 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.610         coms1_reg_config/_N16856
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.640 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.640         coms1_reg_config/_N16857
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.670 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.670         coms1_reg_config/_N16858
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.700 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.700         coms1_reg_config/_N16859
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.730 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.730         coms1_reg_config/_N16860
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.760 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.760         coms1_reg_config/_N16861
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.790 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.790         coms1_reg_config/_N16862
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.820 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.820         coms1_reg_config/_N16863
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.056 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.056         coms1_reg_config/N1111 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   7.056         Logic Levels: 5  
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      42.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.643                          
 clock uncertainty                                      -0.150      43.493                          

 Setup time                                              0.034      43.527                          

 Data required time                                                 43.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.527                          
 Data arrival time                                                   7.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.972 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.613         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.916 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.380         coms1_reg_config/_N1959
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.565 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.347         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.580 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.580         coms1_reg_config/_N16855
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.610 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.610         coms1_reg_config/_N16856
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.640 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.640         coms1_reg_config/_N16857
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.670 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.670         coms1_reg_config/_N16858
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.700 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.700         coms1_reg_config/_N16859
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.730 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.730         coms1_reg_config/_N16860
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.760 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.760         coms1_reg_config/_N16861
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.790 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.790         coms1_reg_config/_N16862
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.026 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.026         coms1_reg_config/N1111 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   7.026         Logic Levels: 5  
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      42.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.643                          
 clock uncertainty                                      -0.150      43.493                          

 Setup time                                              0.034      43.527                          

 Data required time                                                 43.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.527                          
 Data arrival time                                                   7.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.972 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.613         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I4 (GTP_LUT5)
                                   td                    0.303       4.916 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.380         coms1_reg_config/_N1959
                                                                                   coms1_reg_config/N8_mux10/I3 (GTP_LUT5)
                                   td                    0.185       5.565 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.347         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.580 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.580         coms1_reg_config/_N16855
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.610 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.610         coms1_reg_config/_N16856
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.640 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.640         coms1_reg_config/_N16857
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.670 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.670         coms1_reg_config/_N16858
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.700 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.700         coms1_reg_config/_N16859
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.730 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.730         coms1_reg_config/_N16860
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.760 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.760         coms1_reg_config/_N16861
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.996 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.996         coms1_reg_config/N1111 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   6.996         Logic Levels: 4  
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      42.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      43.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.643                          
 clock uncertainty                                      -0.150      43.493                          

 Setup time                                              0.034      43.527                          

 Data required time                                                 43.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.527                          
 Data arrival time                                                   6.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.966 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.607         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.857 r       coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.857         coms1_reg_config/N1111 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.857         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.643                          
 clock uncertainty                                       0.000       3.643                          

 Hold time                                               0.039       3.682                          

 Data required time                                                  3.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.682                          
 Data arrival time                                                   4.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.966 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.607         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.857 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.857         coms1_reg_config/N1111 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.857         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.643                          
 clock uncertainty                                       0.000       3.643                          

 Hold time                                               0.039       3.682                          

 Data required time                                                  3.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.682                          
 Data arrival time                                                   4.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.643
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.966 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.607         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.857 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.857         coms1_reg_config/N1111 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.857         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.038 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.643         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.643                          
 clock uncertainty                                       0.000       3.643                          

 Hold time                                               0.039       3.682                          

 Data required time                                                  3.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.682                          
 Data arrival time                                                   4.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)
Endpoint    : hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_in/scaler_ctrl_height_2d[2]/Q (GTP_DFF)
                                   net (fanout=5)        0.670       5.414         hdmi_in/scaler_ctrl_height_2d [2]
                                                                                   hdmi_in/N770_mux6/I0 (GTP_LUT5)
                                   td                    0.309       5.723 f       hdmi_in/N770_mux6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.570         hdmi_in/N770     
                                                                                   hdmi_in/N787_0[0]/I0 (GTP_LUT2)
                                   td                    0.185       6.755 r       hdmi_in/N787_0[0]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.308         hdmi_in/nb2 [2]  
                                                                                   hdmi_in/N787_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.541 f       hdmi_in/N787_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.541         hdmi_in/N787_4.co [1]
                                                                                   hdmi_in/N787_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.777 r       hdmi_in/N787_4.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       8.559         hdmi_in/dest_height_i [3]
                                                                                   hdmi_in/N734_sub9.faddsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.792 f       hdmi_in/N734_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.792         hdmi_in/N734_sub9.co [4]
                                                                                   hdmi_in/N734_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.822 r       hdmi_in/N734_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.822         hdmi_in/N734_sub9.co [5]
                                                                                   hdmi_in/N734_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.852 r       hdmi_in/N734_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.852         hdmi_in/N734_sub9.co [6]
                                                                                   hdmi_in/N734_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.882 r       hdmi_in/N734_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.882         hdmi_in/N734_sub9.co [7]
                                                                                   hdmi_in/N734_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.912 r       hdmi_in/N734_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.912         hdmi_in/N734_sub9.co [8]
                                                                                   hdmi_in/N734_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.942 r       hdmi_in/N734_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.942         hdmi_in/N734_sub9.co [9]
                                                                                   hdmi_in/N734_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.972 r       hdmi_in/N734_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.972         hdmi_in/N734_sub9.co [10]
                                                                                   hdmi_in/N734_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.002 r       hdmi_in/N734_sub9.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.002         hdmi_in/N734_sub9.co [11]
                                                                                   hdmi_in/N734_sub9.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.032 r       hdmi_in/N734_sub9.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.032         hdmi_in/N734_sub9.co [12]
                                                                                   hdmi_in/N734_sub9.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.268 r       hdmi_in/N734_sub9.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      10.060         hdmi_in/_N142    
                                                                                   hdmi_in/N734_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.261 f       hdmi_in/N734_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.261         hdmi_in/N734_sub8.co [1]
                                                                                   hdmi_in/N734_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.291 r       hdmi_in/N734_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.291         hdmi_in/N734_sub8.co [2]
                                                                                   hdmi_in/N734_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.321 r       hdmi_in/N734_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.321         hdmi_in/N734_sub8.co [3]
                                                                                   hdmi_in/N734_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.351 r       hdmi_in/N734_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.351         hdmi_in/N734_sub8.co [4]
                                                                                   hdmi_in/N734_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.381 r       hdmi_in/N734_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.381         hdmi_in/N734_sub8.co [5]
                                                                                   hdmi_in/N734_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.411 r       hdmi_in/N734_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.411         hdmi_in/N734_sub8.co [6]
                                                                                   hdmi_in/N734_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.441 r       hdmi_in/N734_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.441         hdmi_in/N734_sub8.co [7]
                                                                                   hdmi_in/N734_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.471 r       hdmi_in/N734_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.471         hdmi_in/N734_sub8.co [8]
                                                                                   hdmi_in/N734_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.501 r       hdmi_in/N734_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.501         hdmi_in/N734_sub8.co [9]
                                                                                   hdmi_in/N734_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.531 r       hdmi_in/N734_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.531         hdmi_in/N734_sub8.co [10]
                                                                                   hdmi_in/N734_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.561 r       hdmi_in/N734_sub8.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.561         hdmi_in/N734_sub8.co [11]
                                                                                   hdmi_in/N734_sub8.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.591 r       hdmi_in/N734_sub8.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.591         hdmi_in/N734_sub8.co [12]
                                                                                   hdmi_in/N734_sub8.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.827 r       hdmi_in/N734_sub8.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      11.619         hdmi_in/_N155    
                                                                                   hdmi_in/N734_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.820 f       hdmi_in/N734_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         hdmi_in/N734_sub7.co [1]
                                                                                   hdmi_in/N734_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       hdmi_in/N734_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         hdmi_in/N734_sub7.co [2]
                                                                                   hdmi_in/N734_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       hdmi_in/N734_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         hdmi_in/N734_sub7.co [3]
                                                                                   hdmi_in/N734_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       hdmi_in/N734_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         hdmi_in/N734_sub7.co [4]
                                                                                   hdmi_in/N734_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       hdmi_in/N734_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         hdmi_in/N734_sub7.co [5]
                                                                                   hdmi_in/N734_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.970 r       hdmi_in/N734_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.970         hdmi_in/N734_sub7.co [6]
                                                                                   hdmi_in/N734_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.000 r       hdmi_in/N734_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.000         hdmi_in/N734_sub7.co [7]
                                                                                   hdmi_in/N734_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.030 r       hdmi_in/N734_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.030         hdmi_in/N734_sub7.co [8]
                                                                                   hdmi_in/N734_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.060 r       hdmi_in/N734_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.060         hdmi_in/N734_sub7.co [9]
                                                                                   hdmi_in/N734_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.090 r       hdmi_in/N734_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.090         hdmi_in/N734_sub7.co [10]
                                                                                   hdmi_in/N734_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.120 r       hdmi_in/N734_sub7.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.120         hdmi_in/N734_sub7.co [11]
                                                                                   hdmi_in/N734_sub7.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.150 r       hdmi_in/N734_sub7.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.150         hdmi_in/N734_sub7.co [12]
                                                                                   hdmi_in/N734_sub7.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.386 r       hdmi_in/N734_sub7.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      13.220         hdmi_in/_N168    
                                                                                   hdmi_in/N734_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.421 f       hdmi_in/N734_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.421         hdmi_in/N734_sub6.co [1]
                                                                                   hdmi_in/N734_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.451 r       hdmi_in/N734_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         hdmi_in/N734_sub6.co [2]
                                                                                   hdmi_in/N734_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       hdmi_in/N734_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         hdmi_in/N734_sub6.co [3]
                                                                                   hdmi_in/N734_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.511 r       hdmi_in/N734_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.511         hdmi_in/N734_sub6.co [4]
                                                                                   hdmi_in/N734_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.541 r       hdmi_in/N734_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.541         hdmi_in/N734_sub6.co [5]
                                                                                   hdmi_in/N734_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.571 r       hdmi_in/N734_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.571         hdmi_in/N734_sub6.co [6]
                                                                                   hdmi_in/N734_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.601 r       hdmi_in/N734_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.601         hdmi_in/N734_sub6.co [7]
                                                                                   hdmi_in/N734_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.631 r       hdmi_in/N734_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.631         hdmi_in/N734_sub6.co [8]
                                                                                   hdmi_in/N734_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.661 r       hdmi_in/N734_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.661         hdmi_in/N734_sub6.co [9]
                                                                                   hdmi_in/N734_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.691 r       hdmi_in/N734_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.691         hdmi_in/N734_sub6.co [10]
                                                                                   hdmi_in/N734_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.721 r       hdmi_in/N734_sub6.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.721         hdmi_in/N734_sub6.co [11]
                                                                                   hdmi_in/N734_sub6.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.751 r       hdmi_in/N734_sub6.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.751         hdmi_in/N734_sub6.co [12]
                                                                                   hdmi_in/N734_sub6.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.987 r       hdmi_in/N734_sub6.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      14.821         hdmi_in/_N181    
                                                                                   hdmi_in/N734_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.022 f       hdmi_in/N734_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.022         hdmi_in/N734_sub5.co [1]
                                                                                   hdmi_in/N734_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.052 r       hdmi_in/N734_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.052         hdmi_in/N734_sub5.co [2]
                                                                                   hdmi_in/N734_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.082 r       hdmi_in/N734_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.082         hdmi_in/N734_sub5.co [3]
                                                                                   hdmi_in/N734_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.112 r       hdmi_in/N734_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.112         hdmi_in/N734_sub5.co [4]
                                                                                   hdmi_in/N734_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.142 r       hdmi_in/N734_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.142         hdmi_in/N734_sub5.co [5]
                                                                                   hdmi_in/N734_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.172 r       hdmi_in/N734_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.172         hdmi_in/N734_sub5.co [6]
                                                                                   hdmi_in/N734_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.202 r       hdmi_in/N734_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.202         hdmi_in/N734_sub5.co [7]
                                                                                   hdmi_in/N734_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.232 r       hdmi_in/N734_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.232         hdmi_in/N734_sub5.co [8]
                                                                                   hdmi_in/N734_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.262 r       hdmi_in/N734_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.262         hdmi_in/N734_sub5.co [9]
                                                                                   hdmi_in/N734_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.292 r       hdmi_in/N734_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.292         hdmi_in/N734_sub5.co [10]
                                                                                   hdmi_in/N734_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.322 r       hdmi_in/N734_sub5.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.322         hdmi_in/N734_sub5.co [11]
                                                                                   hdmi_in/N734_sub5.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.352 r       hdmi_in/N734_sub5.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.352         hdmi_in/N734_sub5.co [12]
                                                                                   hdmi_in/N734_sub5.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.588 r       hdmi_in/N734_sub5.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      16.422         hdmi_in/_N194    
                                                                                   hdmi_in/N734_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.623 f       hdmi_in/N734_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.623         hdmi_in/N734_sub4.co [1]
                                                                                   hdmi_in/N734_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.653 r       hdmi_in/N734_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.653         hdmi_in/N734_sub4.co [2]
                                                                                   hdmi_in/N734_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.683 r       hdmi_in/N734_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.683         hdmi_in/N734_sub4.co [3]
                                                                                   hdmi_in/N734_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.713 r       hdmi_in/N734_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.713         hdmi_in/N734_sub4.co [4]
                                                                                   hdmi_in/N734_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.743 r       hdmi_in/N734_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.743         hdmi_in/N734_sub4.co [5]
                                                                                   hdmi_in/N734_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.773 r       hdmi_in/N734_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.773         hdmi_in/N734_sub4.co [6]
                                                                                   hdmi_in/N734_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.803 r       hdmi_in/N734_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.803         hdmi_in/N734_sub4.co [7]
                                                                                   hdmi_in/N734_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.833 r       hdmi_in/N734_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.833         hdmi_in/N734_sub4.co [8]
                                                                                   hdmi_in/N734_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.863 r       hdmi_in/N734_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.863         hdmi_in/N734_sub4.co [9]
                                                                                   hdmi_in/N734_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.893 r       hdmi_in/N734_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.893         hdmi_in/N734_sub4.co [10]
                                                                                   hdmi_in/N734_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.923 r       hdmi_in/N734_sub4.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.923         hdmi_in/N734_sub4.co [11]
                                                                                   hdmi_in/N734_sub4.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.953 r       hdmi_in/N734_sub4.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.953         hdmi_in/N734_sub4.co [12]
                                                                                   hdmi_in/N734_sub4.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.189 r       hdmi_in/N734_sub4.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      18.023         hdmi_in/_N207    
                                                                                   hdmi_in/N734_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.224 f       hdmi_in/N734_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.224         hdmi_in/N734_sub3.co [1]
                                                                                   hdmi_in/N734_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.254 r       hdmi_in/N734_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.254         hdmi_in/N734_sub3.co [2]
                                                                                   hdmi_in/N734_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.284 r       hdmi_in/N734_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.284         hdmi_in/N734_sub3.co [3]
                                                                                   hdmi_in/N734_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.314 r       hdmi_in/N734_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.314         hdmi_in/N734_sub3.co [4]
                                                                                   hdmi_in/N734_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.344 r       hdmi_in/N734_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.344         hdmi_in/N734_sub3.co [5]
                                                                                   hdmi_in/N734_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.374 r       hdmi_in/N734_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.374         hdmi_in/N734_sub3.co [6]
                                                                                   hdmi_in/N734_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.404 r       hdmi_in/N734_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.404         hdmi_in/N734_sub3.co [7]
                                                                                   hdmi_in/N734_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.434 r       hdmi_in/N734_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.434         hdmi_in/N734_sub3.co [8]
                                                                                   hdmi_in/N734_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.464 r       hdmi_in/N734_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         hdmi_in/N734_sub3.co [9]
                                                                                   hdmi_in/N734_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.494 r       hdmi_in/N734_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.494         hdmi_in/N734_sub3.co [10]
                                                                                   hdmi_in/N734_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.524 r       hdmi_in/N734_sub3.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.524         hdmi_in/N734_sub3.co [11]
                                                                                   hdmi_in/N734_sub3.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.554 r       hdmi_in/N734_sub3.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.554         hdmi_in/N734_sub3.co [12]
                                                                                   hdmi_in/N734_sub3.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.790 r       hdmi_in/N734_sub3.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      19.624         hdmi_in/_N220    
                                                                                   hdmi_in/N734_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.825 f       hdmi_in/N734_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.825         hdmi_in/N734_sub2.co [1]
                                                                                   hdmi_in/N734_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.855 r       hdmi_in/N734_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.855         hdmi_in/N734_sub2.co [2]
                                                                                   hdmi_in/N734_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.885 r       hdmi_in/N734_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.885         hdmi_in/N734_sub2.co [3]
                                                                                   hdmi_in/N734_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.915 r       hdmi_in/N734_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.915         hdmi_in/N734_sub2.co [4]
                                                                                   hdmi_in/N734_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.945 r       hdmi_in/N734_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.945         hdmi_in/N734_sub2.co [5]
                                                                                   hdmi_in/N734_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.975 r       hdmi_in/N734_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.975         hdmi_in/N734_sub2.co [6]
                                                                                   hdmi_in/N734_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.005 r       hdmi_in/N734_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.005         hdmi_in/N734_sub2.co [7]
                                                                                   hdmi_in/N734_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.035 r       hdmi_in/N734_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.035         hdmi_in/N734_sub2.co [8]
                                                                                   hdmi_in/N734_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.065 r       hdmi_in/N734_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.065         hdmi_in/N734_sub2.co [9]
                                                                                   hdmi_in/N734_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.095 r       hdmi_in/N734_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.095         hdmi_in/N734_sub2.co [10]
                                                                                   hdmi_in/N734_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.125 r       hdmi_in/N734_sub2.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.125         hdmi_in/N734_sub2.co [11]
                                                                                   hdmi_in/N734_sub2.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.155 r       hdmi_in/N734_sub2.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.155         hdmi_in/N734_sub2.co [12]
                                                                                   hdmi_in/N734_sub2.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.391 r       hdmi_in/N734_sub2.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      21.225         hdmi_in/_N233    
                                                                                   hdmi_in/N734_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.426 f       hdmi_in/N734_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.426         hdmi_in/N734_sub1.co [1]
                                                                                   hdmi_in/N734_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.456 r       hdmi_in/N734_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.456         hdmi_in/N734_sub1.co [2]
                                                                                   hdmi_in/N734_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.486 r       hdmi_in/N734_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.486         hdmi_in/N734_sub1.co [3]
                                                                                   hdmi_in/N734_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.516 r       hdmi_in/N734_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.516         hdmi_in/N734_sub1.co [4]
                                                                                   hdmi_in/N734_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.546 r       hdmi_in/N734_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.546         hdmi_in/N734_sub1.co [5]
                                                                                   hdmi_in/N734_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.576 r       hdmi_in/N734_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.576         hdmi_in/N734_sub1.co [6]
                                                                                   hdmi_in/N734_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.606 r       hdmi_in/N734_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.606         hdmi_in/N734_sub1.co [7]
                                                                                   hdmi_in/N734_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.636 r       hdmi_in/N734_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.636         hdmi_in/N734_sub1.co [8]
                                                                                   hdmi_in/N734_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.666 r       hdmi_in/N734_sub1.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.666         hdmi_in/N734_sub1.co [9]
                                                                                   hdmi_in/N734_sub1.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.696 r       hdmi_in/N734_sub1.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.696         hdmi_in/N734_sub1.co [10]
                                                                                   hdmi_in/N734_sub1.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.726 r       hdmi_in/N734_sub1.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.726         hdmi_in/N734_sub1.co [11]
                                                                                   hdmi_in/N734_sub1.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.756 r       hdmi_in/N734_sub1.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.756         hdmi_in/N734_sub1.co [12]
                                                                                   hdmi_in/N734_sub1.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.992 r       hdmi_in/N734_sub1.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=16)       0.819      22.811         hdmi_in/_N246    
                                                                                   hdmi_in/N734_sub0.faddsub_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      23.044 f       hdmi_in/N734_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.044         hdmi_in/N734_sub0.co [4]
                                                                                   hdmi_in/N734_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.074 r       hdmi_in/N734_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.074         hdmi_in/N734_sub0.co [5]
                                                                                   hdmi_in/N734_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.104 r       hdmi_in/N734_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.104         hdmi_in/N734_sub0.co [6]
                                                                                   hdmi_in/N734_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.134 r       hdmi_in/N734_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.134         hdmi_in/N734_sub0.co [7]
                                                                                   hdmi_in/N734_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.164 r       hdmi_in/N734_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.164         hdmi_in/N734_sub0.co [8]
                                                                                   hdmi_in/N734_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.194 r       hdmi_in/N734_sub0.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.194         hdmi_in/N734_sub0.co [9]
                                                                                   hdmi_in/N734_sub0.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.224 r       hdmi_in/N734_sub0.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.224         hdmi_in/N734_sub0.co [10]
                                                                                   hdmi_in/N734_sub0.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.254 r       hdmi_in/N734_sub0.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.254         hdmi_in/N734_sub0.co [11]
                                                                                   hdmi_in/N734_sub0.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.284 r       hdmi_in/N734_sub0.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.284         hdmi_in/N734_sub0.co [12]
                                                                                   hdmi_in/N734_sub0.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.520 r       hdmi_in/N734_sub0.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.670      24.190         hdmi_in/_N259    
                                                                                   hdmi_in/N734_sub0_inv/I0 (GTP_LUT1)
                                   td                    0.185      24.375 r       hdmi_in/N734_sub0_inv/Z (GTP_LUT1)
                                   net (fanout=3)        1.119      25.494         hdmi_in/N734 [0] 
                                                                           r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)

 Data arrival time                                                  25.494         Logic Levels: 42 
                                                                                   Logic: 9.031ns(42.844%), Route: 12.048ns(57.156%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                             -2.035       8.864                          

 Data required time                                                  8.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.864                          
 Data arrival time                                                  25.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.630                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)
Endpoint    : hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_in/scaler_ctrl_height_2d[2]/Q (GTP_DFF)
                                   net (fanout=5)        0.670       5.414         hdmi_in/scaler_ctrl_height_2d [2]
                                                                                   hdmi_in/N770_mux6/I0 (GTP_LUT5)
                                   td                    0.309       5.723 f       hdmi_in/N770_mux6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.570         hdmi_in/N770     
                                                                                   hdmi_in/N787_0[0]/I0 (GTP_LUT2)
                                   td                    0.185       6.755 r       hdmi_in/N787_0[0]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.308         hdmi_in/nb2 [2]  
                                                                                   hdmi_in/N787_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.541 f       hdmi_in/N787_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.541         hdmi_in/N787_4.co [1]
                                                                                   hdmi_in/N787_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.777 r       hdmi_in/N787_4.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       8.559         hdmi_in/dest_height_i [3]
                                                                                   hdmi_in/N734_sub9.faddsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.792 f       hdmi_in/N734_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.792         hdmi_in/N734_sub9.co [4]
                                                                                   hdmi_in/N734_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.822 r       hdmi_in/N734_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.822         hdmi_in/N734_sub9.co [5]
                                                                                   hdmi_in/N734_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.852 r       hdmi_in/N734_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.852         hdmi_in/N734_sub9.co [6]
                                                                                   hdmi_in/N734_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.882 r       hdmi_in/N734_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.882         hdmi_in/N734_sub9.co [7]
                                                                                   hdmi_in/N734_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.912 r       hdmi_in/N734_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.912         hdmi_in/N734_sub9.co [8]
                                                                                   hdmi_in/N734_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.942 r       hdmi_in/N734_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.942         hdmi_in/N734_sub9.co [9]
                                                                                   hdmi_in/N734_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.972 r       hdmi_in/N734_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.972         hdmi_in/N734_sub9.co [10]
                                                                                   hdmi_in/N734_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.002 r       hdmi_in/N734_sub9.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.002         hdmi_in/N734_sub9.co [11]
                                                                                   hdmi_in/N734_sub9.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.032 r       hdmi_in/N734_sub9.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.032         hdmi_in/N734_sub9.co [12]
                                                                                   hdmi_in/N734_sub9.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.268 r       hdmi_in/N734_sub9.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      10.060         hdmi_in/_N142    
                                                                                   hdmi_in/N734_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.261 f       hdmi_in/N734_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.261         hdmi_in/N734_sub8.co [1]
                                                                                   hdmi_in/N734_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.291 r       hdmi_in/N734_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.291         hdmi_in/N734_sub8.co [2]
                                                                                   hdmi_in/N734_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.321 r       hdmi_in/N734_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.321         hdmi_in/N734_sub8.co [3]
                                                                                   hdmi_in/N734_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.351 r       hdmi_in/N734_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.351         hdmi_in/N734_sub8.co [4]
                                                                                   hdmi_in/N734_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.381 r       hdmi_in/N734_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.381         hdmi_in/N734_sub8.co [5]
                                                                                   hdmi_in/N734_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.411 r       hdmi_in/N734_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.411         hdmi_in/N734_sub8.co [6]
                                                                                   hdmi_in/N734_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.441 r       hdmi_in/N734_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.441         hdmi_in/N734_sub8.co [7]
                                                                                   hdmi_in/N734_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.471 r       hdmi_in/N734_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.471         hdmi_in/N734_sub8.co [8]
                                                                                   hdmi_in/N734_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.501 r       hdmi_in/N734_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.501         hdmi_in/N734_sub8.co [9]
                                                                                   hdmi_in/N734_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.531 r       hdmi_in/N734_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.531         hdmi_in/N734_sub8.co [10]
                                                                                   hdmi_in/N734_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.561 r       hdmi_in/N734_sub8.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.561         hdmi_in/N734_sub8.co [11]
                                                                                   hdmi_in/N734_sub8.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.591 r       hdmi_in/N734_sub8.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.591         hdmi_in/N734_sub8.co [12]
                                                                                   hdmi_in/N734_sub8.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.827 r       hdmi_in/N734_sub8.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      11.619         hdmi_in/_N155    
                                                                                   hdmi_in/N734_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.820 f       hdmi_in/N734_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         hdmi_in/N734_sub7.co [1]
                                                                                   hdmi_in/N734_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       hdmi_in/N734_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         hdmi_in/N734_sub7.co [2]
                                                                                   hdmi_in/N734_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       hdmi_in/N734_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         hdmi_in/N734_sub7.co [3]
                                                                                   hdmi_in/N734_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       hdmi_in/N734_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         hdmi_in/N734_sub7.co [4]
                                                                                   hdmi_in/N734_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       hdmi_in/N734_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         hdmi_in/N734_sub7.co [5]
                                                                                   hdmi_in/N734_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.970 r       hdmi_in/N734_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.970         hdmi_in/N734_sub7.co [6]
                                                                                   hdmi_in/N734_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.000 r       hdmi_in/N734_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.000         hdmi_in/N734_sub7.co [7]
                                                                                   hdmi_in/N734_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.030 r       hdmi_in/N734_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.030         hdmi_in/N734_sub7.co [8]
                                                                                   hdmi_in/N734_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.060 r       hdmi_in/N734_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.060         hdmi_in/N734_sub7.co [9]
                                                                                   hdmi_in/N734_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.090 r       hdmi_in/N734_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.090         hdmi_in/N734_sub7.co [10]
                                                                                   hdmi_in/N734_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.120 r       hdmi_in/N734_sub7.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.120         hdmi_in/N734_sub7.co [11]
                                                                                   hdmi_in/N734_sub7.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.150 r       hdmi_in/N734_sub7.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.150         hdmi_in/N734_sub7.co [12]
                                                                                   hdmi_in/N734_sub7.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.386 r       hdmi_in/N734_sub7.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      13.220         hdmi_in/_N168    
                                                                                   hdmi_in/N734_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.421 f       hdmi_in/N734_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.421         hdmi_in/N734_sub6.co [1]
                                                                                   hdmi_in/N734_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.451 r       hdmi_in/N734_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         hdmi_in/N734_sub6.co [2]
                                                                                   hdmi_in/N734_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       hdmi_in/N734_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         hdmi_in/N734_sub6.co [3]
                                                                                   hdmi_in/N734_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.511 r       hdmi_in/N734_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.511         hdmi_in/N734_sub6.co [4]
                                                                                   hdmi_in/N734_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.541 r       hdmi_in/N734_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.541         hdmi_in/N734_sub6.co [5]
                                                                                   hdmi_in/N734_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.571 r       hdmi_in/N734_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.571         hdmi_in/N734_sub6.co [6]
                                                                                   hdmi_in/N734_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.601 r       hdmi_in/N734_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.601         hdmi_in/N734_sub6.co [7]
                                                                                   hdmi_in/N734_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.631 r       hdmi_in/N734_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.631         hdmi_in/N734_sub6.co [8]
                                                                                   hdmi_in/N734_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.661 r       hdmi_in/N734_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.661         hdmi_in/N734_sub6.co [9]
                                                                                   hdmi_in/N734_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.691 r       hdmi_in/N734_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.691         hdmi_in/N734_sub6.co [10]
                                                                                   hdmi_in/N734_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.721 r       hdmi_in/N734_sub6.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.721         hdmi_in/N734_sub6.co [11]
                                                                                   hdmi_in/N734_sub6.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.751 r       hdmi_in/N734_sub6.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.751         hdmi_in/N734_sub6.co [12]
                                                                                   hdmi_in/N734_sub6.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.987 r       hdmi_in/N734_sub6.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      14.821         hdmi_in/_N181    
                                                                                   hdmi_in/N734_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.022 f       hdmi_in/N734_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.022         hdmi_in/N734_sub5.co [1]
                                                                                   hdmi_in/N734_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.052 r       hdmi_in/N734_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.052         hdmi_in/N734_sub5.co [2]
                                                                                   hdmi_in/N734_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.082 r       hdmi_in/N734_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.082         hdmi_in/N734_sub5.co [3]
                                                                                   hdmi_in/N734_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.112 r       hdmi_in/N734_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.112         hdmi_in/N734_sub5.co [4]
                                                                                   hdmi_in/N734_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.142 r       hdmi_in/N734_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.142         hdmi_in/N734_sub5.co [5]
                                                                                   hdmi_in/N734_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.172 r       hdmi_in/N734_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.172         hdmi_in/N734_sub5.co [6]
                                                                                   hdmi_in/N734_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.202 r       hdmi_in/N734_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.202         hdmi_in/N734_sub5.co [7]
                                                                                   hdmi_in/N734_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.232 r       hdmi_in/N734_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.232         hdmi_in/N734_sub5.co [8]
                                                                                   hdmi_in/N734_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.262 r       hdmi_in/N734_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.262         hdmi_in/N734_sub5.co [9]
                                                                                   hdmi_in/N734_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.292 r       hdmi_in/N734_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.292         hdmi_in/N734_sub5.co [10]
                                                                                   hdmi_in/N734_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.322 r       hdmi_in/N734_sub5.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.322         hdmi_in/N734_sub5.co [11]
                                                                                   hdmi_in/N734_sub5.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.352 r       hdmi_in/N734_sub5.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.352         hdmi_in/N734_sub5.co [12]
                                                                                   hdmi_in/N734_sub5.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.588 r       hdmi_in/N734_sub5.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      16.422         hdmi_in/_N194    
                                                                                   hdmi_in/N734_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.623 f       hdmi_in/N734_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.623         hdmi_in/N734_sub4.co [1]
                                                                                   hdmi_in/N734_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.653 r       hdmi_in/N734_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.653         hdmi_in/N734_sub4.co [2]
                                                                                   hdmi_in/N734_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.683 r       hdmi_in/N734_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.683         hdmi_in/N734_sub4.co [3]
                                                                                   hdmi_in/N734_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.713 r       hdmi_in/N734_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.713         hdmi_in/N734_sub4.co [4]
                                                                                   hdmi_in/N734_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.743 r       hdmi_in/N734_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.743         hdmi_in/N734_sub4.co [5]
                                                                                   hdmi_in/N734_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.773 r       hdmi_in/N734_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.773         hdmi_in/N734_sub4.co [6]
                                                                                   hdmi_in/N734_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.803 r       hdmi_in/N734_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.803         hdmi_in/N734_sub4.co [7]
                                                                                   hdmi_in/N734_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.833 r       hdmi_in/N734_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.833         hdmi_in/N734_sub4.co [8]
                                                                                   hdmi_in/N734_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.863 r       hdmi_in/N734_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.863         hdmi_in/N734_sub4.co [9]
                                                                                   hdmi_in/N734_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.893 r       hdmi_in/N734_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.893         hdmi_in/N734_sub4.co [10]
                                                                                   hdmi_in/N734_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.923 r       hdmi_in/N734_sub4.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.923         hdmi_in/N734_sub4.co [11]
                                                                                   hdmi_in/N734_sub4.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.953 r       hdmi_in/N734_sub4.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.953         hdmi_in/N734_sub4.co [12]
                                                                                   hdmi_in/N734_sub4.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.189 r       hdmi_in/N734_sub4.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      18.023         hdmi_in/_N207    
                                                                                   hdmi_in/N734_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.224 f       hdmi_in/N734_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.224         hdmi_in/N734_sub3.co [1]
                                                                                   hdmi_in/N734_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.254 r       hdmi_in/N734_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.254         hdmi_in/N734_sub3.co [2]
                                                                                   hdmi_in/N734_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.284 r       hdmi_in/N734_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.284         hdmi_in/N734_sub3.co [3]
                                                                                   hdmi_in/N734_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.314 r       hdmi_in/N734_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.314         hdmi_in/N734_sub3.co [4]
                                                                                   hdmi_in/N734_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.344 r       hdmi_in/N734_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.344         hdmi_in/N734_sub3.co [5]
                                                                                   hdmi_in/N734_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.374 r       hdmi_in/N734_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.374         hdmi_in/N734_sub3.co [6]
                                                                                   hdmi_in/N734_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.404 r       hdmi_in/N734_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.404         hdmi_in/N734_sub3.co [7]
                                                                                   hdmi_in/N734_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.434 r       hdmi_in/N734_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.434         hdmi_in/N734_sub3.co [8]
                                                                                   hdmi_in/N734_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.464 r       hdmi_in/N734_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         hdmi_in/N734_sub3.co [9]
                                                                                   hdmi_in/N734_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.494 r       hdmi_in/N734_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.494         hdmi_in/N734_sub3.co [10]
                                                                                   hdmi_in/N734_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.524 r       hdmi_in/N734_sub3.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.524         hdmi_in/N734_sub3.co [11]
                                                                                   hdmi_in/N734_sub3.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.554 r       hdmi_in/N734_sub3.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.554         hdmi_in/N734_sub3.co [12]
                                                                                   hdmi_in/N734_sub3.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.790 r       hdmi_in/N734_sub3.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      19.624         hdmi_in/_N220    
                                                                                   hdmi_in/N734_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.825 f       hdmi_in/N734_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.825         hdmi_in/N734_sub2.co [1]
                                                                                   hdmi_in/N734_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.855 r       hdmi_in/N734_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.855         hdmi_in/N734_sub2.co [2]
                                                                                   hdmi_in/N734_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.885 r       hdmi_in/N734_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.885         hdmi_in/N734_sub2.co [3]
                                                                                   hdmi_in/N734_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.915 r       hdmi_in/N734_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.915         hdmi_in/N734_sub2.co [4]
                                                                                   hdmi_in/N734_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.945 r       hdmi_in/N734_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.945         hdmi_in/N734_sub2.co [5]
                                                                                   hdmi_in/N734_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.975 r       hdmi_in/N734_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.975         hdmi_in/N734_sub2.co [6]
                                                                                   hdmi_in/N734_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.005 r       hdmi_in/N734_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.005         hdmi_in/N734_sub2.co [7]
                                                                                   hdmi_in/N734_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.035 r       hdmi_in/N734_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.035         hdmi_in/N734_sub2.co [8]
                                                                                   hdmi_in/N734_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.065 r       hdmi_in/N734_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.065         hdmi_in/N734_sub2.co [9]
                                                                                   hdmi_in/N734_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.095 r       hdmi_in/N734_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.095         hdmi_in/N734_sub2.co [10]
                                                                                   hdmi_in/N734_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.125 r       hdmi_in/N734_sub2.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.125         hdmi_in/N734_sub2.co [11]
                                                                                   hdmi_in/N734_sub2.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.155 r       hdmi_in/N734_sub2.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.155         hdmi_in/N734_sub2.co [12]
                                                                                   hdmi_in/N734_sub2.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.391 r       hdmi_in/N734_sub2.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      21.225         hdmi_in/_N233    
                                                                                   hdmi_in/N734_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.426 f       hdmi_in/N734_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.426         hdmi_in/N734_sub1.co [1]
                                                                                   hdmi_in/N734_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.456 r       hdmi_in/N734_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.456         hdmi_in/N734_sub1.co [2]
                                                                                   hdmi_in/N734_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.486 r       hdmi_in/N734_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.486         hdmi_in/N734_sub1.co [3]
                                                                                   hdmi_in/N734_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.516 r       hdmi_in/N734_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.516         hdmi_in/N734_sub1.co [4]
                                                                                   hdmi_in/N734_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.546 r       hdmi_in/N734_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.546         hdmi_in/N734_sub1.co [5]
                                                                                   hdmi_in/N734_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.576 r       hdmi_in/N734_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.576         hdmi_in/N734_sub1.co [6]
                                                                                   hdmi_in/N734_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.606 r       hdmi_in/N734_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.606         hdmi_in/N734_sub1.co [7]
                                                                                   hdmi_in/N734_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.636 r       hdmi_in/N734_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.636         hdmi_in/N734_sub1.co [8]
                                                                                   hdmi_in/N734_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.666 r       hdmi_in/N734_sub1.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.666         hdmi_in/N734_sub1.co [9]
                                                                                   hdmi_in/N734_sub1.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.696 r       hdmi_in/N734_sub1.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.696         hdmi_in/N734_sub1.co [10]
                                                                                   hdmi_in/N734_sub1.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.726 r       hdmi_in/N734_sub1.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.726         hdmi_in/N734_sub1.co [11]
                                                                                   hdmi_in/N734_sub1.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.756 r       hdmi_in/N734_sub1.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.756         hdmi_in/N734_sub1.co [12]
                                                                                   hdmi_in/N734_sub1.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.992 r       hdmi_in/N734_sub1.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=16)       0.819      22.811         hdmi_in/_N246    
                                                                                   hdmi_in/N734_sub0.faddsub_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      23.044 f       hdmi_in/N734_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.044         hdmi_in/N734_sub0.co [4]
                                                                                   hdmi_in/N734_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.074 r       hdmi_in/N734_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.074         hdmi_in/N734_sub0.co [5]
                                                                                   hdmi_in/N734_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.104 r       hdmi_in/N734_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.104         hdmi_in/N734_sub0.co [6]
                                                                                   hdmi_in/N734_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.134 r       hdmi_in/N734_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.134         hdmi_in/N734_sub0.co [7]
                                                                                   hdmi_in/N734_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.164 r       hdmi_in/N734_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.164         hdmi_in/N734_sub0.co [8]
                                                                                   hdmi_in/N734_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.194 r       hdmi_in/N734_sub0.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.194         hdmi_in/N734_sub0.co [9]
                                                                                   hdmi_in/N734_sub0.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.224 r       hdmi_in/N734_sub0.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.224         hdmi_in/N734_sub0.co [10]
                                                                                   hdmi_in/N734_sub0.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.254 r       hdmi_in/N734_sub0.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.254         hdmi_in/N734_sub0.co [11]
                                                                                   hdmi_in/N734_sub0.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.284 r       hdmi_in/N734_sub0.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.284         hdmi_in/N734_sub0.co [12]
                                                                                   hdmi_in/N734_sub0.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.520 r       hdmi_in/N734_sub0.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.670      24.190         hdmi_in/_N259    
                                                                                   hdmi_in/N734_sub0_inv/I0 (GTP_LUT1)
                                   td                    0.185      24.375 r       hdmi_in/N734_sub0_inv/Z (GTP_LUT1)
                                   net (fanout=3)        1.119      25.494         hdmi_in/N734 [0] 
                                                                           r       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)

 Data arrival time                                                  25.494         Logic Levels: 42 
                                                                                   Logic: 9.031ns(42.844%), Route: 12.048ns(57.156%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_in/u_image_scaler_g/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                             -2.035       8.864                          

 Data required time                                                  8.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.864                          
 Data arrival time                                                  25.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.630                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)
Endpoint    : hdmi_in/u_image_scaler_r/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_in/scaler_ctrl_height_2d[2]/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_in/scaler_ctrl_height_2d[2]/Q (GTP_DFF)
                                   net (fanout=5)        0.670       5.414         hdmi_in/scaler_ctrl_height_2d [2]
                                                                                   hdmi_in/N770_mux6/I0 (GTP_LUT5)
                                   td                    0.309       5.723 f       hdmi_in/N770_mux6/Z (GTP_LUT5)
                                   net (fanout=20)       0.847       6.570         hdmi_in/N770     
                                                                                   hdmi_in/N787_0[0]/I0 (GTP_LUT2)
                                   td                    0.185       6.755 r       hdmi_in/N787_0[0]/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.308         hdmi_in/nb2 [2]  
                                                                                   hdmi_in/N787_4.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.541 f       hdmi_in/N787_4.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.541         hdmi_in/N787_4.co [1]
                                                                                   hdmi_in/N787_4.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.777 r       hdmi_in/N787_4.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       8.559         hdmi_in/dest_height_i [3]
                                                                                   hdmi_in/N734_sub9.faddsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.792 f       hdmi_in/N734_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.792         hdmi_in/N734_sub9.co [4]
                                                                                   hdmi_in/N734_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.822 r       hdmi_in/N734_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.822         hdmi_in/N734_sub9.co [5]
                                                                                   hdmi_in/N734_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.852 r       hdmi_in/N734_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.852         hdmi_in/N734_sub9.co [6]
                                                                                   hdmi_in/N734_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.882 r       hdmi_in/N734_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.882         hdmi_in/N734_sub9.co [7]
                                                                                   hdmi_in/N734_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.912 r       hdmi_in/N734_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.912         hdmi_in/N734_sub9.co [8]
                                                                                   hdmi_in/N734_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.942 r       hdmi_in/N734_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.942         hdmi_in/N734_sub9.co [9]
                                                                                   hdmi_in/N734_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.972 r       hdmi_in/N734_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.972         hdmi_in/N734_sub9.co [10]
                                                                                   hdmi_in/N734_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.002 r       hdmi_in/N734_sub9.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.002         hdmi_in/N734_sub9.co [11]
                                                                                   hdmi_in/N734_sub9.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.032 r       hdmi_in/N734_sub9.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.032         hdmi_in/N734_sub9.co [12]
                                                                                   hdmi_in/N734_sub9.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.268 r       hdmi_in/N734_sub9.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      10.060         hdmi_in/_N142    
                                                                                   hdmi_in/N734_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.261 f       hdmi_in/N734_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.261         hdmi_in/N734_sub8.co [1]
                                                                                   hdmi_in/N734_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.291 r       hdmi_in/N734_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.291         hdmi_in/N734_sub8.co [2]
                                                                                   hdmi_in/N734_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.321 r       hdmi_in/N734_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.321         hdmi_in/N734_sub8.co [3]
                                                                                   hdmi_in/N734_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.351 r       hdmi_in/N734_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.351         hdmi_in/N734_sub8.co [4]
                                                                                   hdmi_in/N734_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.381 r       hdmi_in/N734_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.381         hdmi_in/N734_sub8.co [5]
                                                                                   hdmi_in/N734_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.411 r       hdmi_in/N734_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.411         hdmi_in/N734_sub8.co [6]
                                                                                   hdmi_in/N734_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.441 r       hdmi_in/N734_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.441         hdmi_in/N734_sub8.co [7]
                                                                                   hdmi_in/N734_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.471 r       hdmi_in/N734_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.471         hdmi_in/N734_sub8.co [8]
                                                                                   hdmi_in/N734_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.501 r       hdmi_in/N734_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.501         hdmi_in/N734_sub8.co [9]
                                                                                   hdmi_in/N734_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.531 r       hdmi_in/N734_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.531         hdmi_in/N734_sub8.co [10]
                                                                                   hdmi_in/N734_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.561 r       hdmi_in/N734_sub8.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.561         hdmi_in/N734_sub8.co [11]
                                                                                   hdmi_in/N734_sub8.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.591 r       hdmi_in/N734_sub8.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.591         hdmi_in/N734_sub8.co [12]
                                                                                   hdmi_in/N734_sub8.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.827 r       hdmi_in/N734_sub8.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=13)       0.792      11.619         hdmi_in/_N155    
                                                                                   hdmi_in/N734_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.820 f       hdmi_in/N734_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         hdmi_in/N734_sub7.co [1]
                                                                                   hdmi_in/N734_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       hdmi_in/N734_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         hdmi_in/N734_sub7.co [2]
                                                                                   hdmi_in/N734_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       hdmi_in/N734_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         hdmi_in/N734_sub7.co [3]
                                                                                   hdmi_in/N734_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       hdmi_in/N734_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         hdmi_in/N734_sub7.co [4]
                                                                                   hdmi_in/N734_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       hdmi_in/N734_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         hdmi_in/N734_sub7.co [5]
                                                                                   hdmi_in/N734_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.970 r       hdmi_in/N734_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.970         hdmi_in/N734_sub7.co [6]
                                                                                   hdmi_in/N734_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.000 r       hdmi_in/N734_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.000         hdmi_in/N734_sub7.co [7]
                                                                                   hdmi_in/N734_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.030 r       hdmi_in/N734_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.030         hdmi_in/N734_sub7.co [8]
                                                                                   hdmi_in/N734_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.060 r       hdmi_in/N734_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.060         hdmi_in/N734_sub7.co [9]
                                                                                   hdmi_in/N734_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.090 r       hdmi_in/N734_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.090         hdmi_in/N734_sub7.co [10]
                                                                                   hdmi_in/N734_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.120 r       hdmi_in/N734_sub7.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.120         hdmi_in/N734_sub7.co [11]
                                                                                   hdmi_in/N734_sub7.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.150 r       hdmi_in/N734_sub7.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.150         hdmi_in/N734_sub7.co [12]
                                                                                   hdmi_in/N734_sub7.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.386 r       hdmi_in/N734_sub7.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      13.220         hdmi_in/_N168    
                                                                                   hdmi_in/N734_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.421 f       hdmi_in/N734_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.421         hdmi_in/N734_sub6.co [1]
                                                                                   hdmi_in/N734_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.451 r       hdmi_in/N734_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.451         hdmi_in/N734_sub6.co [2]
                                                                                   hdmi_in/N734_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.481 r       hdmi_in/N734_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.481         hdmi_in/N734_sub6.co [3]
                                                                                   hdmi_in/N734_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.511 r       hdmi_in/N734_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.511         hdmi_in/N734_sub6.co [4]
                                                                                   hdmi_in/N734_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.541 r       hdmi_in/N734_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.541         hdmi_in/N734_sub6.co [5]
                                                                                   hdmi_in/N734_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.571 r       hdmi_in/N734_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.571         hdmi_in/N734_sub6.co [6]
                                                                                   hdmi_in/N734_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.601 r       hdmi_in/N734_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.601         hdmi_in/N734_sub6.co [7]
                                                                                   hdmi_in/N734_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.631 r       hdmi_in/N734_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.631         hdmi_in/N734_sub6.co [8]
                                                                                   hdmi_in/N734_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.661 r       hdmi_in/N734_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.661         hdmi_in/N734_sub6.co [9]
                                                                                   hdmi_in/N734_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.691 r       hdmi_in/N734_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.691         hdmi_in/N734_sub6.co [10]
                                                                                   hdmi_in/N734_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.721 r       hdmi_in/N734_sub6.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.721         hdmi_in/N734_sub6.co [11]
                                                                                   hdmi_in/N734_sub6.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.751 r       hdmi_in/N734_sub6.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.751         hdmi_in/N734_sub6.co [12]
                                                                                   hdmi_in/N734_sub6.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.987 r       hdmi_in/N734_sub6.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      14.821         hdmi_in/_N181    
                                                                                   hdmi_in/N734_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      15.022 f       hdmi_in/N734_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.022         hdmi_in/N734_sub5.co [1]
                                                                                   hdmi_in/N734_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.052 r       hdmi_in/N734_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.052         hdmi_in/N734_sub5.co [2]
                                                                                   hdmi_in/N734_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.082 r       hdmi_in/N734_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.082         hdmi_in/N734_sub5.co [3]
                                                                                   hdmi_in/N734_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.112 r       hdmi_in/N734_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.112         hdmi_in/N734_sub5.co [4]
                                                                                   hdmi_in/N734_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.142 r       hdmi_in/N734_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.142         hdmi_in/N734_sub5.co [5]
                                                                                   hdmi_in/N734_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.172 r       hdmi_in/N734_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.172         hdmi_in/N734_sub5.co [6]
                                                                                   hdmi_in/N734_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.202 r       hdmi_in/N734_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.202         hdmi_in/N734_sub5.co [7]
                                                                                   hdmi_in/N734_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.232 r       hdmi_in/N734_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.232         hdmi_in/N734_sub5.co [8]
                                                                                   hdmi_in/N734_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.262 r       hdmi_in/N734_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.262         hdmi_in/N734_sub5.co [9]
                                                                                   hdmi_in/N734_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.292 r       hdmi_in/N734_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.292         hdmi_in/N734_sub5.co [10]
                                                                                   hdmi_in/N734_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.322 r       hdmi_in/N734_sub5.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.322         hdmi_in/N734_sub5.co [11]
                                                                                   hdmi_in/N734_sub5.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.352 r       hdmi_in/N734_sub5.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.352         hdmi_in/N734_sub5.co [12]
                                                                                   hdmi_in/N734_sub5.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.588 r       hdmi_in/N734_sub5.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      16.422         hdmi_in/_N194    
                                                                                   hdmi_in/N734_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.623 f       hdmi_in/N734_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.623         hdmi_in/N734_sub4.co [1]
                                                                                   hdmi_in/N734_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.653 r       hdmi_in/N734_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.653         hdmi_in/N734_sub4.co [2]
                                                                                   hdmi_in/N734_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.683 r       hdmi_in/N734_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.683         hdmi_in/N734_sub4.co [3]
                                                                                   hdmi_in/N734_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.713 r       hdmi_in/N734_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.713         hdmi_in/N734_sub4.co [4]
                                                                                   hdmi_in/N734_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.743 r       hdmi_in/N734_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.743         hdmi_in/N734_sub4.co [5]
                                                                                   hdmi_in/N734_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.773 r       hdmi_in/N734_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.773         hdmi_in/N734_sub4.co [6]
                                                                                   hdmi_in/N734_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.803 r       hdmi_in/N734_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.803         hdmi_in/N734_sub4.co [7]
                                                                                   hdmi_in/N734_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.833 r       hdmi_in/N734_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.833         hdmi_in/N734_sub4.co [8]
                                                                                   hdmi_in/N734_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.863 r       hdmi_in/N734_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.863         hdmi_in/N734_sub4.co [9]
                                                                                   hdmi_in/N734_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.893 r       hdmi_in/N734_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.893         hdmi_in/N734_sub4.co [10]
                                                                                   hdmi_in/N734_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.923 r       hdmi_in/N734_sub4.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.923         hdmi_in/N734_sub4.co [11]
                                                                                   hdmi_in/N734_sub4.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.953 r       hdmi_in/N734_sub4.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.953         hdmi_in/N734_sub4.co [12]
                                                                                   hdmi_in/N734_sub4.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      17.189 r       hdmi_in/N734_sub4.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      18.023         hdmi_in/_N207    
                                                                                   hdmi_in/N734_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      18.224 f       hdmi_in/N734_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.224         hdmi_in/N734_sub3.co [1]
                                                                                   hdmi_in/N734_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.254 r       hdmi_in/N734_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.254         hdmi_in/N734_sub3.co [2]
                                                                                   hdmi_in/N734_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.284 r       hdmi_in/N734_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.284         hdmi_in/N734_sub3.co [3]
                                                                                   hdmi_in/N734_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.314 r       hdmi_in/N734_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.314         hdmi_in/N734_sub3.co [4]
                                                                                   hdmi_in/N734_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.344 r       hdmi_in/N734_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.344         hdmi_in/N734_sub3.co [5]
                                                                                   hdmi_in/N734_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.374 r       hdmi_in/N734_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.374         hdmi_in/N734_sub3.co [6]
                                                                                   hdmi_in/N734_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.404 r       hdmi_in/N734_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.404         hdmi_in/N734_sub3.co [7]
                                                                                   hdmi_in/N734_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.434 r       hdmi_in/N734_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.434         hdmi_in/N734_sub3.co [8]
                                                                                   hdmi_in/N734_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.464 r       hdmi_in/N734_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         hdmi_in/N734_sub3.co [9]
                                                                                   hdmi_in/N734_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.494 r       hdmi_in/N734_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.494         hdmi_in/N734_sub3.co [10]
                                                                                   hdmi_in/N734_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.524 r       hdmi_in/N734_sub3.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.524         hdmi_in/N734_sub3.co [11]
                                                                                   hdmi_in/N734_sub3.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      18.554 r       hdmi_in/N734_sub3.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.554         hdmi_in/N734_sub3.co [12]
                                                                                   hdmi_in/N734_sub3.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.790 r       hdmi_in/N734_sub3.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      19.624         hdmi_in/_N220    
                                                                                   hdmi_in/N734_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.825 f       hdmi_in/N734_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.825         hdmi_in/N734_sub2.co [1]
                                                                                   hdmi_in/N734_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.855 r       hdmi_in/N734_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.855         hdmi_in/N734_sub2.co [2]
                                                                                   hdmi_in/N734_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.885 r       hdmi_in/N734_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.885         hdmi_in/N734_sub2.co [3]
                                                                                   hdmi_in/N734_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.915 r       hdmi_in/N734_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.915         hdmi_in/N734_sub2.co [4]
                                                                                   hdmi_in/N734_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.945 r       hdmi_in/N734_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.945         hdmi_in/N734_sub2.co [5]
                                                                                   hdmi_in/N734_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.975 r       hdmi_in/N734_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.975         hdmi_in/N734_sub2.co [6]
                                                                                   hdmi_in/N734_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.005 r       hdmi_in/N734_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.005         hdmi_in/N734_sub2.co [7]
                                                                                   hdmi_in/N734_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.035 r       hdmi_in/N734_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.035         hdmi_in/N734_sub2.co [8]
                                                                                   hdmi_in/N734_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.065 r       hdmi_in/N734_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.065         hdmi_in/N734_sub2.co [9]
                                                                                   hdmi_in/N734_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.095 r       hdmi_in/N734_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.095         hdmi_in/N734_sub2.co [10]
                                                                                   hdmi_in/N734_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.125 r       hdmi_in/N734_sub2.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.125         hdmi_in/N734_sub2.co [11]
                                                                                   hdmi_in/N734_sub2.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.155 r       hdmi_in/N734_sub2.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.155         hdmi_in/N734_sub2.co [12]
                                                                                   hdmi_in/N734_sub2.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      20.391 r       hdmi_in/N734_sub2.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=18)       0.834      21.225         hdmi_in/_N233    
                                                                                   hdmi_in/N734_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      21.426 f       hdmi_in/N734_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.426         hdmi_in/N734_sub1.co [1]
                                                                                   hdmi_in/N734_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.456 r       hdmi_in/N734_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.456         hdmi_in/N734_sub1.co [2]
                                                                                   hdmi_in/N734_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.486 r       hdmi_in/N734_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.486         hdmi_in/N734_sub1.co [3]
                                                                                   hdmi_in/N734_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.516 r       hdmi_in/N734_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.516         hdmi_in/N734_sub1.co [4]
                                                                                   hdmi_in/N734_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.546 r       hdmi_in/N734_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.546         hdmi_in/N734_sub1.co [5]
                                                                                   hdmi_in/N734_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.576 r       hdmi_in/N734_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.576         hdmi_in/N734_sub1.co [6]
                                                                                   hdmi_in/N734_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.606 r       hdmi_in/N734_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.606         hdmi_in/N734_sub1.co [7]
                                                                                   hdmi_in/N734_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.636 r       hdmi_in/N734_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.636         hdmi_in/N734_sub1.co [8]
                                                                                   hdmi_in/N734_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.666 r       hdmi_in/N734_sub1.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.666         hdmi_in/N734_sub1.co [9]
                                                                                   hdmi_in/N734_sub1.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.696 r       hdmi_in/N734_sub1.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.696         hdmi_in/N734_sub1.co [10]
                                                                                   hdmi_in/N734_sub1.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.726 r       hdmi_in/N734_sub1.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.726         hdmi_in/N734_sub1.co [11]
                                                                                   hdmi_in/N734_sub1.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.756 r       hdmi_in/N734_sub1.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.756         hdmi_in/N734_sub1.co [12]
                                                                                   hdmi_in/N734_sub1.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.992 r       hdmi_in/N734_sub1.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=16)       0.819      22.811         hdmi_in/_N246    
                                                                                   hdmi_in/N734_sub0.faddsub_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      23.044 f       hdmi_in/N734_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.044         hdmi_in/N734_sub0.co [4]
                                                                                   hdmi_in/N734_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.074 r       hdmi_in/N734_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.074         hdmi_in/N734_sub0.co [5]
                                                                                   hdmi_in/N734_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.104 r       hdmi_in/N734_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.104         hdmi_in/N734_sub0.co [6]
                                                                                   hdmi_in/N734_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.134 r       hdmi_in/N734_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.134         hdmi_in/N734_sub0.co [7]
                                                                                   hdmi_in/N734_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.164 r       hdmi_in/N734_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.164         hdmi_in/N734_sub0.co [8]
                                                                                   hdmi_in/N734_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.194 r       hdmi_in/N734_sub0.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.194         hdmi_in/N734_sub0.co [9]
                                                                                   hdmi_in/N734_sub0.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.224 r       hdmi_in/N734_sub0.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.224         hdmi_in/N734_sub0.co [10]
                                                                                   hdmi_in/N734_sub0.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.254 r       hdmi_in/N734_sub0.faddsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.254         hdmi_in/N734_sub0.co [11]
                                                                                   hdmi_in/N734_sub0.faddsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.284 r       hdmi_in/N734_sub0.faddsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.284         hdmi_in/N734_sub0.co [12]
                                                                                   hdmi_in/N734_sub0.faddsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      23.520 r       hdmi_in/N734_sub0.faddsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=5)        0.670      24.190         hdmi_in/_N259    
                                                                                   hdmi_in/N734_sub0_inv/I0 (GTP_LUT1)
                                   td                    0.185      24.375 r       hdmi_in/N734_sub0_inv/Z (GTP_LUT1)
                                   net (fanout=3)        1.119      25.494         hdmi_in/N734 [0] 
                                                                           r       hdmi_in/u_image_scaler_r/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/X[8] (GTP_APM_E1)

 Data arrival time                                                  25.494         Logic Levels: 42 
                                                                                   Logic: 9.031ns(42.844%), Route: 12.048ns(57.156%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_in/u_image_scaler_r/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Setup time                                             -2.035       8.864                          

 Data required time                                                  8.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.864                          
 Data arrival time                                                  25.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.630                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/D (GTP_DFF)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/ddr_rstn_1d
                                                                           f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/wr_data_1d [0]
                                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/D (GTP_DFF_E)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/genblk1.wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         fram_buf/wr_buf/wr_cell2/wr_data_1d [1]
                                                                           f       fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/genblk1.write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108739
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108741
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N94699
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I3 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[0]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27828
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[0]/I1 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27844
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[0]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27860
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[0]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [0]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108739
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108741
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N94699
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I3 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[1]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27829
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[1]/I1 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27845
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[1]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27861
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[1]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [1]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[11]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [11]
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108739
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/I2 (GTP_LUT3)
                                   td                    0.185       7.790 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       8.254         ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N108741
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/I4 (GTP_LUT5)
                                   td                    0.185       8.439 r       ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N565_10/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.080         ethernet_test/eth_udp_test/udp_ip_mac_top/_N94699
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/I3 (GTP_LUT4)
                                   td                    0.185       9.265 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625_7/Z (GTP_LUT4)
                                   net (fanout=8)        0.730       9.995         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N625
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[2]/I0 (GTP_LUT3)
                                   td                    0.185      10.180 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_1[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.644         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27830
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[2]/I1 (GTP_LUT5M)
                                   td                    0.300      10.944 f       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_3[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.408         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27846
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[2]/I4 (GTP_LUT5)
                                   td                    0.185      11.593 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_5[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.057         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N27862
                                                                                   ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[2]/I4 (GTP_LUT5)
                                   td                    0.185      12.242 r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      12.242         ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N491 [2]
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)

 Data arrival time                                                  12.242         Logic Levels: 8  
                                                                                   Logic: 2.029ns(31.457%), Route: 4.421ns(68.543%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196    1005.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  12.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.534                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/N127_doreg[0]/CLK (GTP_DFF_RE)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/N127_doreg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       ethernet_test/eth_udp_test/N127_doreg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         ethernet_test/eth_udp_test/ram_wr_data [0]
                                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/N127_doreg[1]/CLK (GTP_DFF_RE)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/N127_doreg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       ethernet_test/eth_udp_test/N127_doreg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         ethernet_test/eth_udp_test/ram_wr_data [1]
                                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : ethernet_test/eth_udp_test/N127_doreg[2]/CLK (GTP_DFF_RE)
Endpoint    : ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/N127_doreg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       ethernet_test/eth_udp_test/N127_doreg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         ethernet_test/eth_udp_test/ram_wr_data [2]
                                                                           f       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   ethernet_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       ethernet_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         ethernet_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1945)     2.196       5.792         ethernet_test/rgmii_clk
                                                                           r       ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1689)     2.340       7.084         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.084         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.327%), Route: 2.340ns(87.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.739                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=2268)     2.701       9.941         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(10.858%), Route: 2.701ns(89.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_rgb_togrey/N16/RSTM (GTP_APM_E1)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos1_mix/saturation_vs
                                                                                   cmos1_mix/N5/I0 (GTP_LUT2)
                                   td                    0.219      19.638 r       cmos1_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.899      21.537         cmos1_mix/median_filter_rst
                                                                           r       cmos1_mix/u_rgb_togrey/N16/RSTM (GTP_APM_E1)

 Data arrival time                                                  21.537         Logic Levels: 1  
                                                                                   Logic: 0.548ns(18.267%), Route: 2.452ns(81.733%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_rgb_togrey/N16/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -1.063      29.023                          

 Data required time                                                 29.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.023                          
 Data arrival time                                                  21.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.486                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_rgb_togrey/add_16b[8]/C (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos1_mix/saturation_vs
                                                                                   cmos1_mix/N5/I0 (GTP_LUT2)
                                   td                    0.217      19.636 f       cmos1_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.384      21.020         cmos1_mix/median_filter_rst
                                                                           f       cmos1_mix/u_rgb_togrey/add_16b[8]/C (GTP_DFF_C)

 Data arrival time                                                  21.020         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.990%), Route: 1.937ns(78.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_rgb_togrey/add_16b[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.542      29.544                          

 Data required time                                                 29.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.544                          
 Data arrival time                                                  21.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.524                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos1_mix/u_rgb_togrey/add_16b[9]/C (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos1_pclk                                              0.000      11.900 f       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos1_pclk_16bit 
                                                                                   cmos1_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos1_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos1_mix/u_saturation/N72
                                                                           r       cmos1_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos1_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos1_mix/saturation_vs
                                                                                   cmos1_mix/N5/I0 (GTP_LUT2)
                                   td                    0.217      19.636 f       cmos1_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.384      21.020         cmos1_mix/median_filter_rst
                                                                           f       cmos1_mix/u_rgb_togrey/add_16b[9]/C (GTP_DFF_C)

 Data arrival time                                                  21.020         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.990%), Route: 1.937ns(78.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos1_pclk_16bit 
                                                                           r       cmos1_mix/u_rgb_togrey/add_16b[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.542      29.544                          

 Data required time                                                 29.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.544                          
 Data arrival time                                                  21.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.524                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell1/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell1/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell1/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell1/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos1_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_rgb_togrey/N16/RSTM (GTP_APM_E1)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos2_mix/saturation_vs
                                                                                   cmos2_mix/N5/I0 (GTP_LUT2)
                                   td                    0.219      19.638 r       cmos2_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.899      21.537         cmos2_mix/median_filter_rst
                                                                           r       cmos2_mix/u_rgb_togrey/N16/RSTM (GTP_APM_E1)

 Data arrival time                                                  21.537         Logic Levels: 1  
                                                                                   Logic: 0.548ns(18.267%), Route: 2.452ns(81.733%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_rgb_togrey/N16/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -1.063      29.023                          

 Data required time                                                 29.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.023                          
 Data arrival time                                                  21.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.486                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[8]/C (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos2_mix/saturation_vs
                                                                                   cmos2_mix/N5/I0 (GTP_LUT2)
                                   td                    0.217      19.636 f       cmos2_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.384      21.020         cmos2_mix/median_filter_rst
                                                                           f       cmos2_mix/u_rgb_togrey/add_16b[8]/C (GTP_DFF_C)

 Data arrival time                                                  21.020         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.990%), Route: 1.937ns(78.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_rgb_togrey/add_16b[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.542      29.544                          

 Data required time                                                 29.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.544                          
 Data arrival time                                                  21.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.524                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)
Endpoint    : cmos2_mix/u_rgb_togrey/add_16b[9]/C (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.637
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (falling edge)
                                                        11.900      11.900 f                        
 cmos2_pclk                                              0.000      11.900 f       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.312      13.212 f       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      14.621         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      14.927 f       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      15.391         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.391 f       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     0.000      15.391         cmos2_pclk_16bit 
                                                                                   cmos2_mix/u_saturation/N72/I (GTP_INV)
                                   td                    0.000      15.391 r       cmos2_mix/u_saturation/N72/Z (GTP_INV)
                                   net (fanout=18)       3.146      18.537         cmos2_mix/u_saturation/N72
                                                                           r       cmos2_mix/u_saturation/saturation_vs/CLK (GTP_DFF)

                                   tco                   0.329      18.866 r       cmos2_mix/u_saturation/saturation_vs/Q (GTP_DFF)
                                   net (fanout=2)        0.553      19.419         cmos2_mix/saturation_vs
                                                                                   cmos2_mix/N5/I0 (GTP_LUT2)
                                   td                    0.217      19.636 f       cmos2_mix/N5/Z (GTP_LUT2)
                                   net (fanout=479)      1.384      21.020         cmos2_mix/median_filter_rst
                                                                           f       cmos2_mix/u_rgb_togrey/add_16b[9]/C (GTP_DFF_C)

 Data arrival time                                                  21.020         Logic Levels: 1  
                                                                                   Logic: 0.546ns(21.990%), Route: 1.937ns(78.010%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409      26.420         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.726 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.190         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.190 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146      30.336         cmos2_pclk_16bit 
                                                                           r       cmos2_mix/u_rgb_togrey/add_16b[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.336                          
 clock uncertainty                                      -0.250      30.086                          

 Recovery time                                          -0.542      29.544                          

 Data required time                                                 29.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.544                          
 Data arrival time                                                  21.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.524                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.536
  Launch Clock Delay      :  6.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.865 r       fram_buf/wr_buf/wr_cell3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=3)        0.000       6.865         fram_buf/wr_buf/wr_cell3/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell3/N11_1/I (GTP_INV)
                                   td                    0.000       6.865 f       fram_buf/wr_buf/wr_cell3/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.348       8.213         fram_buf/wr_buf/wr_cell3/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.213         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.618%), Route: 1.348ns(80.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=42)       1.409       2.620         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.926 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.390         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.390 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3156)     3.146       6.536         cmos2_pclk_16bit 
                                                                           r       fram_buf/wr_buf/wr_cell3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.536                          
 clock uncertainty                                       0.200       6.736                          

 Removal time                                           -0.053       6.683                          

 Data required time                                                  6.683                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.683                          
 Data arrival time                                                   8.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.530                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.753         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.753 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.326         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.326         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.036%), Route: 1.573ns(82.964%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904      17.765         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.765                          
 clock uncertainty                                      -0.150      17.615                          

 Recovery time                                          -0.122      17.493                          

 Data required time                                                 17.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.493                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.167                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.753         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.753 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.326         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.326         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.036%), Route: 1.573ns(82.964%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904      17.765         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.765                          
 clock uncertainty                                      -0.150      17.615                          

 Recovery time                                          -0.122      17.493                          

 Data required time                                                 17.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.493                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.167                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.753 f       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.753         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.753 r       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.326         fram_buf/rd_buf/rd_cell1/N53
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.326         Logic Levels: 1  
                                                                                   Logic: 0.323ns(17.036%), Route: 1.573ns(82.964%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            12.820      12.820 r                        
 sys_clk                                                 0.000      12.820 r       sys_clk (port)   
                                   net (fanout=1)        0.000      12.820         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.031 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736      15.767         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      15.861 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904      17.765         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      17.765                          
 clock uncertainty                                      -0.150      17.615                          

 Recovery time                                          -0.122      17.493                          

 Data required time                                                 17.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.493                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.167                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.759 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.759         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.759 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.332         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.332         Logic Levels: 1  
                                                                                   Logic: 0.329ns(17.298%), Route: 1.573ns(82.702%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.945                          
 clock uncertainty                                       0.000       4.945                          

 Removal time                                           -0.026       4.919                          

 Data required time                                                  4.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.919                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.759 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.759         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.759 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.332         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.332         Logic Levels: 1  
                                                                                   Logic: 0.329ns(17.298%), Route: 1.573ns(82.702%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.945                          
 clock uncertainty                                       0.000       4.945                          

 Removal time                                           -0.026       4.919                          

 Data required time                                                  4.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.919                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.945
  Launch Clock Delay      :  4.430
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.389       4.430         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.759 r       fram_buf/rd_buf/rd_cell1/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       4.759         fram_buf/rd_buf/rd_cell1/ddr_rstn_2d
                                                                                   fram_buf/rd_buf/rd_cell1/N53/I (GTP_INV)
                                   td                    0.000       4.759 f       fram_buf/rd_buf/rd_cell1/N53/Z (GTP_INV)
                                   net (fanout=56)       1.573       6.332         fram_buf/rd_buf/rd_cell1/N53
                                                                           f       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   6.332         Logic Levels: 1  
                                                                                   Logic: 0.329ns(17.298%), Route: 1.573ns(82.702%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.041 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=311)      1.904       4.945         nt_pix_clk       
                                                                           r       fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.945                          
 clock uncertainty                                       0.000       4.945                          

 Removal time                                           -0.026       4.919                          

 Data required time                                                  4.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.919                          
 Data arrival time                                                   6.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.413                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.494 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.047         rstn_1ms[6]      
                                                                                   N158_10/I0 (GTP_LUT4)
                                   td                    0.290       5.337 f       N158_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       5.890         _N105230         
                                                                                   ms72xx_ctl/N0/I3 (GTP_LUT5)
                                   td                    0.279       6.169 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.722         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.722         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736     102.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129     104.165         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.165                          
 clock uncertainty                                      -0.150     104.015                          

 Recovery time                                          -0.542     103.473                          

 Data required time                                                103.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.473                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.165
  Launch Clock Delay      :  4.165
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.488 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.093         rstn_1ms[13]     
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT5)
                                   td                    0.433       5.526 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=4)        0.553       6.079         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.079         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.165                          
 clock uncertainty                                       0.000       4.165                          

 Removal time                                           -0.251       3.914                          

 Data required time                                                  3.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.914                          
 Data arrival time                                                   6.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.738 r       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204      11.149         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.250      10.899                          

 Recovery time                                          -0.118      10.781                          

 Data required time                                                 10.781                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.781                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fram_buf/wr_buf/wr_cell2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         fram_buf/wr_buf/wr_cell2/ddr_rstn_2d
                                                                                   fram_buf/wr_buf/wr_cell2/N11_1/I (GTP_INV)
                                   td                    0.000       4.744 f       fram_buf/wr_buf/wr_cell2/N11_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         fram_buf/wr_buf/wr_cell2/N11_1
                                                                           f       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=11350)
                                                         3.204       4.415         nt_pix_clk_in    
                                                                           r       fram_buf/wr_buf/wr_cell2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Removal time                                           -0.053       4.562                          

 Data required time                                                  4.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.562                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/I0 (GTP_LUT2)
                                   td                    0.172      10.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.207         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.010 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.010         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.010         Logic Levels: 2  
                                                                                   Logic: 3.304ns(46.542%), Route: 3.795ns(53.458%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5613)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=32)       2.358       9.592         nt_ddr_init_done 
                                                                                   ddr_init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.395 f       ddr_init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.395         ddr_init_done    
 ddr_init_done                                                             f       ddr_init_done (port)

 Data arrival time                                                  12.395         Logic Levels: 1  
                                                                                   Logic: 3.126ns(57.002%), Route: 2.358ns(42.998%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_RE)
Endpoint    : hdmi_int_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=256)      1.736       2.947         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.036 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=273)      1.129       4.165         cfg_clk          
                                                                           r       ms72xx_ctl/ms7210_ctl/init_over/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.488 f       ms72xx_ctl/ms7210_ctl/init_over/Q (GTP_DFF_RE)
                                   net (fanout=8)        4.868       9.356         nt_hdmi_int_led  
                                                                                   hdmi_int_led_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.159 f       hdmi_int_led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.159         hdmi_int_led     
 hdmi_int_led                                                              f       hdmi_int_led (port)

 Data arrival time                                                  12.159         Logic Levels: 1  
                                                                                   Logic: 3.126ns(39.104%), Route: 4.868ns(60.896%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[1]                                           0.000       0.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[1]    
                                                                                   cmos1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[1] 
                                                                           r       cmos1_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[2] (port)
Endpoint    : cmos1_d_d0[2]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[2]                                           0.000       0.000 r       cmos1_data[2] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[2]    
                                                                                   cmos1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[2] 
                                                                           r       cmos1_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          key_ctl_color_reverse/btn_deb_1d/CLK
 9.380       10.000          0.620           Low Pulse Width                           key_ctl_color_reverse/btn_deb_1d/CLK
 9.380       10.000          0.620           High Pulse Width                          key_ctl_color_reverse/key_push_cnt[0]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width                          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/WCLK
 10.000      11.900          1.900           Low Pulse Width                           cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/WCLK
 10.000      11.900          1.900           High Pulse Width                          cmos1_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/WCLK
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.000      11.900          1.900           High Pulse Width                          cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/WCLK
 10.000      11.900          1.900           Low Pulse Width                           cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_0/WCLK
 10.000      11.900          1.900           High Pulse Width                          cmos2_mix/u_sobel/mat_3x3_inst/mat_fifo1/u_ipm_distributed_fifo_mat_fifo/ipm_distributed_sdpram_mat_fifo/mem_0_1/WCLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.512       6.410           0.898           High Pulse Width                          fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.512       6.410           0.898           Low Pulse Width                           fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.512       6.410           0.898           High Pulse Width                          fram_buf/rd_buf/rd_cell1/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.229       3.367           1.138           Low Pulse Width                           hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2/CLK
 2.229       3.367           1.138           High Pulse Width                          hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N2/CLK
 2.229       3.367           1.138           Low Pulse Width                           hdmi_in/u_image_scaler_b/u1_bilinear_gray/u0_cal_bilinear_srcxy/N5/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width                           ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top_comp.adf               
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/hdmi_ddr_ov5640_top.fdc                            
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.adf             
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_syn.vm              
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top_controlsets.txt     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/snr.db                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/synthesize/hdmi_ddr_ov5640_top.snr                 
+-------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {} -selected_syn_tool_opt 2 
Peak memory: 1,011 MB
Total CPU time to synthesize completion : 0h:0m:48s
Process Total CPU time to synthesize completion : 0h:0m:55s
Total real time to synthesize completion : 0h:1m:26s
