Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 18:22:32 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (19)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: controller/auto/slowClock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.741        0.000                      0                  212        0.213        0.000                      0                  212        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.741        0.000                      0                  212        0.213        0.000                      0                  212        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/M_testerfsm_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.456ns (16.514%)  route 2.305ns (83.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          2.305     7.965    controller/auto/M_ctr_q_reg[26][0]
    SLICE_X63Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    controller/auto/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[0]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y96         FDRE (Setup_fdre_C_R)       -0.429    14.707    controller/auto/M_testerfsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 controller/auto/slowClockEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/M_testerfsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.904ns (31.849%)  route 1.934ns (68.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.210    controller/auto/slowClockEdge/clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  controller/auto/slowClockEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  controller/auto/slowClockEdge/M_last_q_reg/Q
                         net (fo=9, routed)           0.451     6.117    controller/auto/slowClockEdge/M_last_q
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.117     6.234 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_3/O
                         net (fo=5, routed)           0.632     6.865    controller/auto/slowClockEdge/M_slowClockEdge_out
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.331     7.196 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.852     8.048    controller/auto/M_testerfsm_d
    SLICE_X65Y95         FDRE                                         r  controller/auto/M_testerfsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    controller/auto/clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  controller/auto/M_testerfsm_q_reg[3]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.205    14.945    controller/auto/M_testerfsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/M_alufn_dff_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.053%)  route 2.070ns (81.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          2.070     7.730    controller/manual/FSM_onehot_M_alufsm_q_reg[4]_rep__1_0[0]
    SLICE_X51Y82         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.434    14.838    controller/manual/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[4]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X51Y82         FDRE (Setup_fdre_C_R)       -0.429    14.632    controller/manual/M_alufn_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/M_alufn_dff_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.456ns (18.053%)  route 2.070ns (81.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          2.070     7.730    controller/manual/FSM_onehot_M_alufsm_q_reg[4]_rep__1_0[0]
    SLICE_X51Y82         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.434    14.838    controller/manual/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[5]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X51Y82         FDRE (Setup_fdre_C_R)       -0.429    14.632    controller/manual/M_alufn_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 controller/auto/slowClockEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/M_testerfsm_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 0.904ns (31.993%)  route 1.922ns (68.007%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.210    controller/auto/slowClockEdge/clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  controller/auto/slowClockEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  controller/auto/slowClockEdge/M_last_q_reg/Q
                         net (fo=9, routed)           0.451     6.117    controller/auto/slowClockEdge/M_last_q
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.117     6.234 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_3/O
                         net (fo=5, routed)           0.632     6.865    controller/auto/slowClockEdge/M_slowClockEdge_out
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.331     7.196 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.839     8.036    controller/auto/M_testerfsm_d
    SLICE_X63Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    controller/auto/clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.945    controller/auto/M_testerfsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 controller/auto/slowClockEdge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/M_testerfsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.904ns (31.849%)  route 1.934ns (68.151%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.626     5.210    controller/auto/slowClockEdge/clk_IBUF_BUFG
    SLICE_X63Y95         FDRE                                         r  controller/auto/slowClockEdge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  controller/auto/slowClockEdge/M_last_q_reg/Q
                         net (fo=9, routed)           0.451     6.117    controller/auto/slowClockEdge/M_last_q
    SLICE_X64Y95         LUT2 (Prop_lut2_I0_O)        0.117     6.234 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_3/O
                         net (fo=5, routed)           0.632     6.865    controller/auto/slowClockEdge/M_slowClockEdge_out
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.331     7.196 r  controller/auto/slowClockEdge/M_testerfsm_q[4]_i_1/O
                         net (fo=5, routed)           0.852     8.048    controller/auto/M_testerfsm_d
    SLICE_X64Y95         FDRE                                         r  controller/auto/M_testerfsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    controller/auto/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  controller/auto/M_testerfsm_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.981    controller/auto/M_testerfsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/M_b_dff_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.092%)  route 1.932ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          1.932     7.592    controller/manual/FSM_onehot_M_alufsm_q_reg[4]_rep__1_0[0]
    SLICE_X50Y79         FDRE                                         r  controller/manual/M_b_dff_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.835    controller/manual/clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  controller/manual/M_b_dff_q_reg[14]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    14.534    controller/manual/M_b_dff_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/M_b_dff_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.456ns (19.092%)  route 1.932ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          1.932     7.592    controller/manual/FSM_onehot_M_alufsm_q_reg[4]_rep__1_0[0]
    SLICE_X50Y79         FDRE                                         r  controller/manual/M_b_dff_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.431    14.835    controller/manual/clk_IBUF_BUFG
    SLICE_X50Y79         FDRE                                         r  controller/manual/M_b_dff_q_reg[15]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X50Y79         FDRE (Setup_fdre_C_R)       -0.524    14.534    controller/manual/M_b_dff_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.944ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/M_testerfsm_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.508%)  route 2.008ns (81.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          2.008     7.668    controller/auto/M_ctr_q_reg[26][0]
    SLICE_X64Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.509    14.913    controller/auto/clk_IBUF_BUFG
    SLICE_X64Y96         FDRE                                         r  controller/auto/M_testerfsm_q_reg[2]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.524    14.612    controller/auto/M_testerfsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  6.944    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/M_alufn_dff_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.456ns (18.706%)  route 1.982ns (81.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.620     5.204    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=84, routed)          1.982     7.642    controller/manual/FSM_onehot_M_alufsm_q_reg[4]_rep__1_0[0]
    SLICE_X51Y84         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.436    14.840    controller/manual/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  controller/manual/M_alufn_dff_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y84         FDRE (Setup_fdre_C_R)       -0.429    14.634    controller/manual/M_alufn_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  6.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 controller/manual/FSM_onehot_M_alufsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/FSM_onehot_M_alufsm_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.672%)  route 0.155ns (52.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.502    controller/manual/clk_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  controller/manual/FSM_onehot_M_alufsm_q_reg[2]/Q
                         net (fo=19, routed)          0.155     1.798    controller/manual/Q[0]
    SLICE_X49Y82         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     2.015    controller/manual/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[3]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.070     1.585    controller/manual/FSM_onehot_M_alufsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 controller/manual/FSM_onehot_M_alufsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/manual/FSM_onehot_M_alufsm_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.712%)  route 0.161ns (53.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.559     1.503    controller/manual/clk_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  controller/manual/FSM_onehot_M_alufsm_q_reg[1]/Q
                         net (fo=19, routed)          0.161     1.805    controller/manual/FSM_onehot_M_alufsm_q_reg_n_0_[1]
    SLICE_X48Y82         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.825     2.015    controller/manual/clk_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  controller/manual/FSM_onehot_M_alufsm_q_reg[2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.066     1.582    controller/manual/FSM_onehot_M_alufsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.177     1.849    reset_cond/M_stage_d[3]
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y86         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y86         FDSE (Hold_fdse_C_D)         0.070     1.617    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.849    reset_cond/M_stage_d[2]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X59Y84         FDSE (Hold_fdse_C_D)         0.070     1.602    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.590     1.534    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  controller/auto/slowClock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.783    controller/auto/slowClock_n_12
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  controller/auto/i_/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    controller/auto/slowClock/M_ctr_q_reg[15]_1[3]
    SLICE_X63Y87         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.859     2.049    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.105     1.639    controller/auto/slowClock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.535    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  controller/auto/slowClock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.784    controller/auto/slowClock_n_16
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  controller/auto/i_/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    controller/auto/slowClock/M_ctr_q_reg[19]_1[3]
    SLICE_X63Y88         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.051    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.105     1.640    controller/auto/slowClock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.591     1.535    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  controller/auto/slowClock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.784    controller/auto/slowClock_n_20
    SLICE_X63Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  controller/auto/i_/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    controller/auto/slowClock/M_ctr_q_reg[23]_1[3]
    SLICE_X63Y89         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.861     2.051    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.105     1.640    controller/auto/slowClock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.533    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  controller/auto/slowClock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.782    controller/auto/slowClock_n_1
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  controller/auto/i_/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    controller/auto/slowClock/O[3]
    SLICE_X63Y84         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.857     2.047    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.105     1.638    controller/auto/slowClock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.533    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  controller/auto/slowClock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    controller/auto/slowClock_n_8
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  controller/auto/i_/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    controller/auto/slowClock/M_ctr_q_reg[11]_1[3]
    SLICE_X63Y86         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     2.048    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.638    controller/auto/slowClock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller/auto/slowClock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/auto/slowClock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.589     1.533    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  controller/auto/slowClock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.782    controller/auto/slowClock_n_4
    SLICE_X63Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  controller/auto/i_/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    controller/auto/slowClock/M_ctr_q_reg[7]_1[3]
    SLICE_X63Y85         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.858     2.048    controller/auto/slowClock/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  controller/auto/slowClock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.638    controller/auto/slowClock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y96   controller/auto/M_testerfsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y95   controller/auto/M_testerfsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y96   controller/auto/M_testerfsm_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   controller/auto/M_testerfsm_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   controller/auto/M_testerfsm_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   controller/auto/slowClock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   controller/manual/M_alufn_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y84   controller/manual/M_alufn_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   controller/auto/M_testerfsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   controller/auto/M_testerfsm_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   controller/auto/M_testerfsm_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   controller/auto/M_testerfsm_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   controller/auto/M_testerfsm_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y90   controller/auto/slowClock/M_ctr_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y96   controller/auto/M_testerfsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   controller/auto/M_testerfsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y96   controller/auto/M_testerfsm_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   controller/auto/M_testerfsm_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   controller/auto/M_testerfsm_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   controller/auto/slowClockEdge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   controller/manual/M_a_dff_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80   controller/manual/M_a_dff_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y80   controller/manual/M_a_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y80   controller/manual/M_a_dff_q_reg[6]/C



