<root><simulation><result_generated_time />2023-05-17 19:23:38<layer><layer_spec />{'B': 1, 'K': 64, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />65536<total_data_size_element />{'W': 16384, 'I': 1024, 'O': 256}<total_data_reuse />{'W': 4, 'I': 64.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [64, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 2)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OX', 2), ('C', 2)], [('C', 4), ('K', 2)], []]<I />[[('K', 2), ('K', 16), ('OX', 2), ('C', 2), ('C', 4), ('K', 2)], [], []]<O />[[('K', 2), ('K', 16), ('OX', 2), ('C', 2), ('C', 4)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 2, 1, 1], 'I': [1.0, 64.0, 1.0, 1.0], 'O': [32.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 131072, 131072], 'I': [128, 8192, 8192], 'O': [512, 2048, 2048], 'O_partial': [512, 0, 0], 'O_final': [0, 2048, 2048]}<actual_mem_utilization_individual />{'W': [1.0, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [1.0, 0.0, 0.0]}<effective_mem_size_bit />{'W': [256, 32768, 131072], 'I': [128, 8192, 8192], 'O': [512, 1024, 2048], 'O_partial': [512, 0, 0], 'O_final': [0, 1024, 2048]}<total_unit_count />{'W': [64, 32, 1, 1], 'I': [64, 64, 1, 1], 'O': [64, 2, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [64, 64, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32768, 16384], [16384, 16384], [16384, 0]]<I />[[2048, 1024], [1024, 1024], [1024, 0]]<O />[[(1792, 2048), (256, 0)], [(0, 256), (256, 0)], [(0, 256), (0, 0)]]<O_partial />[[(1792, 2048), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (256, 0)], [(0, 256), (256, 0)], [(0, 256), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4096, 2048], [256, 256], [64, 0]]<I />[[256, 128], [16, 16], [4, 0]]<O />[[(224, 256), (32, 0)], [(0, 4), (4, 0)], [(0, 1), (0, 0)]]<O_partial />[([224, 256], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [32, 0]), ([0, 4], [4, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />65536<idle />983040</mac_count></basic_info><energy><total_energy />192562.7<mem_energy_breakdown><W />[2.1, 50.7, 85.2]<I />[0.1, 3.2, 5.3]<O />[0.2, 0.8, 1.3]</mem_energy_breakdown><MAC_energy><active_MAC />143261.7<idle_MAC />49152.0<total />192413.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0488<utilization_without_data_loading />0.0625<utilization_spatial />0.0625<utilization_temporal_with_data_loading />0.7805<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1312<latency_cycle_without_data_loading />1024<ideal_computing_cycle />1024<data_loading><load_cycle_total />288<load_cycle_individual />{'W': [32, 256, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 256, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1023], [-840, -672], [-1024, -1024]], 'I': [[-1023], [-1024, -1024], [-1024, -1024]], 'O': [[-1024], [-112, -124], [-1020, -1023]]}<mem_stall_cycle_shared />{'W': [[-1023], [-840, 0], [0, 0]], 'I': [[-1023], [-1024, 0], [0, 0]], 'O': [[-1024], [-112, -124], [-1020, -1023]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 131072, 131072], 'I': [128, 8192, 8192], 'O': [512, 2048, 2048], 'O_partial': [512, 0, 0], 'O_final': [0, 2048, 2048]}<data_size_each_level_total />{'W': [16384, 131072, 131072], 'I': [8192, 8192, 8192], 'O': [1024, 2048, 2048]}<loop_cycles_each_level />{'W': [128, 1024, 1024], 'I': [1024, 1024, 1024], 'O': [512, 1024, 1024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [128.0, 128.0], [128.0, 128.0]], 'I': [[8.0, 0.1], [8.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 1.0], [2.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [128.0, 128.0], [128.0, 128.0]], 'I': [[8.0, 0.2], [16.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [16.0, 2.0], [2.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [128.0, 128.0], [128.0, 0]], 'I': [[8.0, 0.1], [8.0, 8.0], [8.0, 0]], 'O': [[8.0, 8.0], [16.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [138.0, 152.0], [136.0, 2.0]], 'I': [[8.0, 0.1], [138.0, 152.0], [136.0, 2.0]], 'O': [[8.0, 8.0], [138.0, 152.0], [136.0, 2.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1024], [128, 128, 8], [1024, 1024, 1]], 'I': [[1, 1, 1024], [1024, 1024, 1], [1024, 1024, 1]], 'O': [[1, 1, 1024], [64, 512, 2], [1024, 1024, 1]]}<trans_time_real />{'W': [[0, 1, 1024], [[8, 128, 8], [32, 128, 8]], [[256, 1024, 1], [64, 1024, 1]]], 'I': [[0, 1, 1024], [[2, 1024, 1], [16, 1024, 1]], [[16, 1024, 1], [4, 1024, 1]]], 'O': [[0, 1, 1024], [[8, 512, 2], [2, 512, 2]], [[4, 1024, 1], [1, 1024, 1]]]}<single_stall_cycle />{'W': [[-1], [-120, -96], [-768, -960]], 'I': [[-1], [-1022, -1008], [-1008, -1020]], 'O': [[-1], [-56, -62], [-1020, -1023]]}<single_stall_count />{'W': [1023, 7, 0], 'I': [1023, 0, 0], 'O': [1024, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [224, 0], 'I': [0, 0], 'O': [16, 4]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [4, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-800, -1024], [-1008, -1020]], 1: [[-1024, -1024], [-1020, -1024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />120.4<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0.669</simulation></root>