[2025-09-15 16:50:14] START suite=spec trace=464.h264ref-97B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/464.h264ref-97B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2643337 heartbeat IPC: 3.783 cumulative IPC: 3.783 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4887332 heartbeat IPC: 4.456 cumulative IPC: 4.092 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4887332 cumulative IPC: 4.092 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4887332 cumulative IPC: 4.092 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 10262631 heartbeat IPC: 1.86 cumulative IPC: 1.86 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 13858880 heartbeat IPC: 2.781 cumulative IPC: 2.229 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 17449836 heartbeat IPC: 2.785 cumulative IPC: 2.388 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 21835678 heartbeat IPC: 2.28 cumulative IPC: 2.36 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 27027492 heartbeat IPC: 1.926 cumulative IPC: 2.258 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 30620981 heartbeat IPC: 2.783 cumulative IPC: 2.332 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 34210577 heartbeat IPC: 2.786 cumulative IPC: 2.387 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 38817363 heartbeat IPC: 2.171 cumulative IPC: 2.358 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 44893794 heartbeat IPC: 1.646 cumulative IPC: 2.25 (Simulation time: 00 hr 08 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 43553027 cumulative IPC: 2.296 (Simulation time: 00 hr 08 min 46 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 43553027 cumulative IPC: 2.296 (Simulation time: 00 hr 08 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/464.h264ref-97B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.296 instructions: 100000000 cycles: 43553027
CPU 0 Branch Prediction Accuracy: 94.77% MPKI: 5.169 Average ROB Occupancy at Mispredict: 117.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01679
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 4.952
BRANCH_DIRECT_CALL: 0.1951
BRANCH_INDIRECT_CALL: 0.00085
BRANCH_RETURN: 0.0028


====Backend Stall Breakdown====
ROB_STALL: 1608604
LQ_STALL: 116776
SQ_STALL: 32555


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 463.39438
REPLAY_LOAD: 98.29578
NON_REPLAY_LOAD: 10.014772

== Total ==
ADDR_TRANS: 32901
REPLAY_LOAD: 6979
NON_REPLAY_LOAD: 1568724

== Counts ==
ADDR_TRANS: 71
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 156641

cpu0->cpu0_STLB TOTAL        ACCESS:      25087 HIT:      24747 MISS:        340 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      25087 HIT:      24747 MISS:        340 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 532 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     371271 HIT:     203989 MISS:     167282 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     207004 HIT:     115547 MISS:      91457 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      81387 HIT:       6250 MISS:      75137 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      82310 HIT:      82182 MISS:        128 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        570 HIT:         10 MISS:        560 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 67.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9337640 HIT:    9327927 MISS:       9713 MSHR_MERGE:       3771
cpu0->cpu0_L1I LOAD         ACCESS:    9337640 HIT:    9327927 MISS:       9713 MSHR_MERGE:       3771
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 84.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29345119 HIT:   27607854 MISS:    1737265 MSHR_MERGE:    1454246
cpu0->cpu0_L1D LOAD         ACCESS:   22719371 HIT:   21722315 MISS:     997056 MSHR_MERGE:     795994
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6625068 HIT:    5885437 MISS:     739631 MSHR_MERGE:     658244
cpu0->cpu0_L1D TRANSLATION  ACCESS:        680 HIT:        102 MISS:        578 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7736875 HIT:    7736780 MISS:         95 MSHR_MERGE:         57
cpu0->cpu0_ITLB LOAD         ACCESS:    7736875 HIT:    7736780 MISS:         95 MSHR_MERGE:         57
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 424 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28412507 HIT:   28372500 MISS:      40007 MSHR_MERGE:      14958
cpu0->cpu0_DTLB LOAD         ACCESS:   28412507 HIT:   28372500 MISS:      40007 MSHR_MERGE:      14958
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.6 cycles
cpu0->LLC TOTAL        ACCESS:     236770 HIT:     170154 MISS:      66616 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      91457 HIT:      53092 MISS:      38365 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      75137 HIT:      47626 MISS:      27511 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      69616 HIT:      69404 MISS:        212 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        560 HIT:         32 MISS:        528 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.95 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4273
  ROW_BUFFER_MISS:      62121
  AVG DBUS CONGESTED CYCLE: 6.509
Channel 0 WQ ROW_BUFFER_HIT:       5131
  ROW_BUFFER_MISS:      32903
  FULL:          0
Channel 0 REFRESHES ISSUED:       3629
[2025-09-15 16:59:01] END   suite=spec trace=464.h264ref-97B (rc=0)
