$date
	Mon Aug  8 22:30:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! z $end
$var reg 4 " x [3:0] $end
$scope module uut $end
$var wire 4 # x [3:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10000
b1 "
b1 #
#20000
1!
b10 "
b10 #
#30000
b11 "
b11 #
#40000
0!
b100 "
b100 #
#50000
1!
b101 "
b101 #
#60000
0!
b110 "
b110 #
#70000
1!
b111 "
b111 #
#80000
0!
b1000 "
b1000 #
#90000
b1001 "
b1001 #
#100000
b1010 "
b1010 #
#110000
1!
b1011 "
b1011 #
#120000
0!
b1100 "
b1100 #
#130000
1!
b1101 "
b1101 #
#140000
0!
b1110 "
b1110 #
#150000
b1111 "
b1111 #
#160000
b0 "
b0 #
