#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa75a812380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa75a814bf0 .scope module, "Register_4B_t" "Register_4B_t" 3 2;
 .timescale 0 0;
v0x7fa75a827cc0_0 .var "clock", 0 0;
v0x7fa75a827d60_0 .var "input_clear", 0 0;
v0x7fa75a827e00_0 .var "input_clock_enable", 0 0;
v0x7fa75a827eb0_0 .var "input_d", 3 0;
v0x7fa75a827f60_0 .net "output_q", 3 0, L_0x7fa75a828430;  1 drivers
S_0x7fa75a806610 .scope module, "r" "Register_4B" 3 6, 4 2 0, S_0x7fa75a814bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 4 "q";
v0x7fa75a827570_0 .net "clear", 0 0, v0x7fa75a827d60_0;  1 drivers
v0x7fa75a827610_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  1 drivers
v0x7fa75a8276b0_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  1 drivers
v0x7fa75a827740_0 .net "d", 3 0, v0x7fa75a827eb0_0;  1 drivers
v0x7fa75a8277d0_0 .net "q", 3 0, L_0x7fa75a828430;  alias, 1 drivers
L_0x7fa75a828030 .part v0x7fa75a827eb0_0, 0, 1;
L_0x7fa75a828150 .part v0x7fa75a827eb0_0, 1, 1;
L_0x7fa75a828230 .part v0x7fa75a827eb0_0, 2, 1;
L_0x7fa75a828390 .part v0x7fa75a827eb0_0, 3, 1;
L_0x7fa75a828430 .concat8 [ 1 1 1 1], v0x7fa75a825480_0, v0x7fa75a825ae0_0, v0x7fa75a8268a0_0, v0x7fa75a826ff0_0;
S_0x7fa75a806780 .scope module, "r1" "Register_2B" 4 7, 5 2 0, S_0x7fa75a806610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7fa75a825c00_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a825cd0_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a825da0_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a825e70_0 .net "d0", 0 0, L_0x7fa75a828030;  1 drivers
v0x7fa75a825f00_0 .net "d1", 0 0, L_0x7fa75a828150;  1 drivers
v0x7fa75a825fd0_0 .net "q0", 0 0, v0x7fa75a825480_0;  1 drivers
v0x7fa75a826060_0 .net "q1", 0 0, v0x7fa75a825ae0_0;  1 drivers
S_0x7fa75a8049c0 .scope module, "f1" "FDCE" 5 6, 6 1 0, S_0x7fa75a806780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
v0x7fa75a8142d0_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a8252b0_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a825350_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a8253e0_0 .net "d", 0 0, L_0x7fa75a828030;  alias, 1 drivers
v0x7fa75a825480_0 .var "q", 0 0;
E_0x7fa75a812e20 .event edge, v0x7fa75a8142d0_0;
E_0x7fa75a813480 .event posedge, v0x7fa75a8252b0_0;
S_0x7fa75a8255e0 .scope module, "f2" "FDCE" 5 7, 6 1 0, S_0x7fa75a806780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
v0x7fa75a825820_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a8258d0_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a825980_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a825a50_0 .net "d", 0 0, L_0x7fa75a828150;  alias, 1 drivers
v0x7fa75a825ae0_0 .var "q", 0 0;
S_0x7fa75a826130 .scope module, "r2" "Register_2B" 4 8, 5 2 0, S_0x7fa75a806610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "clock_enable";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /OUTPUT 1 "q0";
    .port_info 6 /OUTPUT 1 "q1";
v0x7fa75a8270a0_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a827130_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a8271c0_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a827250_0 .net "d0", 0 0, L_0x7fa75a828230;  1 drivers
v0x7fa75a827300_0 .net "d1", 0 0, L_0x7fa75a828390;  1 drivers
v0x7fa75a8273d0_0 .net "q0", 0 0, v0x7fa75a8268a0_0;  1 drivers
v0x7fa75a827460_0 .net "q1", 0 0, v0x7fa75a826ff0_0;  1 drivers
S_0x7fa75a8263b0 .scope module, "f1" "FDCE" 5 6, 6 1 0, S_0x7fa75a826130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
v0x7fa75a826620_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a8266c0_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a826760_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a826810_0 .net "d", 0 0, L_0x7fa75a828230;  alias, 1 drivers
v0x7fa75a8268a0_0 .var "q", 0 0;
S_0x7fa75a8269f0 .scope module, "f2" "FDCE" 5 7, 6 1 0, S_0x7fa75a826130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clock_enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /OUTPUT 1 "q";
v0x7fa75a826c30_0 .net "clear", 0 0, v0x7fa75a827d60_0;  alias, 1 drivers
v0x7fa75a826d40_0 .net "clock", 0 0, v0x7fa75a827cc0_0;  alias, 1 drivers
v0x7fa75a826e50_0 .net "clock_enable", 0 0, v0x7fa75a827e00_0;  alias, 1 drivers
v0x7fa75a826f60_0 .net "d", 0 0, L_0x7fa75a828390;  alias, 1 drivers
v0x7fa75a826ff0_0 .var "q", 0 0;
S_0x7fa75a827920 .scope task, "test" "test" 3 8, 3 8 0, S_0x7fa75a814bf0;
 .timescale 0 0;
v0x7fa75a827ae0_0 .var "CE", 3 0;
v0x7fa75a827b70_0 .var "CLR", 3 0;
v0x7fa75a827c00_0 .var "D", 3 0;
TD_Register_4B_t.test ;
    %load/vec4 v0x7fa75a827c00_0;
    %store/vec4 v0x7fa75a827eb0_0, 0, 4;
    %load/vec4 v0x7fa75a827ae0_0;
    %pad/u 1;
    %store/vec4 v0x7fa75a827e00_0, 0, 1;
    %load/vec4 v0x7fa75a827b70_0;
    %pad/u 1;
    %store/vec4 v0x7fa75a827d60_0, 0, 1;
    %delay 100, 0;
    %end;
    .scope S_0x7fa75a8049c0;
T_1 ;
    %wait E_0x7fa75a813480;
    %load/vec4 v0x7fa75a825350_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa75a8142d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa75a8253e0_0;
    %store/vec4 v0x7fa75a825480_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa75a8049c0;
T_2 ;
    %wait E_0x7fa75a812e20;
    %load/vec4 v0x7fa75a8142d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa75a825480_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa75a8255e0;
T_3 ;
    %wait E_0x7fa75a813480;
    %load/vec4 v0x7fa75a825980_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa75a825820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa75a825a50_0;
    %store/vec4 v0x7fa75a825ae0_0, 0, 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa75a8255e0;
T_4 ;
    %wait E_0x7fa75a812e20;
    %load/vec4 v0x7fa75a825820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa75a825ae0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa75a8263b0;
T_5 ;
    %wait E_0x7fa75a813480;
    %load/vec4 v0x7fa75a826760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa75a826620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fa75a826810_0;
    %store/vec4 v0x7fa75a8268a0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa75a8263b0;
T_6 ;
    %wait E_0x7fa75a812e20;
    %load/vec4 v0x7fa75a826620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa75a8268a0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa75a8269f0;
T_7 ;
    %wait E_0x7fa75a813480;
    %load/vec4 v0x7fa75a826e50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa75a826c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa75a826f60_0;
    %store/vec4 v0x7fa75a826ff0_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fa75a8269f0;
T_8 ;
    %wait E_0x7fa75a812e20;
    %load/vec4 v0x7fa75a826c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa75a826ff0_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa75a814bf0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa75a827cc0_0, 0, 1;
    %vpi_call/w 3 17 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827c00_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827b70_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fa75a827920;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827c00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa75a827ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827b70_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fa75a827920;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa75a827c00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa75a827ae0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa75a827b70_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fa75a827920;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa75a827c00_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa75a827ae0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa75a827b70_0, 0, 4;
    %fork TD_Register_4B_t.test, S_0x7fa75a827920;
    %join;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fa75a814bf0;
T_10 ;
    %delay 25, 0;
    %load/vec4 v0x7fa75a827cc0_0;
    %inv;
    %store/vec4 v0x7fa75a827cc0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "Register_4B_t.v";
    "./Register_4B.v";
    "./Register_2B.v";
    "./../FlipFlop/FDCE.v";
