{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 13:20:32 2013 " "Info: Processing started: Sun Aug 25 13:20:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off m_group2 -c m_group2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off m_group2 -c m_group2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "key:KEY\|key_out_reg " "Info: Detected ripple clock \"key:KEY\|key_out_reg\" as buffer" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key:KEY\|key_out_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[2\] register datarate_ctrl:D1\|cnt\[12\] 45.31 MHz 22.068 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.31 MHz between source register \"state\[2\]\" and destination register \"datarate_ctrl:D1\|cnt\[12\]\" (period= 22.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.802 ns + Longest register register " "Info: + Longest register to register delay is 10.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LCFF_X29_Y8_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N29; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.544 ns) 1.650 ns WideOr7~0 2 COMB LCCOMB_X29_Y8_N30 4 " "Info: 2: + IC(1.106 ns) + CELL(0.544 ns) = 1.650 ns; Loc. = LCCOMB_X29_Y8_N30; Fanout = 4; COMB Node = 'WideOr7~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { state[2] WideOr7~0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.596 ns) 3.302 ns datarate_ctrl:D1\|Add1~5 3 COMB LCCOMB_X29_Y8_N6 2 " "Info: 3: + IC(1.056 ns) + CELL(0.596 ns) = 3.302 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { WideOr7~0 datarate_ctrl:D1|Add1~5 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.388 ns datarate_ctrl:D1\|Add1~7 4 COMB LCCOMB_X29_Y8_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.388 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.474 ns datarate_ctrl:D1\|Add1~9 5 COMB LCCOMB_X29_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.474 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.980 ns datarate_ctrl:D1\|Add1~10 6 COMB LCCOMB_X29_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.980 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~10 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.735 ns) 6.165 ns datarate_ctrl:D1\|LessThan0~11 7 COMB LCCOMB_X30_Y9_N14 1 " "Info: 7: + IC(1.450 ns) + CELL(0.735 ns) = 6.165 ns; Loc. = LCCOMB_X30_Y9_N14; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~11'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { datarate_ctrl:D1|Add1~10 datarate_ctrl:D1|LessThan0~11 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.251 ns datarate_ctrl:D1\|LessThan0~13 8 COMB LCCOMB_X30_Y9_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.251 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~11 datarate_ctrl:D1|LessThan0~13 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.337 ns datarate_ctrl:D1\|LessThan0~15 9 COMB LCCOMB_X30_Y9_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.337 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~13 datarate_ctrl:D1|LessThan0~15 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.423 ns datarate_ctrl:D1\|LessThan0~17 10 COMB LCCOMB_X30_Y9_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.423 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~15 datarate_ctrl:D1|LessThan0~17 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.509 ns datarate_ctrl:D1\|LessThan0~19 11 COMB LCCOMB_X30_Y9_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.509 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~19'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~17 datarate_ctrl:D1|LessThan0~19 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.595 ns datarate_ctrl:D1\|LessThan0~21 12 COMB LCCOMB_X30_Y9_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.595 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~19 datarate_ctrl:D1|LessThan0~21 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.681 ns datarate_ctrl:D1\|LessThan0~23 13 COMB LCCOMB_X30_Y9_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 6.681 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|LessThan0~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|LessThan0~21 datarate_ctrl:D1|LessThan0~23 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.187 ns datarate_ctrl:D1\|LessThan0~24 14 COMB LCCOMB_X30_Y9_N28 13 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 7.187 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 13; COMB Node = 'datarate_ctrl:D1\|LessThan0~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { datarate_ctrl:D1|LessThan0~23 datarate_ctrl:D1|LessThan0~24 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.660 ns) 10.802 ns datarate_ctrl:D1\|cnt\[12\] 15 REG LCFF_X13_Y17_N25 4 " "Info: 15: + IC(2.955 ns) + CELL(0.660 ns) = 10.802 ns; Loc. = LCFF_X13_Y17_N25; Fanout = 4; REG Node = 'datarate_ctrl:D1\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.615 ns" { datarate_ctrl:D1|LessThan0~24 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.235 ns ( 39.21 % ) " "Info: Total cell delay = 4.235 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.567 ns ( 60.79 % ) " "Info: Total interconnect delay = 6.567 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.802 ns" { state[2] WideOr7~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~10 datarate_ctrl:D1|LessThan0~11 datarate_ctrl:D1|LessThan0~13 datarate_ctrl:D1|LessThan0~15 datarate_ctrl:D1|LessThan0~17 datarate_ctrl:D1|LessThan0~19 datarate_ctrl:D1|LessThan0~21 datarate_ctrl:D1|LessThan0~23 datarate_ctrl:D1|LessThan0~24 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.802 ns" { state[2] {} WideOr7~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~7 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~10 {} datarate_ctrl:D1|LessThan0~11 {} datarate_ctrl:D1|LessThan0~13 {} datarate_ctrl:D1|LessThan0~15 {} datarate_ctrl:D1|LessThan0~17 {} datarate_ctrl:D1|LessThan0~19 {} datarate_ctrl:D1|LessThan0~21 {} datarate_ctrl:D1|LessThan0~23 {} datarate_ctrl:D1|LessThan0~24 {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 1.106ns 1.056ns 0.000ns 0.000ns 0.000ns 1.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.955ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.032 ns - Smallest " "Info: - Smallest clock skew is 0.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.731 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns clk 1 CLK PIN_5 95 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.060 ns) + CELL(0.666 ns) 7.731 ns datarate_ctrl:D1\|cnt\[12\] 2 REG LCFF_X13_Y17_N25 4 " "Info: 2: + IC(6.060 ns) + CELL(0.666 ns) = 7.731 ns; Loc. = LCFF_X13_Y17_N25; Fanout = 4; REG Node = 'datarate_ctrl:D1\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 21.61 % ) " "Info: Total cell delay = 1.671 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.060 ns ( 78.39 % ) " "Info: Total interconnect delay = 6.060 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 6.060ns } { 0.000ns 1.005ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.699 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns clk 1 CLK PIN_5 95 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.970 ns) 3.912 ns key:KEY\|key_out_reg 2 REG LCFF_X10_Y13_N21 2 " "Info: 2: + IC(1.937 ns) + CELL(0.970 ns) = 3.912 ns; Loc. = LCFF_X10_Y13_N21; Fanout = 2; REG Node = 'key:KEY\|key_out_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { clk key:KEY|key_out_reg } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.000 ns) 6.134 ns key:KEY\|key_out_reg~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(2.222 ns) + CELL(0.000 ns) = 6.134 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key:KEY\|key_out_reg~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.699 ns state\[2\] 4 REG LCFF_X29_Y8_N29 16 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.699 ns; Loc. = LCFF_X29_Y8_N29; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.641 ns ( 34.30 % ) " "Info: Total cell delay = 2.641 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 65.70 % ) " "Info: Total interconnect delay = 5.058 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[2] {} } { 0.000ns 0.000ns 1.937ns 2.222ns 0.899ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 6.060ns } { 0.000ns 1.005ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[2] {} } { 0.000ns 0.000ns 1.937ns 2.222ns 0.899ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 76 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.802 ns" { state[2] WideOr7~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~10 datarate_ctrl:D1|LessThan0~11 datarate_ctrl:D1|LessThan0~13 datarate_ctrl:D1|LessThan0~15 datarate_ctrl:D1|LessThan0~17 datarate_ctrl:D1|LessThan0~19 datarate_ctrl:D1|LessThan0~21 datarate_ctrl:D1|LessThan0~23 datarate_ctrl:D1|LessThan0~24 datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.802 ns" { state[2] {} WideOr7~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~7 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~10 {} datarate_ctrl:D1|LessThan0~11 {} datarate_ctrl:D1|LessThan0~13 {} datarate_ctrl:D1|LessThan0~15 {} datarate_ctrl:D1|LessThan0~17 {} datarate_ctrl:D1|LessThan0~19 {} datarate_ctrl:D1|LessThan0~21 {} datarate_ctrl:D1|LessThan0~23 {} datarate_ctrl:D1|LessThan0~24 {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 1.106ns 1.056ns 0.000ns 0.000ns 0.000ns 1.450ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.955ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.731 ns" { clk datarate_ctrl:D1|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.731 ns" { clk {} clk~combout {} datarate_ctrl:D1|cnt[12] {} } { 0.000ns 0.000ns 6.060ns } { 0.000ns 1.005ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[2] {} } { 0.000ns 0.000ns 1.937ns 2.222ns 0.899ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:KEY\|count_high\[10\] add0 clk 4.583 ns register " "Info: tsu for register \"key:KEY\|count_high\[10\]\" (data pin = \"add0\", clock pin = \"clk\") is 4.583 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.237 ns + Longest pin register " "Info: + Longest pin to register delay is 8.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns add0 1 PIN PIN_11 46 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 46; PIN Node = 'add0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { add0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.592 ns) + CELL(0.660 ns) 8.237 ns key:KEY\|count_high\[10\] 2 REG LCFF_X9_Y13_N31 3 " "Info: 2: + IC(6.592 ns) + CELL(0.660 ns) = 8.237 ns; Loc. = LCFF_X9_Y13_N31; Fanout = 3; REG Node = 'key:KEY\|count_high\[10\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 19.97 % ) " "Info: Total cell delay = 1.645 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.592 ns ( 80.03 % ) " "Info: Total interconnect delay = 6.592 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { add0 {} add0~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 6.592ns } { 0.000ns 0.985ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.614 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns clk 1 CLK PIN_5 95 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.666 ns) 3.614 ns key:KEY\|count_high\[10\] 2 REG LCFF_X9_Y13_N31 3 " "Info: 2: + IC(1.943 ns) + CELL(0.666 ns) = 3.614 ns; Loc. = LCFF_X9_Y13_N31; Fanout = 3; REG Node = 'key:KEY\|count_high\[10\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk key:KEY|count_high[10] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 46.24 % ) " "Info: Total cell delay = 1.671 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.943 ns ( 53.76 % ) " "Info: Total interconnect delay = 1.943 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { clk key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { clk {} clk~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 1.943ns } { 0.000ns 1.005ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.237 ns" { add0 key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.237 ns" { add0 {} add0~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 6.592ns } { 0.000ns 0.985ns 0.660ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { clk key:KEY|count_high[10] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { clk {} clk~combout {} key:KEY|count_high[10] {} } { 0.000ns 0.000ns 1.943ns } { 0.000ns 1.005ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk en1 state\[2\] 23.760 ns register " "Info: tco from clock \"clk\" to destination pin \"en1\" through register \"state\[2\]\" is 23.760 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.699 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns clk 1 CLK PIN_5 95 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.970 ns) 3.912 ns key:KEY\|key_out_reg 2 REG LCFF_X10_Y13_N21 2 " "Info: 2: + IC(1.937 ns) + CELL(0.970 ns) = 3.912 ns; Loc. = LCFF_X10_Y13_N21; Fanout = 2; REG Node = 'key:KEY\|key_out_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { clk key:KEY|key_out_reg } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.000 ns) 6.134 ns key:KEY\|key_out_reg~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(2.222 ns) + CELL(0.000 ns) = 6.134 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key:KEY\|key_out_reg~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.699 ns state\[2\] 4 REG LCFF_X29_Y8_N29 16 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.699 ns; Loc. = LCFF_X29_Y8_N29; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.641 ns ( 34.30 % ) " "Info: Total cell delay = 2.641 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 65.70 % ) " "Info: Total interconnect delay = 5.058 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[2] {} } { 0.000ns 0.000ns 1.937ns 2.222ns 0.899ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.757 ns + Longest register pin " "Info: + Longest register to pin delay is 15.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LCFF_X29_Y8_N29 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N29; Fanout = 16; REG Node = 'state\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.544 ns) 1.650 ns WideOr7~0 2 COMB LCCOMB_X29_Y8_N30 4 " "Info: 2: + IC(1.106 ns) + CELL(0.544 ns) = 1.650 ns; Loc. = LCCOMB_X29_Y8_N30; Fanout = 4; COMB Node = 'WideOr7~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { state[2] WideOr7~0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.596 ns) 3.302 ns datarate_ctrl:D1\|Add1~5 3 COMB LCCOMB_X29_Y8_N6 2 " "Info: 3: + IC(1.056 ns) + CELL(0.596 ns) = 3.302 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { WideOr7~0 datarate_ctrl:D1|Add1~5 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.388 ns datarate_ctrl:D1\|Add1~7 4 COMB LCCOMB_X29_Y8_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.388 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.474 ns datarate_ctrl:D1\|Add1~9 5 COMB LCCOMB_X29_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.474 ns; Loc. = LCCOMB_X29_Y8_N10; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.560 ns datarate_ctrl:D1\|Add1~11 6 COMB LCCOMB_X29_Y8_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.560 ns; Loc. = LCCOMB_X29_Y8_N12; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~11'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~11 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.750 ns datarate_ctrl:D1\|Add1~13 7 COMB LCCOMB_X29_Y8_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 3.750 ns; Loc. = LCCOMB_X29_Y8_N14; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { datarate_ctrl:D1|Add1~11 datarate_ctrl:D1|Add1~13 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.836 ns datarate_ctrl:D1\|Add1~15 8 COMB LCCOMB_X29_Y8_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.836 ns; Loc. = LCCOMB_X29_Y8_N16; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { datarate_ctrl:D1|Add1~13 datarate_ctrl:D1|Add1~15 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.342 ns datarate_ctrl:D1\|Add1~16 9 COMB LCCOMB_X29_Y8_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 4.342 ns; Loc. = LCCOMB_X29_Y8_N18; Fanout = 2; COMB Node = 'datarate_ctrl:D1\|Add1~16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.651 ns) 6.130 ns datarate_ctrl:D1\|Equal0~6 10 COMB LCCOMB_X29_Y9_N10 1 " "Info: 10: + IC(1.137 ns) + CELL(0.651 ns) = 6.130 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|Equal0~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~6 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.650 ns) 7.181 ns datarate_ctrl:D1\|Equal0~7 11 COMB LCCOMB_X29_Y9_N12 1 " "Info: 11: + IC(0.401 ns) + CELL(0.650 ns) = 7.181 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'datarate_ctrl:D1\|Equal0~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { datarate_ctrl:D1|Equal0~6 datarate_ctrl:D1|Equal0~7 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.614 ns) 8.196 ns datarate_ctrl:D1\|Equal0~8 12 COMB LCCOMB_X29_Y9_N6 10 " "Info: 12: + IC(0.401 ns) + CELL(0.614 ns) = 8.196 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 10; COMB Node = 'datarate_ctrl:D1\|Equal0~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { datarate_ctrl:D1|Equal0~7 datarate_ctrl:D1|Equal0~8 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.425 ns) + CELL(3.136 ns) 15.757 ns en1 13 PIN PIN_3 0 " "Info: 13: + IC(4.425 ns) + CELL(3.136 ns) = 15.757 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'en1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.561 ns" { datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.231 ns ( 45.89 % ) " "Info: Total cell delay = 7.231 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.526 ns ( 54.11 % ) " "Info: Total interconnect delay = 8.526 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.757 ns" { state[2] WideOr7~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~11 datarate_ctrl:D1|Add1~13 datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~6 datarate_ctrl:D1|Equal0~7 datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.757 ns" { state[2] {} WideOr7~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~7 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~11 {} datarate_ctrl:D1|Add1~13 {} datarate_ctrl:D1|Add1~15 {} datarate_ctrl:D1|Add1~16 {} datarate_ctrl:D1|Equal0~6 {} datarate_ctrl:D1|Equal0~7 {} datarate_ctrl:D1|Equal0~8 {} en1 {} } { 0.000ns 1.106ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 0.401ns 0.401ns 4.425ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.651ns 0.650ns 0.614ns 3.136ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { clk key:KEY|key_out_reg key:KEY|key_out_reg~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { clk {} clk~combout {} key:KEY|key_out_reg {} key:KEY|key_out_reg~clkctrl {} state[2] {} } { 0.000ns 0.000ns 1.937ns 2.222ns 0.899ns } { 0.000ns 1.005ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.757 ns" { state[2] WideOr7~0 datarate_ctrl:D1|Add1~5 datarate_ctrl:D1|Add1~7 datarate_ctrl:D1|Add1~9 datarate_ctrl:D1|Add1~11 datarate_ctrl:D1|Add1~13 datarate_ctrl:D1|Add1~15 datarate_ctrl:D1|Add1~16 datarate_ctrl:D1|Equal0~6 datarate_ctrl:D1|Equal0~7 datarate_ctrl:D1|Equal0~8 en1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.757 ns" { state[2] {} WideOr7~0 {} datarate_ctrl:D1|Add1~5 {} datarate_ctrl:D1|Add1~7 {} datarate_ctrl:D1|Add1~9 {} datarate_ctrl:D1|Add1~11 {} datarate_ctrl:D1|Add1~13 {} datarate_ctrl:D1|Add1~15 {} datarate_ctrl:D1|Add1~16 {} datarate_ctrl:D1|Equal0~6 {} datarate_ctrl:D1|Equal0~7 {} datarate_ctrl:D1|Equal0~8 {} en1 {} } { 0.000ns 1.106ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.137ns 0.401ns 0.401ns 4.425ns } { 0.000ns 0.544ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.651ns 0.650ns 0.614ns 3.136ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:KEY\|count_low\[20\] add0 clk -3.821 ns register " "Info: th for register \"key:KEY\|count_low\[20\]\" (data pin = \"add0\", clock pin = \"clk\") is -3.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.643 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns clk 1 CLK PIN_5 95 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 95; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.972 ns) + CELL(0.666 ns) 3.643 ns key:KEY\|count_low\[20\] 2 REG LCFF_X12_Y14_N19 3 " "Info: 2: + IC(1.972 ns) + CELL(0.666 ns) = 3.643 ns; Loc. = LCFF_X12_Y14_N19; Fanout = 3; REG Node = 'key:KEY\|count_low\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk key:KEY|count_low[20] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.671 ns ( 45.87 % ) " "Info: Total cell delay = 1.671 ns ( 45.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.972 ns ( 54.13 % ) " "Info: Total interconnect delay = 1.972 ns ( 54.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { clk key:KEY|count_low[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { clk {} clk~combout {} key:KEY|count_low[20] {} } { 0.000ns 0.000ns 1.972ns } { 0.000ns 1.005ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.770 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns add0 1 PIN PIN_11 46 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_11; Fanout = 46; PIN Node = 'add0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { add0 } "NODE_NAME" } } { "m_group2.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/m_group2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.125 ns) + CELL(0.660 ns) 7.770 ns key:KEY\|count_low\[20\] 2 REG LCFF_X12_Y14_N19 3 " "Info: 2: + IC(6.125 ns) + CELL(0.660 ns) = 7.770 ns; Loc. = LCFF_X12_Y14_N19; Fanout = 3; REG Node = 'key:KEY\|count_low\[20\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.785 ns" { add0 key:KEY|count_low[20] } "NODE_NAME" } } { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/m_group2/key.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 21.17 % ) " "Info: Total cell delay = 1.645 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.125 ns ( 78.83 % ) " "Info: Total interconnect delay = 6.125 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.770 ns" { add0 key:KEY|count_low[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.770 ns" { add0 {} add0~combout {} key:KEY|count_low[20] {} } { 0.000ns 0.000ns 6.125ns } { 0.000ns 0.985ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { clk key:KEY|count_low[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { clk {} clk~combout {} key:KEY|count_low[20] {} } { 0.000ns 0.000ns 1.972ns } { 0.000ns 1.005ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.770 ns" { add0 key:KEY|count_low[20] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.770 ns" { add0 {} add0~combout {} key:KEY|count_low[20] {} } { 0.000ns 0.000ns 6.125ns } { 0.000ns 0.985ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 13:20:33 2013 " "Info: Processing ended: Sun Aug 25 13:20:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
