\doxysection{DMA\+\_\+\+Stream\+\_\+t Struct Reference}
\hypertarget{struct_d_m_a___stream__t}{}\label{struct_d_m_a___stream__t}\index{DMA\_Stream\_t@{DMA\_Stream\_t}}


DMA Controller.  


\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_a2da492f2dc2871f31660133a7a0ae30e}{CR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_adce1219048b728f627a8b738646cf204}{NDTR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_ae7c49a282593740237d239d2fb10b2ee}{PAR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_afd34a9ffe691a558ed70d29c5ab7ee88}{M0\+AR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_a1e262b87560c7bbc5dbb54ac0c083645}{M1\+AR}}
\item 
\mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream__t_aad5470b5739fff571646ad6181d54da6}{FCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_d_m_a___stream__t_a2da492f2dc2871f31660133a7a0ae30e}\label{struct_d_m_a___stream__t_a2da492f2dc2871f31660133a7a0ae30e} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!CR@{CR}}
\index{CR@{CR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+CR}

DMA stream x configuration register ~\newline
 \Hypertarget{struct_d_m_a___stream__t_aad5470b5739fff571646ad6181d54da6}\label{struct_d_m_a___stream__t_aad5470b5739fff571646ad6181d54da6} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!FCR@{FCR}}
\index{FCR@{FCR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+FCR}

DMA stream x FIFO control register ~\newline
 \Hypertarget{struct_d_m_a___stream__t_afd34a9ffe691a558ed70d29c5ab7ee88}\label{struct_d_m_a___stream__t_afd34a9ffe691a558ed70d29c5ab7ee88} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!M0AR@{M0AR}}
\index{M0AR@{M0AR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{M0AR}{M0AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+M0\+AR}

DMA stream x memory 0 address register ~\newline
 \Hypertarget{struct_d_m_a___stream__t_a1e262b87560c7bbc5dbb54ac0c083645}\label{struct_d_m_a___stream__t_a1e262b87560c7bbc5dbb54ac0c083645} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!M1AR@{M1AR}}
\index{M1AR@{M1AR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{M1AR}{M1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+M1\+AR}

DMA stream x memory 1 address register ~\newline
 \Hypertarget{struct_d_m_a___stream__t_adce1219048b728f627a8b738646cf204}\label{struct_d_m_a___stream__t_adce1219048b728f627a8b738646cf204} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!NDTR@{NDTR}}
\index{NDTR@{NDTR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{NDTR}{NDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+NDTR}

DMA stream x number of data register ~\newline
 \Hypertarget{struct_d_m_a___stream__t_ae7c49a282593740237d239d2fb10b2ee}\label{struct_d_m_a___stream__t_ae7c49a282593740237d239d2fb10b2ee} 
\index{DMA\_Stream\_t@{DMA\_Stream\_t}!PAR@{PAR}}
\index{PAR@{PAR}!DMA\_Stream\_t@{DMA\_Stream\_t}}
\doxysubsubsection{\texorpdfstring{PAR}{PAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_d_m_a_8c_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DMA\+\_\+\+Stream\+\_\+t\+::\+PAR}

DMA stream x peripheral address register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+MCAL/\mbox{\hyperlink{_d_m_a_8c}{DMA.\+c}}\end{DoxyCompactItemize}
