Running: C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Rosswell/Documents/CPU/Register_File/Register_File_tb_isim_beh.exe -prj C:/Users/Rosswell/Documents/CPU/Register_File/Register_File_tb_beh.prj Register_File_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rosswell/Documents/CPU/Register_File/reg16.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/CPU/Register_File/decoder3to8.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" into library work
Analyzing Verilog file "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File_tb.v" into library work
Analyzing Verilog file "C:/Xilinx_ISE_Design_Suite/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 39: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 40: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 41: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 42: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 43: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 44: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 45: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 46: Target <R> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 40: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 41: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 42: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 43: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 44: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 45: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 46: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rosswell/Documents/CPU/Register_File/Register_File.v" Line 39: Size mismatch in connection of port <Din>. Formal port size is 16-bit while actual signal size is 28-bit.
Completed static elaboration
Compiling module decoder3to8
Compiling module reg16
Compiling module Register_File
Compiling module Register_File_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Rosswell/Documents/CPU/Register_File/Register_File_tb_isim_beh.exe
Fuse Memory Usage: 29040 KB
Fuse CPU Usage: 749 ms
