Analysis & Synthesis report for L7G3FinalProject
Sat Nov  8 15:22:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Nov  8 15:22:24 2025               ;
; Quartus Prime Version       ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name               ; L7G3FinalProject                                ;
; Top-level Entity Name       ; SCOMP_System                                    ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; SCOMP_System       ; L7G3FinalProject   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Nov  8 15:22:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L7G3FinalProject -c L7G3FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file math_peripheral.vhd
    Info (12022): Found design unit 1: Math_Peripheral-rtl File: C:/GaTech/ECE2031/2031Lab7G3Project/Math_Peripheral.vhd Line: 16
    Info (12023): Found entity 1: Math_Peripheral File: C:/GaTech/ECE2031/2031Lab7G3Project/Math_Peripheral.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file scomp_system.bdf
    Info (12023): Found entity 1: SCOMP_System
Info (12127): Elaborating entity "SCOMP_System" for the top level hierarchy
Warning (12125): Using design file hex_disp_6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HEX_DISP_6
Info (12128): Elaborating entity "HEX_DISP_6" for hierarchy "HEX_DISP_6:inst9"
Warning (12125): Using design file hex_disp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: HEX_DISP-a File: C:/GaTech/ECE2031/2031Lab7G3Project/hex_disp.vhd Line: 17
    Info (12023): Found entity 1: HEX_DISP File: C:/GaTech/ECE2031/2031Lab7G3Project/hex_disp.vhd Line: 9
Info (12128): Elaborating entity "HEX_DISP" for hierarchy "HEX_DISP_6:inst9|HEX_DISP:inst1"
Warning (12125): Using design file pll_main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: PLL_main-rtl File: C:/GaTech/ECE2031/2031Lab7G3Project/pll_main.vhd Line: 20
    Info (12023): Found entity 1: PLL_main File: C:/GaTech/ECE2031/2031Lab7G3Project/pll_main.vhd Line: 11
Info (12128): Elaborating entity "PLL_main" for hierarchy "PLL_main:inst1"
Warning (12125): Using design file scomp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SCOMP-a File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 33
    Info (12023): Found entity 1: SCOMP File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 16
Info (12128): Elaborating entity "SCOMP" for hierarchy "SCOMP:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|altsyncram:altsyncram_component" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 63
Info (12133): Instantiated megafunction "SCOMP:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "CYCLONE V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ProjectTest1.0.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u134.tdf
    Info (12023): Found entity 1: altsyncram_u134 File: C:/GaTech/ECE2031/2031Lab7G3Project/db/altsyncram_u134.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u134" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_u134:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 90
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_CLSHIFT:shifter" with the following parameter: File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "arithmetic"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 114
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 114
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_BUSTRI:io_bus" with the following parameter: File: C:/GaTech/ECE2031/2031Lab7G3Project/scomp.vhd Line: 114
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Warning (12125): Using design file timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TIMER-a File: C:/GaTech/ECE2031/2031Lab7G3Project/timer.vhd Line: 29
    Info (12023): Found entity 1: TIMER File: C:/GaTech/ECE2031/2031Lab7G3Project/timer.vhd Line: 17
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:inst4"
Warning (10492): VHDL Process Statement warning at timer.vhd(48): signal "IO_WRITE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/GaTech/ECE2031/2031Lab7G3Project/timer.vhd Line: 48
Warning (12125): Using design file clk_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clk_div-a File: C:/GaTech/ECE2031/2031Lab7G3Project/clk_div.vhd Line: 26
    Info (12023): Found entity 1: clk_div File: C:/GaTech/ECE2031/2031Lab7G3Project/clk_div.vhd Line: 11
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst5"
Warning (12125): Using design file dig_in.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DIG_IN-a File: C:/GaTech/ECE2031/2031Lab7G3Project/dig_in.vhd Line: 20
    Info (12023): Found entity 1: DIG_IN File: C:/GaTech/ECE2031/2031Lab7G3Project/dig_in.vhd Line: 11
Info (12128): Elaborating entity "DIG_IN" for hierarchy "DIG_IN:inst7"
Info (12128): Elaborating entity "Math_Peripheral" for hierarchy "Math_Peripheral:inst10"
Warning (12125): Using design file dig_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/GaTech/ECE2031/2031Lab7G3Project/dig_out.vhd Line: 26
    Info (12023): Found entity 1: DIG_OUT File: C:/GaTech/ECE2031/2031Lab7G3Project/dig_out.vhd Line: 16
Info (12128): Elaborating entity "DIG_OUT" for hierarchy "DIG_OUT:inst6"
Error (12006): Node instance "pll_main_inst" instantiates undefined entity "PLL_main_0002". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/GaTech/ECE2031/2031Lab7G3Project/pll_main.vhd Line: 32
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings
    Error: Peak virtual memory: 4879 megabytes
    Error: Processing ended: Sat Nov  8 15:22:24 2025
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:26


