INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS74_76
INFO: [VRFC 10-311] analyzing module Edge_JK_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sim_1/new/test_LS74_76.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_LS74_76
