	component nios is
		port (
			address_sig_external_connection_export     : out std_logic_vector(7 downto 0);                     -- export
			clk_clk                                    : in  std_logic                     := 'X';             -- clk
			data_sig_external_connection_export        : out std_logic_vector(15 downto 0);                    -- export
			interlock_input_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			led_pio_external_connection_export         : out std_logic_vector(7 downto 0);                     -- export
			q_sig_external_connection_export           : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			reset_reset_n                              : in  std_logic                     := 'X';             -- reset_n
			switches_external_connection_export        : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			wren_external_connection_export            : out std_logic                                         -- export
		);
	end component nios;

