verilog xil_defaultlib --include "../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6" \
"../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_decoder_0_0/sim/RISCV_demonstrator_decoder_0_0.v" \
"../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0_clk_wiz.v" \
"../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0.v" \
"../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_riscv_wrapper_0_1/sim/RISCV_demonstrator_riscv_wrapper_0_1.v" \
"../../../bd/RISCV_demonstrator/sim/RISCV_demonstrator.v" \

verilog xil_defaultlib "glbl.v"

nosort
