{"DESIGN_NAME": "tapeins_sp24_tapein1_Interconnect", "VERILOG_FILES": ["dir::../../verilog/rtl/tapeins_sp24_tapein1_Interconnect.v"], "FP_PIN_ORDER_CFG": "dir::pin_order.cfg", "CLOCK_PORT": "clk", "DESIGN_IS_CORE": 0, "DIE_AREA": "0 0 2800 1760", "PL_TARGET_DENSITY": 0.45, "FP_SIZING": "absolute", "CLOCK_PERIOD": 25}