#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jan 28 22:34:56 2023
# Process ID: 8736
# Current directory: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13728 C:\Users\natal\OneDrive\Dokumenty\szkola\vivado\artix7_bcd\artix7_bcd.xpr
# Log file: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/vivado.log
# Journal file: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd\vivado.jou
# Running On: DESKTOP-MF2KNL9, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17002 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.605 ; gain = 228.523
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 28 22:37:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/runme.log
[Sat Jan 28 22:37:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 28 22:40:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/runme.log
[Sat Jan 28 22:40:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: artix7_bcd
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1866.215 ; gain = 390.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseq' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseq' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'artix7_bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module artix7_bcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.367 ; gain = 478.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.367 ; gain = 478.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1954.367 ; gain = 478.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2046.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2079.480 ; gain = 603.578
8 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2079.480 ; gain = 935.387
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2157.836 ; gain = 78.355
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'artix7_bcd' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2236.508 ; gain = 157.027
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2236.508 ; gain = 157.027
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2236.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseq' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseq' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'artix7_bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.824 ; gain = 14.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.703 ; gain = 37.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2273.703 ; gain = 37.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2280.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.398 ; gain = 43.891
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseq' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseq' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'artix7_bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module artix7_bcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2280.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.301 ; gain = 7.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.301 ; gain = 7.902
---------------------------------------------------------------------------------
ERROR: [Common 17-70] Application Exception: Attempted to create a busTermBit that already exists: an[3]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.613 ; gain = 1.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseq' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseq' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'artix7_bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-3848] Net an in module/entity artix7_bcd does not have driver. [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:26]
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module artix7_bcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module artix7_bcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.621 ; gain = 1.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.621 ; gain = 1.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2289.621 ; gain = 1.320
---------------------------------------------------------------------------------
ERROR: [Common 17-70] Application Exception: Attempted to create a busTermBit that already exists: an[3]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
ERROR: [Synth 8-523] part-select [4:7] does not match declaration [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.000 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.000 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
ERROR: [Synth 8-523] part-select [4:7] does not match declaration [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.000 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.000 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.738 ; gain = 6.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
ERROR: [Synth 8-523] part-select [4:7] does not match declaration [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.738 ; gain = 6.738
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2299.738 ; gain = 6.738
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.199 ; gain = 0.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'artix7_bcd' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bcd2sseq' [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd2sseq' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/bcd2sseq.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'artix7_bcd' (0#1) [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.199 ; gain = 0.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.199 ; gain = 0.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.199 ; gain = 0.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2311.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.srcs/constrs_1/imports/simple_gates/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2311.852 ; gain = 12.113
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/artix7_bcd.dcp to C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 28 23:05:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/runme.log
[Sat Jan 28 23:05:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 28 23:05:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/runme.log
[Sat Jan 28 23:05:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/project_1/project_1.srcs/utils_1/imports/synth_1/artix7_bcd.dcp with file C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/artix7_bcd.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jan 28 23:16:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/synth_1/runme.log
[Sat Jan 28 23:16:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/natal/OneDrive/Dokumenty/szkola/vivado/artix7_bcd/artix7_bcd.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  1 19:56:16 2023...
