{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460496654524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460496654544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 17:30:53 2016 " "Processing started: Tue Apr 12 17:30:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460496654544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496654544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_enigma_user_interface -c g14_enigma_user_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off g14_enigma_user_interface -c g14_enigma_user_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496654544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460496656804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_7_segment_decoder-behaviour " "Found design unit 1: g14_7_segment_decoder-behaviour" {  } { { "../lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697390 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_7_segment_decoder " "Found entity 1: g14_7_segment_decoder" {  } { { "../lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab2/g14_7_segment_decoder/g14_7_segment_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_stecker-behaviour " "Found design unit 1: g14_stecker-behaviour" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697420 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_stecker " "Found entity 1: g14_stecker" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper_fsm-rotor_step " "Found design unit 1: g14_rotor_stepper_fsm-rotor_step" {  } { { "../lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697425 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper_fsm " "Found entity 1: g14_rotor_stepper_fsm" {  } { { "../lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor-arch " "Found design unit 1: g14_rotor-arch" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697430 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor " "Found entity 1: g14_rotor" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_reflector-behaviour " "Found design unit 1: g14_reflector-behaviour" {  } { { "../lab5/g14_enigma_machine/g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697435 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_reflector " "Found entity 1: g14_reflector" {  } { { "../lab5/g14_enigma_machine/g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_permutation-permuter " "Found design unit 1: g14_permutation-permuter" {  } { { "../lab5/g14_enigma_machine/g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697442 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_permutation " "Found entity 1: g14_permutation" {  } { { "../lab5/g14_enigma_machine/g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697447 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_barrel_shifter-shifter " "Found design unit 1: g14_barrel_shifter-shifter" {  } { { "../lab5/g14_enigma_machine/g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697452 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_barrel_shifter " "Found entity 1: g14_barrel_shifter" {  } { { "../lab5/g14_enigma_machine/g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_26_5_encoder-encoder " "Found design unit 1: g14_26_5_encoder-encoder" {  } { { "../lab5/g14_enigma_machine/g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697458 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_26_5_encoder " "Found entity 1: g14_26_5_encoder" {  } { { "../lab5/g14_enigma_machine/g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_bit_comparator-behaviour " "Found design unit 1: g14_5_bit_comparator-behaviour" {  } { { "../lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697462 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_bit_comparator " "Found entity 1: g14_5_bit_comparator" {  } { { "../lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_26_decoder-decoder " "Found design unit 1: g14_5_26_decoder-decoder" {  } { { "../lab5/g14_enigma_machine/g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697467 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_26_decoder " "Found entity 1: g14_5_26_decoder" {  } { { "../lab5/g14_enigma_machine/g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/ecse-323/lab5/g14_enigma_machine/enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/ecse-323/lab5/g14_enigma_machine/enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enigma-arch " "Found design unit 1: enigma-arch" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697473 ""} { "Info" "ISGN_ENTITY_NAME" "1 enigma " "Found entity 1: enigma" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_enigma_user_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_enigma_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_enigma_user_interface-behaviour " "Found design unit 1: g14_enigma_user_interface-behaviour" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697478 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_enigma_user_interface " "Found entity 1: g14_enigma_user_interface" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460496697478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496697478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_enigma_user_interface " "Elaborating entity \"g14_enigma_user_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460496697776 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_key g14_enigma_user_interface.vhd(116) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(116): signal \"value_key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697825 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setup_side g14_enigma_user_interface.vhd(171) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(171): signal \"setup_side\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697828 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_type_r g14_enigma_user_interface.vhd(175) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(175): signal \"rotor_type_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697828 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_type_m g14_enigma_user_interface.vhd(180) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(180): signal \"rotor_type_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697828 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_type_l g14_enigma_user_interface.vhd(184) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(184): signal \"rotor_type_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697828 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setup_side g14_enigma_user_interface.vhd(193) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(193): signal \"setup_side\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697829 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_ini_pos_r g14_enigma_user_interface.vhd(198) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(198): signal \"rotor_ini_pos_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697829 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_ini_pos_m g14_enigma_user_interface.vhd(204) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(204): signal \"rotor_ini_pos_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697829 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rotor_ini_pos_l g14_enigma_user_interface.vhd(209) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(209): signal \"rotor_ini_pos_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697829 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setup_side g14_enigma_user_interface.vhd(219) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(219): signal \"setup_side\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697829 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ring_setting_r g14_enigma_user_interface.vhd(224) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(224): signal \"ring_setting_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697830 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ring_setting_m g14_enigma_user_interface.vhd(230) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(230): signal \"ring_setting_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697830 "|g14_enigma_user_interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ring_setting_l g14_enigma_user_interface.vhd(235) " "VHDL Process Statement warning at g14_enigma_user_interface.vhd(235): signal \"ring_setting_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496697830 "|g14_enigma_user_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enigma enigma:workhorse " "Elaborating entity \"enigma\" for hierarchy \"enigma:workhorse\"" {  } { { "g14_enigma_user_interface.vhd" "workhorse" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor_stepper_fsm enigma:workhorse\|g14_rotor_stepper_fsm:rotor_stepper " "Elaborating entity \"g14_rotor_stepper_fsm\" for hierarchy \"enigma:workhorse\|g14_rotor_stepper_fsm:rotor_stepper\"" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "rotor_stepper" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_bit_comparator enigma:workhorse\|g14_5_bit_comparator:knock_r_comparator " "Elaborating entity \"g14_5_bit_comparator\" for hierarchy \"enigma:workhorse\|g14_5_bit_comparator:knock_r_comparator\"" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "knock_r_comparator" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_stecker enigma:workhorse\|g14_stecker:forward_stecker " "Elaborating entity \"g14_stecker\" for hierarchy \"enigma:workhorse\|g14_stecker:forward_stecker\"" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "forward_stecker" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B g14_stecker.vhd(49) " "VHDL Process Statement warning at g14_stecker.vhd(49): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698333 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A g14_stecker.vhd(50) " "VHDL Process Statement warning at g14_stecker.vhd(50): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698333 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E g14_stecker.vhd(51) " "VHDL Process Statement warning at g14_stecker.vhd(51): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698333 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F g14_stecker.vhd(52) " "VHDL Process Statement warning at g14_stecker.vhd(52): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698334 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C g14_stecker.vhd(53) " "VHDL Process Statement warning at g14_stecker.vhd(53): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698334 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D g14_stecker.vhd(54) " "VHDL Process Statement warning at g14_stecker.vhd(54): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698334 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H g14_stecker.vhd(55) " "VHDL Process Statement warning at g14_stecker.vhd(55): signal \"H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698334 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G g14_stecker.vhd(56) " "VHDL Process Statement warning at g14_stecker.vhd(56): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698334 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K g14_stecker.vhd(57) " "VHDL Process Statement warning at g14_stecker.vhd(57): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698335 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L g14_stecker.vhd(58) " "VHDL Process Statement warning at g14_stecker.vhd(58): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698335 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I g14_stecker.vhd(59) " "VHDL Process Statement warning at g14_stecker.vhd(59): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698335 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J g14_stecker.vhd(60) " "VHDL Process Statement warning at g14_stecker.vhd(60): signal \"J\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698335 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N g14_stecker.vhd(61) " "VHDL Process Statement warning at g14_stecker.vhd(61): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698335 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M g14_stecker.vhd(62) " "VHDL Process Statement warning at g14_stecker.vhd(62): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698336 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P g14_stecker.vhd(63) " "VHDL Process Statement warning at g14_stecker.vhd(63): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698336 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O g14_stecker.vhd(64) " "VHDL Process Statement warning at g14_stecker.vhd(64): signal \"O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698336 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S g14_stecker.vhd(65) " "VHDL Process Statement warning at g14_stecker.vhd(65): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698336 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T g14_stecker.vhd(66) " "VHDL Process Statement warning at g14_stecker.vhd(66): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698336 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q g14_stecker.vhd(67) " "VHDL Process Statement warning at g14_stecker.vhd(67): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R g14_stecker.vhd(68) " "VHDL Process Statement warning at g14_stecker.vhd(68): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V g14_stecker.vhd(69) " "VHDL Process Statement warning at g14_stecker.vhd(69): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U g14_stecker.vhd(70) " "VHDL Process Statement warning at g14_stecker.vhd(70): signal \"U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y g14_stecker.vhd(71) " "VHDL Process Statement warning at g14_stecker.vhd(71): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z g14_stecker.vhd(72) " "VHDL Process Statement warning at g14_stecker.vhd(72): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698337 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W g14_stecker.vhd(73) " "VHDL Process Statement warning at g14_stecker.vhd(73): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698338 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X g14_stecker.vhd(74) " "VHDL Process Statement warning at g14_stecker.vhd(74): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698338 "|g14_enigma_user_interface|enigma:workhorse|g14_stecker:forward_stecker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor enigma:workhorse\|g14_rotor:right_rotor " "Elaborating entity \"g14_rotor\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\"" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "right_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\"" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(34) " "VHDL Process Statement warning at g14_counter_with_load.vhd(34): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460496698440 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_26_decoder enigma:workhorse\|g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0 " "Elaborating entity \"g14_5_26_decoder\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0\"" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "forward_decoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_barrel_shifter enigma:workhorse\|g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0 " "Elaborating entity \"g14_barrel_shifter\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0\"" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "forward_barrel_shifter_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_26_5_encoder enigma:workhorse\|g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0 " "Elaborating entity \"g14_26_5_encoder\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0\"" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "forward_encoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_permutation enigma:workhorse\|g14_rotor:right_rotor\|g14_permutation:forward_permuter " "Elaborating entity \"g14_permutation\" for hierarchy \"enigma:workhorse\|g14_rotor:right_rotor\|g14_permutation:forward_permuter\"" {  } { { "../lab5/g14_enigma_machine/g14_rotor.vhd" "forward_permuter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_reflector enigma:workhorse\|g14_reflector:reflector " "Elaborating entity \"g14_reflector\" for hierarchy \"enigma:workhorse\|g14_reflector:reflector\"" {  } { { "../lab5/g14_enigma_machine/enigma.vhd" "reflector" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_7_segment_decoder g14_7_segment_decoder:setup_sw_led " "Elaborating entity \"g14_7_segment_decoder\" for hierarchy \"g14_7_segment_decoder:setup_sw_led\"" {  } { { "g14_enigma_user_interface.vhd" "setup_sw_led" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496698878 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\] enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\] enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5 " "Register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\] enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9 " "Register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\] enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\] enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\] enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\] enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5 " "Register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\] enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9 " "Register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\] enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\] enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\] enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\] enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5 " "Register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~5\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\] enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9 " "Register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~9\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\] enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\] enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"enigma:workhorse\|g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "../lab5/g14_enigma_machine/g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1460496714983 "|g14_enigma_user_interface|enigma:workhorse|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1460496714983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "setup_switch_led\[0\] GND " "Pin \"setup_switch_led\[0\]\" is stuck at GND" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_switch_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_switch_led\[2\] GND " "Pin \"setup_switch_led\[2\]\" is stuck at GND" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_switch_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_switch_led\[3\] GND " "Pin \"setup_switch_led\[3\]\" is stuck at GND" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_switch_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_switch_led\[5\] GND " "Pin \"setup_switch_led\[5\]\" is stuck at GND" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_switch_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_type_leds\[8\] VCC " "Pin \"setup_type_leds\[8\]\" is stuck at VCC" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_type_leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_type_leds\[9\] VCC " "Pin \"setup_type_leds\[9\]\" is stuck at VCC" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_type_leds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_type_leds\[10\] VCC " "Pin \"setup_type_leds\[10\]\" is stuck at VCC" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_type_leds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_type_leds\[13\] VCC " "Pin \"setup_type_leds\[13\]\" is stuck at VCC" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_type_leds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "setup_side_led\[6\] VCC " "Pin \"setup_side_led\[6\]\" is stuck at VCC" {  } { { "g14_enigma_user_interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/enigma/g14_enigma_user_interface.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460496730290 "|g14_enigma_user_interface|setup_side_led[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1460496730290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1460496730898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460496746421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460496746421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3348 " "Implemented 3348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460496748458 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460496748458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3293 " "Implemented 3293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460496748458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460496748458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460496748667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 17:32:28 2016 " "Processing ended: Tue Apr 12 17:32:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460496748667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460496748667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460496748667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460496748667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1460496764120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460496764131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 17:32:40 2016 " "Processing started: Tue Apr 12 17:32:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460496764131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460496764131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g14_enigma_user_interface -c g14_enigma_user_interface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g14_enigma_user_interface -c g14_enigma_user_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460496764131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460496764615 ""}
{ "Info" "0" "" "Project  = g14_enigma_user_interface" {  } {  } 0 0 "Project  = g14_enigma_user_interface" 0 0 "Fitter" 0 0 1460496764617 ""}
{ "Info" "0" "" "Revision = g14_enigma_user_interface" {  } {  } 0 0 "Revision = g14_enigma_user_interface" 0 0 "Fitter" 0 0 1460496764630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460496765324 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g14_enigma_user_interface 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"g14_enigma_user_interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460496765609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460496765843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460496765843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460496767656 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460496768185 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460496770060 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1460496807972 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "value_key~inputCLKENA0 37 global CLKCTRL_G6 " "value_key~inputCLKENA0 with 37 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1460496808593 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 23 global CLKCTRL_G7 " "clock~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1460496808593 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1460496808593 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460496808600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460496808871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460496808873 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460496808877 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460496808880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460496808889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460496808891 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1460496812902 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g14_enigma_user_interface.sdc " "Synopsys Design Constraints File file not found: 'g14_enigma_user_interface.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1460496812910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1460496812911 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1460496813007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1460496813009 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1460496813030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460496813535 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1460496813559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460496813559 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:45 " "Fitter preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460496814082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460496836013 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1460496837666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:48 " "Fitter placement preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460496883938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460496918742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460496928123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460496928123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460496933742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/user/Documents/GitHub/ecse-323/enigma/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1460496961085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460496961085 ""}
