135. Printing statistics.

=== aes_core ===

   Number of wires:              22991
   Number of wire bits:          26596
   Number of public wires:          89
   Number of public wire bits:    3694
   Number of ports:                 11
   Number of port bits:            520
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26195
     $_ANDNOT_                    6449
     $_AND_                        210
     $_MUX_                       3700
     $_NAND_                       212
     $_NOR_                        313
     $_NOT_                        524
     $_ORNOT_                      389
     $_OR_                        9053
     $_XNOR_                       778
     $_XOR_                       2091
     sky130_fd_sc_hd__dfrtp_2     2469
     sky130_fd_sc_hd__dfstp_2        7

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\aes_core': 65057.395200
     of which used for sequential elements: 65057.395200 (100.00%)

