                   PCA9539; PCA9539R
                   16-bit I2C-bus and SMBus low power I/O port with interrupt
                   and reset
                   Rev. 9 ‚Äî 8 November 2017                                           Product data sheet
1. General description
              The PCA9539; PCA9539R is a 24-pin CMOS device that provides 16 bits of General
              Purpose parallel Input/Output (GPIO) expansion with interrupt and reset for
              I2C-bus/SMBus applications and was developed to enhance the NXP Semiconductors
              family of I2C-bus I/O expanders. I/O expanders provide a simple solution when additional
              I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.
              The PCA9539; PCA9539R consists of two 8-bit configuration (input or output selection),
              input, output and polarity inversion (active HIGH or active LOW operation) registers. The
              system master can enable the I/Os as either inputs or outputs by writing to the I/O
              configuration bits. The data for each input or output is kept in the corresponding Input or
              Output register. The polarity of the read register can be inverted with the Polarity inversion
              register. All registers can be read by the system master.
              The PCA9539; PCA9539R is identical to the PCA9555 except for the removal of the
              internal I/O pull-up resistor which greatly reduces power consumption when the I/Os are
              held LOW, replacement of A2 with RESET and a different address range.
              The PCA9539; PCA9539R open-drain interrupt output is activated when any input state
              differs from its corresponding input port register state and is used to indicate to the system
              master that an input state has changed.
              The power-on reset sets the registers to their default values and initializes the device state
              machine. In the PCA9539, the RESET pin causes the same reset/default I/O input
              configuration to occur without de-powering the device, holding the registers and I2C-bus
              state machine in their default state until the RESET input is once again HIGH. This input
              requires a pull-up to VDD. In the PCA9539R however, only the device state machine is
              initialized by the RESET pin and the internal general-purpose registers remain
              unchanged. Using the PCA9539R RESET pin will only reset the I2C-bus interface should
              it be stuck LOW to regain access to the I2C-bus. This allows the I/O pins to retain their last
              configured state so that they can keep any lines in their previously defined state and not
              cause system errors while the I2C-bus is being restored.
              Two hardware pins (A0, A1) vary the fixed I2C-bus address and allow up to four devices to
              share the same I2C-bus/SMBus.
2. Features and benefits
              ÔÅÆ 16-bit I2C-bus GPIO with interrupt and reset
              ÔÅÆ Operating power supply voltage range of 2.3 V to 5.5 V (3.0 V to 5.5 V
                   for PCA9539PW/Q900 and PCA9539RPW/Q900)
              ÔÅÆ 5 V tolerant I/Os


NXP Semiconductors                                                                                       PCA9539; PCA9539R
                                              16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                            ÔÅÆ   Polarity inversion register
                            ÔÅÆ   Active LOW interrupt output
                            ÔÅÆ   Active LOW reset input
                            ÔÅÆ   Low standby current
                            ÔÅÆ   Noise filter on SCL/SDA inputs
                            ÔÅÆ   No glitch on power-up
                            ÔÅÆ   Internal power-on reset
                            ÔÅÆ   16 I/O pins which default to 16 inputs
                            ÔÅÆ   0 Hz to 400 kHz clock frequency
                            ÔÅÆ   ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
                                JESD22-C101
                            ÔÅÆ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
                            ÔÅÆ Offered in three different packages: SO24, TSSOP24, and HVQFN24
3. Ordering information
Table 1.        Ordering information
 Type number                Topside         Package
                            marking         Name                        Description                                                                          Version
 PCA9539BS                  9539            HVQFN24                     plastic thermal enhanced very thin quad flat package;                                SOT616-1
                                                                        no leads; 24 terminals; body 4 ÔÇ¥ 4 ÔÇ¥ 0.85 mm
 PCA9539RBS                 539R            HVQFN24                     plastic thermal enhanced very thin quad flat package;                                SOT616-1
                                                                        no leads; 24 terminals; body 4 ÔÇ¥ 4 ÔÇ¥ 0.85 mm
 PCA9539D                   PCA9539D        SO24                        plastic small outline package; 24 leads;                                             SOT137-1
                                                                        body width 7.5 mm
 PCA9539PW                  PCA9539PW TSSOP24                           plastic thin shrink small outline package; 24 leads;                                 SOT355-1
                                                                        body width 4.4 mm
 PCA9539PW/Q900[1]          PCA9539PW TSSOP24                           plastic thin shrink small outline package; 24 leads;                                 SOT355-1
                                                                        body width 4.4 mm
 PCA9539RPW                 PA9539RPW TSSOP24                           plastic thin shrink small outline package; 24 leads;                                 SOT355-1
                                                                        body width 4.4 mm
 PCA9539RPW/Q900[1] PA9539RPW TSSOP24                                   plastic thin shrink small outline package; 24 leads;                                 SOT355-1
                                                                        body width 4.4 mm
[1]   PCA9539PW/Q900 and PCA9539RPW/Q900 are AEC-Q100 compliant. Contact I2C.support@nxp.com for PPAP.
                     3.1 Ordering options
Table 2.        Ordering options
 Type number              Orderable                      Package                 Packing method                          Minimum Temperature
                          part number                                                                                    order
                                                                                                                         quantity
 PCA9539BS                PCA9539BS,115                  HVQFN24 Reel 7‚Äù Q1/T1                                           1500        Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                 *standard mark SMD[1]
                          PCA9539BS,118                  HVQFN24 Reel 13‚Äù Q1/T1                                          6000        Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                 *standard mark SMD[1]
                          PCA9539BSHP                    HVQFN24 Reel 13‚Äù Q2/T3                                          6000        Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                 *standard mark SMD[2]
PCA9539_PCA9539R                              All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                          Rev. 9 ‚Äî 8 November 2017                                                                                     2 of 39


NXP Semiconductors                                                                                         PCA9539; PCA9539R
                                                16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Table 2.        Ordering options ‚Ä¶continued
 Type number               Orderable                       Package                 Packing method                           Minimum Temperature
                           part number                                                                                      order
                                                                                                                            quantity
 PCA9539RBS                PCA9539RBS,118                  HVQFN24 Reel 13‚Äù Q1/T1                                           6000         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   *standard mark SMD[1]
 PCA9539D                  PCA9539D,112                    SO24                    Standard marking *                       1200         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   IC‚Äôs tube -
                                                                                   DSC bulk pack
                           PCA9539D,118                    SO24                    Reel 13‚Äù Q1/T1                           1000         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   *standard mark SMD[1]
 PCA9539PW                 PCA9539PW,112                   TSSOP24 Standard marking *                                       1575         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   IC‚Äôs tube -
                                                                                   DSC bulk pack
                           PCA9539PW,118                   TSSOP24 Reel 13‚Äù Q1/T1                                           2500         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   *standard mark SMD[1]
 PCA9539PW/Q900            PCA9539PW/Q900,118 TSSOP24 Reel 13‚Äù Q1/T1                                                        2500         Tamb = ÔÄ≠40 ÔÇ∞C to +125 ÔÇ∞C
                                                                                   *standard mark SMD[1]
 PCA9539RPW                PCA9539RPW,118                  TSSOP24 Reel 13‚Äù Q1/T1                                           2500         Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                                                   *standard mark SMD[1]
 PCA9539RPW/Q900 PCA9539RPWJ                               TSSOP24 Reel 13‚Äù Q1/T1                                           2500         Tamb = ÔÄ≠40 ÔÇ∞C to +125 ÔÇ∞C
                                                                                   *standard mark SMD[1]
[1]   Pin 1 in Quadrant 1; see Figure 2.
[2]   Pin 1 in Quadrant 2; see Figure 3.
                   3.1.1 Pin 1 quadrant indication
                                                way into                                                    Quadrant designations
                                                the reel                        Q1        Q2                                              round
                                                                                                            Q1 = upper left               sprocket
                                                                                                            Q2 = upper right              holes
                                                                                                            Q3 = lower left
                                                                                Q3        Q4
                                                                                                            Q4 = lower right
                                                                                                                                                aaa-010180
                               Fig 1.    Carrier tape pin 1 quadrant designations
                                                                                     SLQ                                                                       SLQ
                                                                              DDD                                                                 DDD
                               Fig 2.    Pin 1 in Q1                                                            Fig 3.     Pin 1 in Q2
PCA9539_PCA9539R                                All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                            Rev. 9 ‚Äî 8 November 2017                                                                                       3 of 39


NXP Semiconductors                                                                          PCA9539; PCA9539R
                                 16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
4. Block diagram
                               PCA9539
                                                                                                                                                           IO1_0
                               PCA9539R
                                                                                                                                                           IO1_1
                                                                                                                8-bit                                      IO1_2
                        A0
                                                                                                                          INPUT/                           IO1_3
                        A1                                                                                               OUTPUT
                                                                                                                                                           IO1_4
                                                                                                                          PORTS
                                                                                                            write pulse                                    IO1_5
                                                                                                                                                           IO1_6
                                                                                                            read pulse
                                                                                                                                                           IO1_7
                                                                              I2C-BUS/SMBus
                                                                                   CONTROL
                       SCL                                                                                                                                 IO0_0
                                                 INPUT
                                                 FILTER                                                                                                    IO0_1
                       SDA
                                                                                                                8-bit                                      IO0_2
                                                                                                                          INPUT/                           IO0_3
                                                                                                                         OUTPUT
                                                                                                                                                           IO0_4
                                                                                                                          PORTS
                                                                                                            write pulse                                    IO0_5
                                                                                                                                                           IO0_6
                                                                                                            read pulse
                       VDD                   POWER-ON                                                                                                      IO0_7
                    RESET                        RESET                                                                                               VDD
                       VSS
                                                                                                                            LP                                   INT
                                                                                                                          FILTER
                                                                                                                                 002aad722
                           Remark: All I/Os are set to inputs at reset.
                   Fig 4.  Block diagram of PCA9539; PCA9539R
PCA9539_PCA9539R                 All information provided in this document is subject to legal disclaimers.             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                             Rev. 9 ‚Äî 8 November 2017                                                                                          4 of 39


NXP Semiconductors                                                                                              PCA9539; PCA9539R
                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
5. Pinning information
                     5.1 Pinning
                                   INT   1                                    24 VDD                                                          INT         1                                      24 VDD
                                   A1    2                                    23 SDA                                                           A1         2                                      23 SDA
                              RESET      3                                    22 SCL                                               RESET                  3                                      22 SCL
                               IO0_0     4                                    21 A0                                                   IO0_0               4                                      21 A0
                               IO0_1     5                                    20 IO1_7                                                IO0_1               5                                      20 IO1_7
                               IO0_2     6                                    19 IO1_6                                                IO0_2               6        PCA9539PW                     19 IO1_6
                                                  PCA9539D                                                                                                       PCA9539PW/Q900
                               IO0_3     7                                    18 IO1_5                                                IO0_3               7                                      18 IO1_5
                                                                                                                                                                PCA9539RPW/Q900
                               IO0_4     8                                    17 IO1_4                                                IO0_4               8       PCA9539RPW                     17 IO1_4
                               IO0_5     9                                    16 IO1_3                                                IO0_5               9                                      16 IO1_3
                               IO0_6 10                                       15 IO1_2                                                IO0_6 10                                                   15 IO1_2
                               IO0_7 11                                       14 IO1_1                                                IO0_7 11                                                   14 IO1_1
                                   VSS 12                                     13 IO1_0                                                        VSS 12                                             13 IO1_0
                                                               002aad719                                                                                                           002aad720
                          Fig 5.    Pin configuration for SO24                                                          Fig 6.                           Pin configuration for TSSOP24
                                                                                                    PCA9539BS
                                                                                                   PCA9539RBS
                                                                                            24 RESET           22 INT
                                                                                                                        21 VDD     20 SDA     19 SCL
                                                                  terminal 1
                                                                                                       23 A1
                                                                 index area
                                                                         IO0_0        1                                                                  18 A0
                                                                         IO0_1        2                                                                  17 IO1_7
                                                                         IO0_2        3                                                                  16 IO1_6
                                                                         IO0_3        4                                                                  15 IO1_5
                                                                         IO0_4        5                                                                  14 IO1_4
                                                                         IO0_5        6                                                                  13 IO1_3
                                                                                                                        IO1_0 10   IO1_1 11   IO1_2 12
                                                                                            7          8       9
                                                                                            IO0_6      IO0_7
                                                                                                               VSS
                                                                                                                                                              002aad721
                                                                                            Transparent top view
                          Fig 7.    Pin configuration for HVQFN24
PCA9539_PCA9539R                             All information provided in this document is subject to legal disclaimers.                                             ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 9 ‚Äî 8 November 2017                                                                                                                           5 of 39


NXP Semiconductors                                                                                    PCA9539; PCA9539R
                                           16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                   5.2 Pin description
                       Table 3.      Pin description
                        Symbol          Pin                                                           Description
                                        SO24, TSSOP24                         HVQFN24
                        INT             1                                     22                      interrupt output (open-drain)
                        A1              2                                     23                      address input 1
                        RESET           3                                     24                      active LOW reset input. Driving this pin LOW
                                                                                                       causes:
                                                                                                          ‚Ä¢     PCA9539 to reset its state machine and
                                                                                                                registers
                                                                                                          ‚Ä¢     PCA9539R to reset its state machine, but
                                                                                                                has no effect on its registers
                        IO0_0           4                                     1                       port 0 input/output 0
                        IO0_1           5                                     2                       port 0 input/output 1
                        IO0_2           6                                     3                       port 0 input/output 2
                        IO0_3           7                                     4                       port 0 input/output 3
                        IO0_4           8                                     5                       port 0 input/output 4
                        IO0_5           9                                     6                       port 0 input/output 5
                        IO0_6           10                                    7                       port 0 input/output 6
                        IO0_7           11                                    8                       port 0 input/output 7
                        VSS             12                                    9[1]                    supply ground
                        IO1_0           13                                    10                      port 1 input/output 0
                        IO1_1           14                                    11                      port 1 input/output 1
                        IO1_2           15                                    12                      port 1 input/output 2
                        IO1_3           16                                    13                      port 1 input/output 3
                        IO1_4           17                                    14                      port 1 input/output 4
                        IO1_5           18                                    15                      port 1 input/output 5
                        IO1_6           19                                    16                      port 1 input/output 6
                        IO1_7           20                                    17                      port 1 input/output 7
                        A0              21                                    18                      address input 0
                        SCL             22                                    19                      serial clock line input
                        SDA             23                                    20                      serial data line open-drain input/output
                        VDD             24                                    21                      supply voltage
                       [1]  HVQFN24 package die supply ground is connected to both VSS pin and exposed center pad. VSS pin must
                            be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board
                            level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad
                            on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the
                            PCB in the thermal pad region.
PCA9539_PCA9539R                           All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 9 ‚Äî 8 November 2017                                                                                        6 of 39


NXP Semiconductors                                                                                 PCA9539; PCA9539R
                                        16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
6. Functional description
                       Refer to Figure 4 ‚ÄúBlock diagram of PCA9539; PCA9539R‚Äù.
                   6.1 Device address
                                                                                      slave address
                                                                        1     1        1       0        1      A1   A0 R/W
                                                                               fixed                          programmable
                                                                                                                   002aad724
                         Fig 8.   PCA9539; PCA9539R device address
                   6.2 Registers
                 6.2.1 Command byte
                       The command byte is the first byte to follow the address byte during a write transmission.
                       It is used as a pointer to determine which of the following registers will be written or read.
                       Table 4.    Command byte
                        Command        Register
                        0              Input port 0
                        1              Input port 1
                        2              Output port 0
                        3              Output port 1
                        4              Polarity inversion port 0
                        5              Polarity inversion port 1
                        6              Configuration port 0
                        7              Configuration port 1
PCA9539_PCA9539R                        All information provided in this document is subject to legal disclaimers.           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                    Rev. 9 ‚Äî 8 November 2017                                                                                        7 of 39


NXP Semiconductors                                                                                   PCA9539; PCA9539R
                                          16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                 6.2.2 Registers 0 and 1: Input port registers
                       This register is an input-only port. It reflects the incoming logic levels of the pins,
                       regardless of whether the pin is defined as an input or an output by Register 3. Writes to
                       this register have no effect.
                       The default value ‚ÄòX‚Äô is determined by the externally applied logic level.
                       Table 5.    Input port 0 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol        I0.7                I0.6                I0.5                 I0.4              I0.3 I0.2             I0.1                 I0.0
                        Default        X                    X                  X                     X                X     X                X                    X
                       Table 6.    Input port 1 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol        I1.7                I1.6                I1.5                 I1.4              I1.3 I1.2             I1.1                 I1.0
                        Default        X                    X                  X                     X                X     X                X                    X
                 6.2.3 Registers 2 and 3: Output port registers
                       This register is an output-only port. It reflects the outgoing logic levels of the pins defined
                       as outputs by Registers 6 and 7. Bit values in this register have no effect on pins defined
                       as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling
                       the output selection, not the actual pin value.
                       Table 7.    Output port 0 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol       O0.7               O0.6                 O0.5                O0.4                O0.3 O0.2            O0.1                 O0.0
                        Default         1                   1                   1                    1                 1    1                1                    1
                       Table 8.    Output port 1 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol       O1.7               O1.6                 O1.5                O1.4                O1.3 O1.2            O1.1                 O1.0
                        Default         1                   1                   1                    1                 1    1                1                    1
                 6.2.4 Registers 4 and 5: Polarity inversion registers
                       This register allows the user to invert the polarity of the Input port register data. If a bit in
                       this register is set (written with ‚Äò1‚Äô), the Input port data polarity is inverted. If a bit in this
                       register is cleared (written with a ‚Äò0‚Äô), the Input port data polarity is retained.
                       Table 9.    Polarity inversion port 0 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol       N0.7                N0.6                N0.5                N0.4                N0.3 N0.2            N0.1                 N0.0
                        Default         0                   0                   0                    0                 0    0                0                    0
                       Table 10.   Polarity inversion port 1 register
                        Bit             7                   6                   5                    4                 3    2                1                    0
                        Symbol       N1.7                N1.6                N1.5                N1.4                N1.3 N1.2            N1.1                 N1.0
                        Default         0                   0                   0                    0                 0    0                0                    0
PCA9539_PCA9539R                          All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                      Rev. 9 ‚Äî 8 November 2017                                                                                   8 of 39


NXP Semiconductors                                                                                    PCA9539; PCA9539R
                                           16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                 6.2.5 Registers 6 and 7: Configuration registers
                       This register configures the directions of the I/O pins. If a bit in this register is set (written
                       with ‚Äò1‚Äô), the corresponding port pin is enabled as an input with high-impedance output
                       driver. If a bit in this register is cleared (written with ‚Äò0‚Äô), the corresponding port pin is
                       enabled as an output. At reset, the device's ports are inputs.
                       Table 11.    Configuration port 0 register
                        Bit              7                   6                   5                    4                3     2                1                    0
                        Symbol        C0.7                C0.6                C0.5                C0.4                C0.3 C0.2            C0.1                 C0.0
                        Default          1                   1                   1                    1                1     1                1                    1
                       Table 12.    Configuration port 1 register
                        Bit              7                   6                   5                    4                3     2                1                    0
                        Symbol        C1.7                C1.6                C1.5                C1.4                C1.3 C1.2            C1.1                 C1.0
                        Default          1                   1                   1                    1                1     1                1                    1
                   6.3 Power-on reset
                       When power is applied to VDD, an internal power-on reset holds the PCA9539; PCA9539R
                       in a reset condition until VDD has reached VPOR. At that point, the reset condition is
                       released and the PCA9539; PCA9539R registers and SMBus state machine will initialize
                       to their default states. Thereafter, VDD must be lowered below 0.2 V to reset the device.
                       For a power reset cycle, VDD must be lowered below 0.2 V and then restored to the
                       operating voltage.
                   6.4 RESET input
                       A reset can be accomplished by holding the RESET pin LOW for a minimum of tw(rst). In
                       the PCA9539 the registers and SMBus/I2C-bus state machine will be held in their default
                       state until the RESET input is once again HIGH. This input typically requires a pull-up to
                       VDD. In the PCA9539R, only the device state machine is initialized. The internal
                       general-purpose registers remain unchanged. Using the PCA9539R hardware reset pin
                       will only reset the I2C-bus interface should it be stuck LOW to regain access to the
                       I2C-bus. This allows the I/O pins to retain their last configured state so that they can keep
                       any lines in their previously defined state and not cause system errors while the I2C-bus is
                       being restored.
                   6.5 I/O port
                       When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a
                       high-impedance input. The input voltage may be raised above VDD to a maximum of 5.5 V.
                       If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of
                       the Output port register. Care should be exercised if an external voltage is applied to an
                       I/O configured as an output because of the low-impedance path that exists between the
                       pin and either VDD or VSS.
PCA9539_PCA9539R                           All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                       Rev. 9 ‚Äî 8 November 2017                                                                                   9 of 39


NXP Semiconductors                                                                                      PCA9539; PCA9539R
                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                               data from                                                                                                                output port
                            shift register                                                                                                              register data
                                            configuration
                                            register
                                                                                                                                                        VDD
                               data from                                                                                   Q1
                                             D          Q
                            shift register
                                                   FF
                                     write
                                                                              D         Q
                           configuration     CK         Q
                                    pulse                                         FF
                                                                                                                                                        I/O pin
                             write pulse                                      CK                                                     Q2
                                                                                                        input port                                      VSS
                                                                             output port
                                                                             register                   register
                                                                                                          D         Q
                                                                                                                                                        input port
                                                                                                               FF                                       register data
                             read pulse                                                                   CK
                                                                                                                                                        to INT
                                                                                                        polarity inversion
                                                                                                        register
                               data from                                                                                                                polarity
                                                                                                          D         Q
                            shift register                                                                                                              inversion
                                                                                                               FF                                       register data
                           write polarity
                                                                                                          CK
                                    pulse
                                                                                                                                                            002aad723
                                      At power-on reset, all registers return to default values.
                         Fig 9.       Simplified schematic of I/Os
                   6.6 Bus transactions
                 6.6.1 Writing to the port registers
                       Data is transmitted to the PCA9539; PCA9539R by sending the device address and
                       setting the least significant bit to a logic 0 (see Figure 8 ‚ÄúPCA9539; PCA9539R device
                       address‚Äù). The command byte is sent after the address and determines which register will
                       receive the data following the command byte.
                       The eight registers within the PCA9539; PCA9539R are configured to operate as four
                       register pairs. The four pairs are Input ports, Output ports, Polarity inversion ports, and
                       Configuration ports. After sending data to one register, the next data byte will be sent to
                       the other register in the pair (see Figure 10 and Figure 11). For example, if the first byte is
                       sent to Output port 1 (register 3), then the next byte will be stored in Output port 0
                       (register 2). There is no limitation on the number of data bytes sent in one write
                       transmission. In this way, each 8-bit register may be updated independently of the other
                       registers.
PCA9539_PCA9539R                             All information provided in this document is subject to legal disclaimers.      ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 9 ‚Äî 8 November 2017                                                                                 10 of 39


                                                                                                                 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                 xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                 xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                 xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                           PCA9539_PCA9539R
                                                                                                                                                                                                                                                                                                                                                                                        NXP Semiconductors
                                                                                                                           SCL         1   2     3    4   5   6      7    8     9
                                                                                                                                                slave address                                command byte                        data to port 0                         data to port 1
                                                                                                                          SDA S        1    1    1    0    1 A1 A0 0            A    0   0   0   0   0   0   1   0   A 0.7          DATA 0            0.0 A 1.7             DATA 1           1.0 A       P
                                                                                                                                   START condition                       R/W     acknowledge                         acknowledge                              acknowledge                             STOP
                                                                                                                                                                                 from slave                          from slave                               from slave                             condition
                                                                                                                   write to port
                                                                                                                                                                                                                                                  tv(Q)
                           All information provided in this document is subject to legal disclaimers.
                                                                                                                                                                                                                                                                                                                 16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                                                                                                       data out
                                                                                                                    from port 0
Rev. 9 ‚Äî 8 November 2017
                                                                                                                                                                                                                                                                                         tv(Q)
                                                                                                                       data out
                                                                                                                    from port 1                                                                                                                                                  DATA VALID
                                                                                                                                                                                                                                                                                                     002aad725
                                                                                                        Fig 10. Write to output port registers
                                                                                                                                                                                                                                                                                                                                                                                        PCA9539; PCA9539R
                                                                                                                       SCL         1   2    3    4    5   6     7    8    9
                                                                                                                                                                                                                             data to register                       data to register
                                                                                                                                           slave address                                 command byte
                           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
                                                                                                                                                                                                                     MSB                          LSB         MSB                        LSB
                                                                                                                      SDA S        1   1    1     0   1 A1 A0 0            A     0   0   0   0   0   1   1   0   A              DATA 0                    A             DATA 1                   A   P
                                                                                                                              START condition                       R/W       acknowledge                        acknowledge                              acknowledge                             STOP
                                                                                                                                                                              from slave                         from slave                               from slave                             condition
                                                                                                                                                                                                                                                                                                 002aad726
11 of 39                                                                                                Fig 11. Write to configuration registers


NXP Semiconductors                                                                                                 PCA9539; PCA9539R
                                                       16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                     6.6.2 Reading the port registers
                                  In order to read data from the PCA9539; PCA9539R, the bus master must first send the
                                  PCA9539; PCA9539R address with the least significant bit set to a logic 0 (see Figure 8
                                  ‚ÄúPCA9539; PCA9539R device address‚Äù). The command byte is sent after the address and
                                  determines which register will be accessed. After a restart, the device address is sent
                                  again, but this time the least significant bit is set to a logic 1. Data from the register
                                  defined by the command byte will then be sent by the PCA9539; PCA9539R (see
                                  Figure 12, Figure 13 and Figure 14). Data is clocked into the register on the falling edge of
                                  the acknowledge clock pulse. After the first byte is read, additional bytes may be read but
                                  the data will now reflect the information in the other register in the pair. For example, if you
                                  read Input port 1, then the next byte read would be Input port 0. There is no limitation on
                                  the number of data bytes received in one read transmission but the final byte received, the
                                  bus master must not acknowledge the data.
                           slave address
          SDA S      1   1    1    0   1 A1 A0 0      A              COMMAND BYTE                           A     (cont.)
                 START condition                R/W                                        acknowledge
                                          acknowledge                                         from slave
                                             from slave
                                                                         data from lower or                                        data from upper or
                                                                       upper byte of register                                     lower byte of register
                               slave address
                                                               MSB                                     LSB                  MSB                           LSB
           (cont.) S   1    1    1   0   1 A1 A0 1         A              DATA (first byte)                      A                  DATA (last byte)            NA P
                   (repeated)                      R/W                                                           acknowledge                   no acknowledge          STOP
                   START condition           acknowledge                                                         from master                        from master        condition
                                                from slave            at this moment master-transmitter becomes master-receiver
                                                                      and slave-receiver becomes slave-transmitter                                                    002aad727
              Remark: Transfer can be stopped at any time by a STOP condition.
  Fig 12. Read from register
PCA9539_PCA9539R                                       All information provided in this document is subject to legal disclaimers.               ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                   Rev. 9 ‚Äî 8 November 2017                                                                                          12 of 39


                                                                                                                    xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                    xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                    xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                    xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                           PCA9539_PCA9539R
                                                                                                                                                                                                                                                                                                                                                                                                    NXP Semiconductors
                                                                                                         data into port 0
                                                                                                         data into port 1
                           All information provided in this document is subject to legal disclaimers.
                                                                                                                                                                                                                                                                                                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                                                                                         INT
                                                                                                                            tv(INT_N)                              trst(INT_N)
Rev. 9 ‚Äî 8 November 2017
                                                                                                         SCL        1   2        3   4   5   6   7   8     9
                                                                                                                                                     R/W                                                                                                                                                STOP condition
                                                                                                                                slave address                                    I0.x                               I1.x                                I0.x                                I1.x
                                                                                                         SDA S      1       1    1   0   1 A1 A0 1         A   7   6    5   4       3   2   1   0   A   7   6   5   4   3   2   1   0   A   7   6   5   4   3   2   1   0   A   7   6   5   4   3   2    1   0     1   P
                                                                                                                START condition              acknowledge                                acknowledge                         acknowledge                         acknowledge                     non acknowledge
                                                                                                                                               from slave                                from master                         from master                         from master                         from master
                                                                                                                                                                                                                                                                                                                                                                                                    PCA9539; PCA9539R
                                                                                                         read from port 0
                                                                                                         read from port 1
                                                                                                                                                                                                                                                                                                                 002aad728
                           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
                                                                                                                  Remark: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It
13 of 39
                                                                                                                  is assumed that the command byte has previously been set to ‚Äò00‚Äô (read input port register).
                                                                                                        Fig 13. Read input port register, scenario 1


                                                                                                                    xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
                                                                                                                    xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
                                                                                                                    xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
                                                                                                                    xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet
                           PCA9539_PCA9539R
                                                                                                                                                                                                                                                                                                                                                                        NXP Semiconductors
                                                                                                         data into port 0                        DATA 00                         DATA 01                      DATA 02                      DATA 03
                                                                                                                                                                     th(D)                                              tsu(D)
                                                                                                         data into port 1                                      DATA 10                                                           DATA 11                             DATA 12
                                                                                                                                                                                                      th(D)                                         tsu(D)
                           All information provided in this document is subject to legal disclaimers.
                                                                                                                                                                                                                                                                                                 16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                                                                                         INT
                                                                                                                            tv(INT_N)                              trst(INT_N)
Rev. 9 ‚Äî 8 November 2017
                                                                                                         SCL        1   2        3   4   5   6   7   8     9
                                                                                                                                                     R/W                                                                                                                       STOP condition
                                                                                                                                slave address                                  I0.x                             I1.x                         I0.x                     I1.x
                                                                                                         SDA S      1       1    1   0   1 A1 A0 1         A                 DATA 00              A           DATA 10                A     DATA 03              A   DATA 12             1   P
                                                                                                                START condition              acknowledge                               acknowledge                      acknowledge                  acknowledge         non acknowledge
                                                                                                                                               from slave                               from master                      from master                  from master             from master
                                                                                                                                                                                                                                                                                                                                                                        PCA9539; PCA9539R
                                                                                                         read from port 0
                                                                                                         read from port 1
                                                                                                                                                                                                                                                                                     002aad729
                           ¬© NXP Semiconductors N.V. 2017. All rights reserved.
                                                                                                                  Remark: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It
14 of 39
                                                                                                                  is assumed that the command byte has previously been set to ‚Äò00‚Äô (read input port register).
                                                                                                        Fig 14. Read input port register, scenario 2


NXP Semiconductors                                                                                  PCA9539; PCA9539R
                                         16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                 6.6.3 Interrupt output
                       The open-drain interrupt output is activated when one of the port pins changes state and
                       the pin is configured as an input. The interrupt is deactivated when the input returns to its
                       previous state or the Input port register is read (see Figure 13). A pin configured as an
                       output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt
                       caused by Port 0 will not be cleared by a read of Port 1 or the other way around.
                       Remark: Changing an I/O from an output to an input may cause a false interrupt to occur
                       if the state of the pin does not match the contents of the Input port register.
7. Characteristics of the I2C-bus
                       The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two
                       lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
                       connected to a positive supply via a pull-up resistor when connected to the output stages
                       of a device. Data transfer may be initiated only when the bus is not busy.
                   7.1 Bit transfer
                       One data bit is transferred during each clock pulse. The data on the SDA line must remain
                       stable during the HIGH period of the clock pulse as changes in the data line at this time
                       will be interpreted as control signals (see Figure 15).
                                              SDA
                                              SCL
                                                                               data line                change
                                                                                 stable;                 of data
                                                                               data valid               allowed            mba607
                         Fig 15. Bit transfer
                 7.1.1 START and STOP conditions
                       Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
                       transition of the data line while the clock is HIGH is defined as the START condition (S). A
                       LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
                       condition (P) (see Figure 16).
                                 SDA
                                  SCL
                                                       S                                                                        P
                                            START condition                                                             STOP condition
                                                                                                                                           mba608
                         Fig 16. Definition of START and STOP conditions
PCA9539_PCA9539R                         All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                     Rev. 9 ‚Äî 8 November 2017                                                                            15 of 39


NXP Semiconductors                                                                                     PCA9539; PCA9539R
                                            16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                    7.2 System configuration
                          A device generating a message is a ‚Äòtransmitter‚Äô; a device receiving is the ‚Äòreceiver‚Äô. The
                          device that controls the message is the ‚Äòmaster‚Äô and the devices which are controlled by
                          the master are the ‚Äòslaves‚Äô (see Figure 17).
          SDA
          SCL
                    MASTER                                       SLAVE                                                    MASTER
                                     SLAVE                                                    MASTER                                              I2C-BUS
                 TRANSMITTER/      RECEIVER               TRANSMITTER/                    TRANSMITTER                  TRANSMITTER/
                                                                                                                                              MULTIPLEXER
                   RECEIVER                                   RECEIVER                                                   RECEIVER
                                                                                                                              SLAVE
                                                                                                                                                        002aaa966
  Fig 17. System configuration
                    7.3 Acknowledge
                          The number of data bytes transferred between the START and the STOP conditions from
                          transmitter to receiver is not limited. Each byte of eight bits is followed by one
                          acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
                          whereas the master generates an extra acknowledge related clock pulse.
                          A slave receiver which is addressed must generate an acknowledge after the reception of
                          each byte. Also a master must generate an acknowledge after the reception of each byte
                          that has been clocked out of the slave transmitter. The device that acknowledges has to
                          pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
                          LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold
                          time must be taken into account.
                          A master receiver must signal an end of data to the transmitter by not generating an
                          acknowledge on the last byte that has been clocked out of the slave. In this event, the
                          transmitter must leave the data line HIGH to enable the master to generate a STOP
                          condition.
                                            data output
                                         by transmitter
                                                                                                                           not acknowledge
                                           data output
                                           by receiver
                                                                                                                               acknowledge
                                      SCL from master                                     1                    2                   8               9
                                                                    S
                                                                                                                              clock pulse for
                                                                START                                                     acknowledgement
                                                               condition                                                                          002aaa987
                            Fig 18. Acknowledgement on the I2C-bus
PCA9539_PCA9539R                            All information provided in this document is subject to legal disclaimers.              ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 9 ‚Äî 8 November 2017                                                                                         16 of 39


NXP Semiconductors                                                                                          PCA9539; PCA9539R
                                                 16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
8. Application design-in information
      VDD
     (5 V)                                                                                                                                      SUB-SYSTEM 1
                               10 kŒ©  10 kŒ©   10 kŒ©        10 kŒ©                                          2 kŒ©              100 kŒ©
                                                                                                                                               (e.g., temp sensor)
                 VDD                                                                                                        (√ó3)
                                                                               VDD
               MASTER                                                                                                                        INT
            CONTROLLER                                                   PCA9539
                      SCL                                           SCL                IO0_0
                                                                                                                                                SUB-SYSTEM 2
                      SDA                                           SDA                IO0_1                                                      (e.g., counter)
                       INT                                          INT
                                                                                       IO0_2                                                 RESET
                   RESET                                            RESET
                                                                                       IO0_3
                                                                                                                                                A
                 VSS
                                                                                       IO0_4                                                            controlled
                                                                                                                                   enable
                                                                                                                                                        switch
                                                                                       IO0_5                                                            (e.g., CBT device)
                                                                                                                                                B
                                                                                       IO0_6
                                                                                       IO0_7
                                                                                                                                                SUB-SYSTEM 3
                                                                                       IO1_0                                                  (e.g., alarm system)
                                                                                       IO1_1                  10 DIGIT
                                                                                       IO1_2                 NUMERIC                         ALARM
                                                                                       IO1_3                  KEYPAD
                                                                                       IO1_4
                                                                                                                                                                     VDD
                                                                                       IO1_5
                                                                    A1                 IO1_6
                                                                    A0                 IO1_7
                                                                                VSS
                                                                                                                                                002aad730
              Device address configured as 1110 100X for this example.
              IO0_0, IO0_2, IO0_3 configured as outputs.
              IO0_1, IO0_4, IO0_5 configured as inputs.
              IO0_6, IO0_7 and (IO1_0 to IO1_7) configured as inputs.
  Fig 19. Typical application
PCA9539_PCA9539R                                 All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                             Rev. 9 ‚Äî 8 November 2017                                                                                     17 of 39


NXP Semiconductors                                                                                       PCA9539; PCA9539R
                                              16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                      8.1 Minimizing IDD when the I/Os are used to control LEDs
                             When the I/Os are used to control LEDs, they are normally connected to VDD through a
                             resistor as shown in Figure 19. Since the LED acts as a diode, when the LED is off the I/O
                             VI is about 1.2 V less than VDD. The supply current, IDD, increases as VI becomes lower
                             than VDD.
                             Designs needing to minimize current consumption, such as battery power applications,
                             should consider maintaining the I/O pins greater than or equal to VDD when the LED is off.
                             Figure 20 shows a high value resistor in parallel with the LED. Figure 21 shows VDD less
                             than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O VI
                             at or above VDD and prevents additional supply current consumption when the LED is off.
                                                                                                                           3.3 V            5V
                                                                                     VDD
                                        VDD                      LED            100 kŒ©                                      VDD                     LED
                                          LEDn                                                                                LEDn
                                                                              002aac189                                                     002aac190
                               Fig 20. High value resistor in parallel with                                   Fig 21. Device supplied by a lower voltage
                                       the LED
9. Limiting values
Table 13. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
 Symbol        Parameter                           Conditions                                                                Min              Max                   Unit
 VDD           supply voltage                                                                                                ÔÄ≠0.5             +6.0                  V
 VI/O          voltage on an input/output pin                                                                                VSS ÔÄ≠ 0.5 6                            V
 IO            output current                      on an I/O pin                                                             -                ÔÇ±50                   mA
 II            input current                                                                                                 -                ÔÇ±20                   mA
 IDD           supply current                                                                                                -                160                   mA
 ISS           ground supply current                                                                                         -                200                   mA
 Ptot          total power dissipation                                                                                       -                200                   mW
 Tstg          storage temperature                                                                                           ÔÄ≠65              +150                  ÔÇ∞C
 Tamb          ambient temperature                 operating
                                                       all devices except PCA9539PW/Q900                                     ÔÄ≠40              +85                   ÔÇ∞C
                                                       and PCA9539RPW/Q900
                                                       PCA9539PW/Q900 and                                                    ÔÄ≠40              +125                  ÔÇ∞C
                                                       PCA9539RPW/Q900
 Tj(max)       maximum junction temperature                                                                                  -                125                   ÔÇ∞C
PCA9539_PCA9539R                              All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                          Rev. 9 ‚Äî 8 November 2017                                                                                  18 of 39


NXP Semiconductors                                                                                          PCA9539; PCA9539R
                                                 16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
10. Static characteristics
Table 14. Static characteristics for all devices except PCA9539PW/Q900 and PCA9539RPW/Q900
VDD = 2.3 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol Parameter                                         Conditions                                                            Min        Typ            Max                 Unit
 Supplies
 VDD          supply voltage                                                                                                    2.3        -              5.5                 V
 IDD          supply current                              Operating mode; VDD = 5.5 V;                                          -          135            200                 ÔÅ≠A
                                                          no load; fSCL = 100 kHz; I/O = inputs
 Istb         standby current                             Standby mode; VDD = 5.5 V; no load;                                   -          0.25           1                   ÔÅ≠A
                                                          VI = VSS; fSCL = 0 kHz; I/O = inputs
                                                          Standby mode; VDD = 5.5 V; no load;                                   -          0.25           1                   ÔÅ≠A
                                                          VI = VDD; fSCL = 0 kHz; I/O = inputs
 VPOR         power-on reset voltage[1]                   no load; VI = VDD or VSS                                              -          1.7            2.2                 V
 Input SCL; input/output SDA
 VIL          LOW-level input voltage                                                                                           ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                          0.7VDD     -              5.5                 V
 IOL          LOW-level output current                    VOL = 0.4 V                                                           3          -              -                   mA
 IL           leakage current                             VI = VDD = VSS                                                        ÔÄ≠1         -              +1                  ÔÅ≠A
 Ci           input capacitance                           VI = VSS                                                              -          6              10                  pF
 I/Os
 VIL          LOW-level input voltage                                                                                           ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                          0.7VDD     -              5.5                 V
 IOL          LOW-level output current                    VDD = 2.3 V to 5.5 V; VOL = 0.5 V                                 [2] 8          9              -                   mA
                                                          VDD = 2.3 V to 5.5 V; VOL = 0.7 V                                 [2] 10         11             -                   mA
 VOH          HIGH-level output voltage                   IOH = ÔÄ≠8 mA; VDD = 2.3 V                                          [3] 1.8        -              -                   V
                                                          IOH = ÔÄ≠10 mA; VDD = 2.3 V                                         [3] 1.7        -              -                   V
                                                          IOH = ÔÄ≠8 mA; VDD = 3.0 V                                          [3] 2.6        -              -                   V
                                                          IOH = ÔÄ≠10 mA; VDD = 3.0 V                                         [3] 2.5        -              -                   V
                                                          IOH = ÔÄ≠8 mA; VDD = 4.75 V                                         [3] 4.1        -              -                   V
                                                          IOH = ÔÄ≠10 mA; VDD = 4.75 V                                        [3] 4.0        -              -                   V
 ILIH         HIGH-level input leakage current            VDD = 5.5 V; VI = VDD                                                 -          -              1                   ÔÅ≠A
 ILIL         LOW-level input leakage current             VDD = 5.5 V; VI = VSS                                                 -          -              ÔÄ≠1                  ÔÅ≠A
 Ci           input capacitance                                                                                                 -          3.7            5                   pF
 Co           output capacitance                                                                                                -          3.7            5                   pF
 Interrupt INT
 IOL          LOW-level output current                    VOL = 0.4 V                                                           3          -              -                   mA
 Select inputs A0, A1 and RESET
 VIL          LOW-level input voltage                                                                                           ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                          0.7VDD     -              5.5                 V
 ILI          input leakage current                                                                                             ÔÄ≠1         -              +1                  ÔÅ≠A
[1]   VDD must be lowered to 0.2 V for at least 5 ÔÅ≠s in order to reset part.
[2]   Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0_0 to IO0_7 and IO1_0 to IO1_7) must be limited to a
      maximum current of 100 mA for a device total of 200 mA.
PCA9539_PCA9539R                                 All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                             Rev. 9 ‚Äî 8 November 2017                                                                                    19 of 39


NXP Semiconductors                                                                                           PCA9539; PCA9539R
                                                  16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
[3]   The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0_0 through IO0_7 and 80 mA for IO1_0 through IO1_7).
Table 15. Static characteristics for PCA9539PW/Q900 and PCA9539RPW/Q900
VDD = 3.0 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +125 ÔÇ∞C; unless otherwise specified.
 Symbol Parameter                                          Conditions                                                            Min        Typ            Max                 Unit
 Supplies
 VDD          supply voltage                                                                                                     3.0        -              5.5                 V
 IDD          supply current                               Operating mode; VDD = 5.5 V;                                          -          135            200                 ÔÅ≠A
                                                           no load; fSCL = 100 kHz; I/O = inputs
 Istb         standby current                              Standby mode; VDD = 5.5 V; no load;                                   -          0.25           1                   ÔÅ≠A
                                                           VI = VSS; fSCL = 0 kHz; I/O = inputs
                                                           Standby mode; VDD = 5.5 V; no load;                                   -          0.25           1                   ÔÅ≠A
                                                           VI = VDD; fSCL = 0 kHz; I/O = inputs
 VPOR         power-on reset voltage[1]                    no load; VI = VDD or VSS                                              -          1.7            2.2                 V
 Input SCL; input/output SDA
 VIL          LOW-level input voltage                                                                                            ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                           0.7VDD     -              5.5                 V
 IOL          LOW-level output current, SDA                VOL = 0.4 V
                                                               VDD = 5.5 V                                                       3          -              -                   mA
                                                               VDD = 3.0 V                                                       2.5        -              -                   mA
 IL           leakage current                              VI = VDD = VSS                                                        ÔÄ≠1         -              +1                  ÔÅ≠A
 Ci           input capacitance                            VI = VSS                                                              -          6              10                  pF
 I/Os
 VIL          LOW-level input voltage                                                                                            ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                           0.7VDD     -              5.5                 V
 IOL          LOW-level output current                     VOL = 0.5 V
                                                               VDD = 4.5 V                                                   [2] 8          9              -                   mA
                                                               VDD = 3.0 V                                                   [2] 7.5        -              -                   mA
                                                           VOL = 0.7 V
                                                               VDD = 4.5 V                                                   [2] 10         11             -                   mA
                                                               VDD = 3.0 V                                                   [2] 9.5        -              -                   mA
 VOH          HIGH-level output voltage                    IOH = ÔÄ≠8 mA
                                                               VDD = 4.5 V                                                   [3] 4.1        -              -                   V
                                                               VDD = 3.0 V                                                   [3] 2.5        -              -                   V
                                                           IOH = ÔÄ≠10 mA
                                                               VDD = 4.5 V                                                   [3] 4.0        -              -                   V
                                                               VDD = 3.0 V                                                   [3] 2.4        -              -                   V
 ILIH         HIGH-level input leakage current             VDD = 5.5 V; VI = VDD                                                 -          -              1                   ÔÅ≠A
 ILIL         LOW-level input leakage current              VDD = 5.5 V; VI = VSS                                                 -          -              ÔÄ≠1                  ÔÅ≠A
 Ci           input capacitance                                                                                                  -          3.7            5                   pF
 Co           output capacitance                                                                                                 -          3.7            5                   pF
 Interrupt INT
 IOL          LOW-level output current                     VOL = 0.4 V                                                           3          -              -                   mA
PCA9539_PCA9539R                                  All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 9 ‚Äî 8 November 2017                                                                                    20 of 39


NXP Semiconductors                                                                                            PCA9539; PCA9539R
                                                   16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Table 15. Static characteristics for PCA9539PW/Q900 and PCA9539RPW/Q900 ‚Ä¶continued
VDD = 3.0 V to 5.5 V; VSS = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +125 ÔÇ∞C; unless otherwise specified.
 Symbol Parameter                                           Conditions                                                             Min        Typ            Max                 Unit
 Select inputs A0, A1 and RESET
 VIL          LOW-level input voltage                                                                                              ÔÄ≠0.5       -              +0.3VDD V
 VIH          HIGH-level input voltage                                                                                             0.7VDD     -              5.5                 V
 ILI          input leakage current                                                                                                ÔÄ≠1         -              +1                  ÔÅ≠A
[1]    VDD must be lowered to 0.2 V for at least 5 ÔÅ≠s in order to reset part.
[2]    Each I/O must be externally limited to a maximum of 25 mA and each octal (IO0_0 to IO0_7 and IO1_0 to IO1_7) must be limited to a
       maximum current of 100 mA for a device total of 200 mA.
[3]    The total current sourced by all I/Os must be limited to 160 mA (80 mA for IO0_0 through IO0_7 and 80 mA for IO1_0 through IO1_7).
11. Dynamic characteristics
Table 16.       Dynamic characteristics
 Symbol         Parameter                          Conditions                                                 Standard-mode             Fast-mode I2C-bus                      Unit
                                                                                                                       I2C-bus
                                                                                                                 Min          Max           Min                Max
 fSCL           SCL clock frequency                                                                                 0         100             0                400            kHz
 tBUF           bus free time between a                                                                           4.7           -           1.3                   -            ÔÅ≠s
                STOP and START condition
 tHD;STA        hold time (repeated) START                                                                        4.0           -           0.6                   -            ÔÅ≠s
                condition
 tSU;STA        set-up time for a repeated                                                                        4.7           -           0.6                   -            ÔÅ≠s
                START condition
 tSU;STO        set-up time for STOP                                                                              4.0           -           0.6                   -            ÔÅ≠s
                condition
 tVD;ACK        data valid acknowledge time                                                          [1]          0.3         3.45          0.1                 0.9            ÔÅ≠s
 tHD;DAT        data hold time                                                                                      0           -             0                   -            ns
 tVD;DAT        data valid time                                                                      [2]         300            -            50                   -            ns
 tSU;DAT        data set-up time                                                                                 250            -           100                   -            ns
 tLOW           LOW period of the SCL clock                                                                       4.7           -           1.3                   -            ÔÅ≠s
 tHIGH          HIGH period of the SCL                                                                            4.0           -           0.6                   -            ÔÅ≠s
                clock
 tf             fall time of both SDA and                                                            [3]            -         300      20 + 0.1Cb               300            ns
                SCL signals
 tr             rise time of both SDA and                                                            [3]            -         1000     20 + 0.1Cb               300            ns
                SCL signals
 tSP            pulse width of spikes that                                                                          -          50             -                  50            ns
                must be suppressed by the
                input filter
 Port timing
 tv(Q)          data output valid time                                                               [4]            -         200             -                 200            ns
 tsu(D)         data input set-up time                                                                           150            -           150                   -            ns
 th(D)          data input hold time                                                                                1           -             1                   -            ÔÅ≠s
PCA9539_PCA9539R                                   All information provided in this document is subject to legal disclaimers.          ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                               Rev. 9 ‚Äî 8 November 2017                                                                                     21 of 39


NXP Semiconductors                                                                                             PCA9539; PCA9539R
                                                    16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Table 16.        Dynamic characteristics ‚Ä¶continued
 Symbol         Parameter                           Conditions                                                 Standard-mode          Fast-mode I2C-bus                       Unit
                                                                                                                        I2C-bus
                                                                                                                  Min             Max      Min                Max
 Interrupt timing
 tv(INT_N)      valid time on pin INT                                                                                -             4         -                   4            ÔÅ≠s
 trst(INT_N)    reset time on pin INT                                                                                -             4         -                   4            ÔÅ≠s
 RESET timing
 tw(rst)        reset pulse width                   all devices except                                               4              -        4                   -            ns
                                                    PCA9539RPW/Q900
                                                    PCA9539RPW/Q900                                                  6              -        6                   -           ns
 trec(rst)      reset recovery time                                                                                  0              -        0                   -            ns
 trst           reset time                                                                         [5][6]         400               -      400                   -            ns
[1]    tVD;ACK = time for acknowledgement signal from SCL LOW to SDA (out) LOW.
[2]    tVD;DAT = minimum time for SDA data out to be valid following SCL LOW.
[3]    Cb = total capacitance of one bus line in pF.
[4]    tv(Q) measured from 0.7VDD on SCL to 50 % I/O output.
[5]    Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions.
[6]    Upon reset, the full delay will be the sum of trst and the RC time constant of the SDA bus.
                                                                                                                                                                       0.7 √ó VDD
   SDA
                                                                                                                                                                       0.3 √ó VDD
                tBUF                        tr                             tf                                               tHD;STA   tSP
                                 tLOW
                                                                                                                                                                       0.7 √ó VDD
    SCL                                                                                                                                                                0.3 √ó VDD
                               tHD;STA                                                                                    tSU;STA         tSU;STO
            P           S                   tHD;DAT           tHIGH               tSU;DAT                     Sr                                            P
                                                                                                                                                                       002aaa986
   Fig 22. Definition of timing on the I2C-bus
PCA9539_PCA9539R                                    All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                Rev. 9 ‚Äî 8 November 2017                                                                                   22 of 39


NXP Semiconductors                                                                                      PCA9539; PCA9539R
                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                START                                                                                   ACK or read cycle
                  SCL
                  SDA
                                   30 %
                                                                                                                             trst
               RESET     50 %                                                                                  50 %              50 %
                                   trec(rst)                                                               tw(rst)
                                                                                                                              trst
                                                                                                                                               after reset,
                   IOn                                                                                                                50 %
                                                                                                                                               I/Os reconfigured
                                                                                                                                               as inputs
                                                                                                                                                     002aad732
  Fig 23. Definition of RESET timing in PCA9539
                              START                                                                                 ACK or read cycle
               SCL
               SDA
                                 30 %
                                                                                                                         trst
            RESET      50 %                                                                                50 %              50 %
                                trec(rst)                                                              tw(rst)
                                                                                                                          trst
                                                                                                                                     after reset, I/Os unchanged;
                 IOn                                                                                                      50 %
                                                                                                                                     device state machine reset
                                                                                                                                                            002aad733
  Fig 24. Definition of RESET timing in PCA9539R
PCA9539_PCA9539R                             All information provided in this document is subject to legal disclaimers.                  ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                         Rev. 9 ‚Äî 8 November 2017                                                                                             23 of 39


NXP Semiconductors                                                                              PCA9539; PCA9539R
                                     16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                                                                                                                          70 %
                                               SCL               2                1              0               A              P
                                                                                                                                          30 %
                                              SDA
                                                                                                     tsu(D)       th(Q)
                                             input                                                                                        50 %
                                                             tv(INT_N)                                                  trst(INT_N)
                                               INT
                                                                                                                              002aad734
                   Fig 25. Expanded view of read input port register
                                                                                                                                           70 %
                                                SCL               2                1               0              A              P
                                              SDA
                                                                                                                   tv(Q)
                                            output                                                                                         50 %
                                                                                                                               002aad735
                   Fig 26. Expanded view of write to output port register
                                  START                 bit 7                                                                                                    STOP
                                                                                bit 6                       bit 1           bit 0        acknowledge
                   protocol      condition              MSB                                                                                                    condition
                                                                                (A6)                        (D1)            (D0)               (A)
                                    (S)                 (A7)                                                                                                        (P)
                             tSU;STA              tLOW      tHIGH
                                                                              1 / fSCL
                                                                                                                                                                    0.7 √ó VDD
                       SCL
                                                                                                                                                                    0.3 √ó VDD
                               tBUF                                        tf
                                                    tr
                                                                                                                                                                    0.7 √ó VDD
                       SDA
                                                                                                                                                                    0.3 √ó VDD
                                     tHD;STA                             tSU;DAT         tHD;DAT                 tVD;DAT             tVD;ACK      tSU;STO
                                                                                                                                                                     002aab285
                            Rise and fall times refer to VIL and VIH.
                   Fig 27. I2C-bus timing diagram
PCA9539_PCA9539R                     All information provided in this document is subject to legal disclaimers.                    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                 Rev. 9 ‚Äî 8 November 2017                                                                                               24 of 39


NXP Semiconductors                                                                              PCA9539; PCA9539R
                                     16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
12. Test information
                                                                                                                                    VDD
                                                                                                                                    open
                                                                                                                                    GND
                                                                                                VDD                       RL
                                                                                                                          500 Œ©
                                                                              VI                             VO
                                                       PULSE
                                                                                                DUT
                                                   GENERATOR
                                                                                          RT                          CL
                                                                                                                      50 pF
                                                                                                                             002aab284
                             RL = load resistor.
                             CL = load capacitance includes jig and probe capacitance.
                             RT = termination resistance should be equal to the output impedance of Zo of the pulse generators.
                    Fig 28. Test circuitry for switching times
                                                                                                                 RL      S1        2VDD
                                                from output under test                                                             open
                                                                                                                500 Œ©              GND
                                                                                           CL               RL
                                                                                       50 pF                500 Œ©
                                                                                                                             002aac226
                    Fig 29. Load circuit
                   Table 17.  Test data
                   Test                             Load                                                                               Switch
                                                    CL                                             RL
                   tv(Q)                            50 pF                                          500 ÔÅó                               2 ÔÇ¥ VDD
PCA9539_PCA9539R                     All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                 Rev. 9 ‚Äî 8 November 2017                                                                                           25 of 39


NXP Semiconductors                                                                                                  PCA9539; PCA9539R
                                                         16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
13. Package outline
  62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                                           627
                                                 '                                                                                    (                        $
                                                                                                                                                                         ;
                                                                                                       F
                      \                                                                                                              +(                                 Y 0 $
                   =
                                                                                     
                                                                                                                                                    4
                                                                                                                   $                                              $
                                                                                                                          $                           $ 
                         SLQLQGH[
                                                                                                                                                                  »ô
                                                                                                                                                 /S
                                                                                                                                                /
                                                                                                                                   GHWDLO;
                                             H                                           Z 0
                                                                            ES
                                                                                                                     PP
                                                                                          VFDOH
      ',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 
                    $
        81,7              $    $     $   ES    F        '       (         H       +(         /         /S   4       Y       Z         \      =
                                                                                                                                                                             
                                                                                                                                                                                      »ô
                 PD[
                                                                                                                                
         PP                                                                                                                        
                                                                                                                                        R
                                                                                                                            R
       LQFKHV                                                                                                                
                                                                                                                    
      1RWH
      3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                              5()(5(1&(6                                                             (8523($1
                                                                                                                                                                      ,668('$7(
             9(56,21                  ,(&             -('(&                         -(,7$                                           352-(&7,21
                                                                                                                                                                        
            627              (            06
                                                                                                                                                                        
Fig 30. Package outline SOT137-1 (SO24)
PCA9539_PCA9539R                                         All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                     Rev. 9 ‚Äî 8 November 2017                                                                                           26 of 39


NXP Semiconductors                                                                                                  PCA9539; PCA9539R
                                                         16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
  76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                               627
                                                  '                                                                                 (                    $
                                                                                                                                                                     ;
                                                                                                   F
                              \                                                                                                    +(                              Y 0 $
                            =
                                                                            
                                                                                                                                                       4
                                                                                                           $                                             $      $
                                                                                                                  $
                                  SLQLQGH[
                                                                                                                                                                     »ô
                                                                                                                                                 /S
                                                                                                                                              /
                                                                             
                                                                                                                                       GHWDLO;
                                                                                  Z 0
                                               H                     ES
                                                                                                           PP
                                                                                          VFDOH
     ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                    $
        81,7              $    $    $    ES    F        '       (         H       +(         /         /S       4      Y       Z         \      =        »ô
                  PD[
                                                                                                                                            R
         PP                                                                                                                               
                                                                                                                                            R
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                              5()(5(1&(6                                                               (8523($1
                                                                                                                                                                         ,668('$7(
             9(56,21                  ,(&            -('(&                          -(,7$                                             352-(&7,21
                                                                                                                                                                           
            627                                  02
                                                                                                                                                                           
Fig 31. Package outline SOT355-1 (TSSOP24)
PCA9539_PCA9539R                                         All information provided in this document is subject to legal disclaimers.                   ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                     Rev. 9 ‚Äî 8 November 2017                                                                                              27 of 39


NXP Semiconductors                                                                                                      PCA9539; PCA9539R
                                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
  +94)1SODVWLFWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
  WHUPLQDOVERG\[[PP                                                                                                                                             627
                                                            '                                  %      $
                     WHUPLQDO
                     LQGH[DUHD
                                                                                                                                     $
                                                                                                                                          $
                                                                                                        (                                                                       F
                                                                                                                                                     GHWDLO;
                                                           H                                                                                                   &
                                                                  H
                                                                                                                                        \ &                      \
                                                 H                     E                             Y 0 & $ %
                                                                                                 Z 0 &
                              /
                                                                                             
                                  
                                                                                                 H
                             (K                                                                          H
                                                                                                 H
                                  
                                                                                             
                     WHUPLQDO
                     LQGH[DUHD                                           
                                                           'K                                                                                                 ;
                                                                                                                             PP
                                                                                               VFDOH
      ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                $
       81,7             $      E        F     '    'K       (       (K         H         H     H          /        Y      Z    \       \
               PD[
                                                                                               
        PP                                                                                                                 
                                                                                               
      1RWH
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                                  5()(5(1&(6                                                               (8523($1
                                                                                                                                                                        ,668('$7(
             9(56,21                  ,(&                 -('(&                         -(,7$                                             352-(&7,21
                                                                                                                                                                            
            627                                 02                            
                                                                                                                                                                            
                                                                                                                                                                                  
Fig 32. Package outline SOT616-1 (HVQFN24)
PCA9539_PCA9539R                                             All information provided in this document is subject to legal disclaimers.                ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                         Rev. 9 ‚Äî 8 November 2017                                                                                           28 of 39


NXP Semiconductors                                                                                 PCA9539; PCA9539R
                                        16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
14. Handling information
                      All input and output pins are protected against ElectroStatic Discharge (ESD) under
                      normal handling. When handling ensure that the appropriate precautions are taken as
                      described in JESD625-A or equivalent standards.
15. Soldering of SMD packages
                      This text provides a very brief insight into a complex technology. A more in-depth account
                      of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                      soldering description‚Äù.
                 15.1 Introduction to soldering
                      Soldering is one of the most common methods through which packages are attached to
                      Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                      the mechanical and the electrical connection. There is no single soldering method that is
                      ideal for all IC packages. Wave soldering is often preferred when through-hole and
                      Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                      suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                      densities that come with increased miniaturization.
                 15.2 Wave and reflow soldering
                      Wave soldering is a joining technology in which the joints are made by solder coming from
                      a standing wave of liquid solder. The wave soldering process is suitable for the following:
                        ‚Ä¢ Through-hole components
                        ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                      Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                      packages which have solder lands underneath the body, cannot be wave soldered. Also,
                      leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                      due to an increased probability of bridging.
                      The reflow soldering process involves applying solder paste to a board, followed by
                      component placement and exposure to a temperature profile. Leaded packages,
                      packages with solder balls, and leadless packages are all reflow solderable.
                      Key characteristics in both wave and reflow soldering are:
                        ‚Ä¢  Board specifications, including the board finish, solder masks and vias
                        ‚Ä¢  Package footprints, including solder thieves and orientation
                        ‚Ä¢  The moisture sensitivity level of the packages
                        ‚Ä¢  Package placement
                        ‚Ä¢  Inspection and repair
                        ‚Ä¢  Lead-free soldering versus SnPb soldering
                 15.3 Wave soldering
                      Key characteristics in wave soldering are:
PCA9539_PCA9539R                        All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                    Rev. 9 ‚Äî 8 November 2017                                                                            29 of 39


NXP Semiconductors                                                                                 PCA9539; PCA9539R
                                        16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                        ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                           transport, the solder wave parameters, and the time during which components are
                           exposed to the wave
                        ‚Ä¢ Solder bath specifications, including temperature and impurities
                 15.4 Reflow soldering
                      Key characteristics in reflow soldering are:
                        ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                           higher minimum peak temperatures (see Figure 33) than a SnPb process, thus
                           reducing the process window
                        ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                           window for a mix of large and small components on one board
                        ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                           heated to the peak temperature) and cooling down. It is imperative that the peak
                           temperature is high enough for the solder to make reliable solder joints (a solder paste
                           characteristic). In addition, the peak temperature must be low enough that the
                           packages and/or boards are not damaged. The peak temperature of the package
                           depends on package thickness and volume and is classified in accordance with
                           Table 18 and 19
                      Table 18.   SnPb eutectic process (from J-STD-020D)
                       Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                                Volume (mm3)
                                                                < 350                                                 ÔÇ≥ 350
                       < 2.5                                    235                                                   220
                       ÔÇ≥ 2.5                                    220                                                   220
                      Table 19.   Lead-free process (from J-STD-020D)
                       Package thickness (mm)                   Package reflow temperature (ÔÇ∞C)
                                                                Volume (mm3)
                                                                < 350                                       350 to 2000             > 2000
                       < 1.6                                    260                                         260                     260
                       1.6 to 2.5                               260                                         250                     245
                       > 2.5                                    250                                         245                     245
                      Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                      times.
                      Studies have shown that small packages reach higher temperatures during reflow
                      soldering, see Figure 33.
PCA9539_PCA9539R                        All information provided in this document is subject to legal disclaimers.        ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                    Rev. 9 ‚Äî 8 November 2017                                                                                   30 of 39


NXP Semiconductors                                                                              PCA9539; PCA9539R
                                     16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
                                                                 maximum peak temperature
                            temperature                              = MSL limit, damage level
                                                                  minimum peak temperature
                                                        = minimum soldering temperature
                                                                                                                    peak
                                                                                                                 temperature
                                                                                                                                           time
                                                                                                                                   001aac844
                              MSL: Moisture Sensitivity Level
                    Fig 33. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
PCA9539_PCA9539R                     All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                 Rev. 9 ‚Äî 8 November 2017                                                                            31 of 39


NXP Semiconductors                                                                                           PCA9539; PCA9539R
                                                  16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
16. Soldering: PCB footprints
  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI62SDFNDJH                                                                                                 627
                                                                                     +[
                                                                                     *[
                                           3
                                                                                                                              
                      +\    *\                                                                                                       %\     $\
                            &
                                            ' [                             3                                        '
                                                                     *HQHULFIRRWSULQWSDWWHUQ
                                                 5HIHUWRWKHSDFNDJHRXWOLQHGUDZLQJIRUDFWXDOOD\RXW
                       VROGHUODQG
                       RFFXSLHGDUHD
     ',0(16,216LQPP
        3       3    $\       %\     &      '          '         *[           *\         +[           +\
                                        
                                                                                                                                                            VRWBIU
Fig 34. PCB footprint for SOT137-1 (SO24); reflow soldering
PCA9539_PCA9539R                                  All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 9 ‚Äî 8 November 2017                                                                              32 of 39


NXP Semiconductors                                                                                           PCA9539; PCA9539R
                                                  16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI76623SDFNDJH                                                                                              627
                                                                                     +[
                                                                                     *[
                                           3
                                                                                                                              
                      +\    *\                                                                                                       %\     $\
                            &
                                            ' [                             3                                        '
                                                                     *HQHULFIRRWSULQWSDWWHUQ
                                                 5HIHUWRWKHSDFNDJHRXWOLQHGUDZLQJIRUDFWXDOOD\RXW
                       VROGHUODQG
                       RFFXSLHGDUHD
     ',0(16,216LQPP
        3       3   $\        %\     &      '          '         *[           *\         +[           +\
                                                      
                                                                                                                                                            VRWBIU
Fig 35. PCB footprint for SOT355-1 (TSSOP24); reflow soldering
PCA9539_PCA9539R                                  All information provided in this document is subject to legal disclaimers.   ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                              Rev. 9 ‚Äî 8 November 2017                                                                              33 of 39


NXP Semiconductors                                                                                                     PCA9539; PCA9539R
                                                              16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI+94)1SDFNDJH                                                                                                                        627
                                                                                                +[
                                                                                                *[
                                                           '                              3                                          
                                                                                                                                                           
                                                        &
                                     
                                                                                      Q63[                           63[
                                                                                                                      63\
                        +\     *\                                 63\WRW   Q63\
                                                                                                                                                            6/\      %\       $\
                                                                                              63[WRW
                                                                                               6/[
                                                                                                %[
                                                                                                $[
                                                                               *HQHULFIRRWSULQWSDWWHUQ
                                                           5HIHUWRWKHSDFNDJHRXWOLQHGUDZLQJIRUDFWXDOOD\RXW
                              VROGHUODQG
                              VROGHUSDVWHGHSRVLW
                              VROGHUODQGSOXVVROGHUSDVWH
                              RFFXSLHGDUHD                                                                                                                                    Q63[       Q63\
                                                                                                                                                                                            
     'LPHQVLRQVLQPP
        3          $[         $\       %[      %\      &            '         6/[          6/\        63[WRW         63\WRW            63[   63\       *[          *\         +[          +\
                                                                                                          
                    
     ,VVXHGDWH                                                                                                                                                                        VRWBIU
                    
Fig 36. PCB footprint for SOT616-1 (HVQFN24); reflow soldering
PCA9539_PCA9539R                                            All information provided in this document is subject to legal disclaimers.                 ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                          Rev. 9 ‚Äî 8 November 2017                                                                                          34 of 39


NXP Semiconductors                                                                                     PCA9539; PCA9539R
                                             16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
17. Abbreviations
                            Table 20.  Abbreviations
                            Acronym              Description
                            ACPI                 Advanced Configuration and Power Interface
                            CBT                  Cross-Bar Technology
                            CDM                  Charged-Device Model
                            CMOS                 Complementary Metal-Oxide Semiconductor
                            ESD                  ElectroStatic Discharge
                            FET                  Field-Effect Transistor
                            FF                   Flip-Flop
                            GPIO                 General Purpose Input/Output
                            HBM                  Human Body Model
                            I2C-bus              Inter-Integrated Circuit bus
                            I/O                  Input/Output
                            LED                  Light Emitting Diode
                            SMBus                System Management Bus
18. Revision history
Table 21.       Revision history
 Document ID                      Release date          Data sheet status                                      Change     Supersedes
                                                                                                               notice
 PCA9539_PCA9539R v.9             20171108              Product data sheet                                     201710002I PCA9539_PCA9539R v.8.2
 Modifications:                     ‚Ä¢ Table 14 ‚ÄúStatic characteristics for all devices except PCA9539PW/Q900 and
                                      PCA9539RPW/Q900‚Äù, Table 15 ‚ÄúStatic characteristics for PCA9539PW/Q900 and
                                      PCA9539RPW/Q900‚Äù, : Corrected VPOR typ and max limit
 PCA9539_PCA9539R v.8.2           20161123              Product data sheet                                     -          PCA9539_PCA9539R v.8.1
 Modifications:                     ‚Ä¢ Added PCA9539RPW/Q900 to Figure 6 ‚ÄúPin configuration for TSSOP24‚Äù
                                    ‚Ä¢ Table 16 ‚ÄúDynamic characteristics‚Äù, tw(rst): added AC parameters for
                                      PCA9539RPW/Q900
 PCA9539_PCA9539R v.8.1           20161123              Product data sheet                                     -          PCA9539_PCA9539R v.8
 Modifications:                     ‚Ä¢ Added PCA9539RPW/Q900
 PCA9539_PCA9539R v.8             20141126              Product data sheet                                     -          PCA9539_PCA9539R v.7
 Modifications:                     ‚Ä¢ Table 15 ‚ÄúStatic characteristics for PCA9539PW/Q900 and PCA9539RPW/Q900‚Äù:
                                      updated IOL and VOH; changed operating power supply voltage range from ‚Äú5.0 V ÔÇ± 10
                                      %‚Äù to ‚Äú3.0 V to 5.5 V‚Äù for PCA9539PW/Q900
 PCA9539_PCA9539R v.7             20140415              Product data sheet                                     -          PCA9539_PCA9539R v.6
 PCA9539_PCA9539R v.6             20130206              Product data sheet                                     -          PCA9539_PCA9539R v.5
 PCA9539_PCA9539R v.5             20080728              Product data sheet                                     -          PCA9539_PCA9539R v.4
 PCA9539_PCA9539R v.4             20080519              Product data sheet                                     -          PCA9539 v.3
 PCA9539 v.3                      20060921              Product data sheet                                     -          PCA9539 v.2
 PCA9539 v.2                      20040930              Product data sheet                                     -          PCA9539 v.1
 (9397 750 14048)
PCA9539_PCA9539R                            All information provided in this document is subject to legal disclaimers.    ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 9 ‚Äî 8 November 2017                                                                               35 of 39


NXP Semiconductors                                                                                     PCA9539; PCA9539R
                                            16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Table 21.       Revision history ‚Ä¶continued
 Document ID                      Release date          Data sheet status                                      Change  Supersedes
                                                                                                               notice
 PCA9539 v.1                      20040827              Product data sheet                                     -       -
 (9397 750 12898)
PCA9539_PCA9539R                            All information provided in this document is subject to legal disclaimers. ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                        Rev. 9 ‚Äî 8 November 2017                                                                            36 of 39


NXP Semiconductors                                                                                                            PCA9539; PCA9539R
                                                                    16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
19. Legal information
19.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
19.2 Definitions                                                                                           Suitability for use ‚Äî NXP Semiconductors products are not designed,
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
                                                                                                           to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
                                                                                                           applications and therefore such inclusion and/or use is at the customer‚Äôs own
use of such information.
                                                                                                           risk.
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
                                                                                                           specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the                            Customers are responsible for the design and operation of their applications
full data sheet shall prevail.                                                                             and products using NXP Semiconductors products, and NXP Semiconductors
                                                                                                           accepts no liability for any assistance with applications or customer product
Product specification ‚Äî The information and data provided in a Product                                     design. It is customer‚Äôs sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however,                                 customer‚Äôs third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is                                     design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the                                      applications and products.
Product data sheet.
                                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
19.3 Disclaimers                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
                                                                                                           testing for the customer‚Äôs applications and products using NXP
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           the products or of the application or use by customer‚Äôs third party
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no                                       Limiting values ‚Äî Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information                              the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors.                                                                      damage to the device. Limiting values are stress ratings only and (proper)
                                                                                                           operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
                                                                                                           the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.                                                                        Terms and conditions of commercial sale ‚Äî NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason                                       products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance                                  agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    agreement is concluded only the terms and conditions of the respective
                                                                                                           agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      applying the customer‚Äôs general terms and conditions with regard to the
changes to information published in this document, including without                                       purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior                               No offer to sell or license ‚Äî Nothing in this document may be interpreted or
to the publication hereof.                                                                                 construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                           conveyance or implication of any license under any copyrights, patents or
                                                                                                           other industrial or intellectual property rights.
PCA9539_PCA9539R                                                   All information provided in this document is subject to legal disclaimers.         ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                               Rev. 9 ‚Äî 8 November 2017                                                                                    37 of 39


NXP Semiconductors                                                                                                    PCA9539; PCA9539R
                                                           16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Export control ‚Äî This document as well as the item(s) described herein                             own risk, and (c) customer fully indemnifies NXP Semiconductors for any
may be subject to export control regulations. Export might require a prior                         liability, damages or failed product claims resulting from customer design and
authorization from competent authorities.                                                          use of the product for automotive applications beyond NXP Semiconductors‚Äô
                                                                                                   standard warranty and NXP Semiconductors‚Äô product specifications.
Non-automotive qualified products ‚Äî Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,                      Translations ‚Äî A non-English (translated) version of a document is for
the product is not suitable for automotive use. It is neither qualified nor tested                 reference only. The English version shall prevail in case of any discrepancy
in accordance with automotive testing or application requirements. NXP                             between the translated and English versions.
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in                               19.4 Trademarks
automotive applications to automotive specifications and standards, customer
                                                                                                   Notice: All referenced brands, product names, service names and trademarks
(a) shall use the product without NXP Semiconductors‚Äô warranty of the
                                                                                                   are the property of their respective owners.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond                              I2C-bus ‚Äî logo is a trademark of NXP Semiconductors N.V.
NXP Semiconductors‚Äô specifications such use shall be solely at customer‚Äôs
20. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9539_PCA9539R                                           All information provided in this document is subject to legal disclaimers.       ¬© NXP Semiconductors N.V. 2017. All rights reserved.
Product data sheet                                                       Rev. 9 ‚Äî 8 November 2017                                                                                  38 of 39


NXP Semiconductors                                                                              PCA9539; PCA9539R
                                                       16-bit I2C-bus and SMBus low power I/O port with interrupt and reset
21. Contents
1     General description . . . . . . . . . . . . . . . . . . . . . . 1          18            Revision history . . . . . . . . . . . . . . . . . . . . . . .       35
2     Features and benefits . . . . . . . . . . . . . . . . . . . . 1            19            Legal information . . . . . . . . . . . . . . . . . . . . . .        37
3     Ordering information . . . . . . . . . . . . . . . . . . . . . 2           19.1             Data sheet status . . . . . . . . . . . . . . . . . . . . . .     37
3.1     Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2       19.2             Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.1.1   Pin 1 quadrant indication . . . . . . . . . . . . . . . . . 3            19.3             Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .   37
4     Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4        19.4             Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .    38
5     Pinning information . . . . . . . . . . . . . . . . . . . . . . 5          20            Contact information . . . . . . . . . . . . . . . . . . . .          38
5.1     Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5  21            Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
5.2     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 6
6     Functional description . . . . . . . . . . . . . . . . . . . 7
6.1     Device address . . . . . . . . . . . . . . . . . . . . . . . . . 7
6.2     Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
6.2.1   Command byte . . . . . . . . . . . . . . . . . . . . . . . . . 7
6.2.2   Registers 0 and 1: Input port registers . . . . . . . 8
6.2.3   Registers 2 and 3: Output port registers. . . . . . 8
6.2.4   Registers 4 and 5: Polarity inversion registers . 8
6.2.5   Registers 6 and 7: Configuration registers . . . . 9
6.3     Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.4     RESET input . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.5     I/O port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.6     Bus transactions . . . . . . . . . . . . . . . . . . . . . . . 10
6.6.1   Writing to the port registers. . . . . . . . . . . . . . . 10
6.6.2   Reading the port registers . . . . . . . . . . . . . . . 12
6.6.3   Interrupt output . . . . . . . . . . . . . . . . . . . . . . . . 15
7     Characteristics of the I2C-bus . . . . . . . . . . . . 15
7.1     Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
7.1.1   START and STOP conditions . . . . . . . . . . . . . 15
7.2     System configuration . . . . . . . . . . . . . . . . . . . 16
7.3     Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . 16
8     Application design-in information . . . . . . . . . 17
8.1     Minimizing IDD when the I/Os are used to control
        LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
9     Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 18
10    Static characteristics. . . . . . . . . . . . . . . . . . . . 19
11    Dynamic characteristics . . . . . . . . . . . . . . . . . 21
12    Test information . . . . . . . . . . . . . . . . . . . . . . . . 25
13    Package outline . . . . . . . . . . . . . . . . . . . . . . . . 26
14    Handling information. . . . . . . . . . . . . . . . . . . . 29
15    Soldering of SMD packages . . . . . . . . . . . . . . 29
15.1    Introduction to soldering . . . . . . . . . . . . . . . . . 29
15.2    Wave and reflow soldering . . . . . . . . . . . . . . . 29
15.3    Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 29
15.4    Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 30
16    Soldering: PCB footprints. . . . . . . . . . . . . . . . 32
17    Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 35
                                                                                 Please be aware that important notices concerning this document and the product(s)
                                                                                 described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                 ¬© NXP Semiconductors N.V. 2017.                                 All rights reserved.
                                                                                 For more information, please visit: http://www.nxp.com
                                                                                 For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                       Date of release: 8 November 2017
                                                                                                                               Document identifier: PCA9539_PCA9539R


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 PCA9539BS,118 PCA9539D,112 PCA9539D,118 PCA9539PW,112 PCA9539PW,118 PCA9539RPW,112
PCA9539RPW,118 PCA9539RBS,118 PCA9539BS,115 PCA9539PW/Q900,118 PCA9539BSHP PCA9539D
PCA9539RPW/Q900J PCA9539PW
