set_param place.enableSoftConstraints 3
setup_soft_constraints
if {[info exists extra_hard_constraint_delay]} {
  puts "variable does exist"
  puts "relaxed constraint by $extra_hard_constraint_delay ns"
} else {
  puts "variable does not exist"
  set extra_hard_constraint_delay 0
}
if { [info exists ::env(ZEBU_EXTRA_HARD_CONSTRAINT_DELAY)] } {
  set extra_hard_constraint_delay $::env(ZEBU_EXTRA_HARD_CONSTRAINT_DELAY)
}

global constraint_cnt
set DATE "[exec date +%s] [exec date +%X]"
puts "Before set_max_delay:$DATE"
#---------FROM PATH CONSTRAINTS---------
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 9] ;#Node23
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 24] ;#Node35
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node107
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node83
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node87
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node91
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node95
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node99
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node103
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node111
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node115
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node151
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node119
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node123
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node127
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node131
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node135
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node139
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node143
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node147
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node155
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 29] ;#Node159
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node63
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node39
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node43
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node47
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node51
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node55
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node59
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node67
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node71
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node75
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 30] ;#Node79
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 61] ;#Node27
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 88] ;#Node19
#---------TO PATH CONSTRAINTS---------
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 20] ;#Node1
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 21] ;#Node9
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 24] ;#Node5
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 24] ;#Node13
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser4/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser4/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 89] ;#Node29
#---------FROM_TO PATH CONSTRAINTS---------
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 10] ;#Node23_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 23] ;#Node35_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 27] ;#Node35_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node63_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node39_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node43_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node47_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node51_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node55_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node59_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node67_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node71_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node107_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node75_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node79_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node83_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node87_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node91_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node95_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node99_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node103_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node111_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node115_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node151_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node119_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node123_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node127_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node131_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node135_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node139_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node143_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node147_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node155_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node159_Node1
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 31] ;#Node35_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node35_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node107_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node83_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node87_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node91_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node95_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node99_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node103_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node111_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node115_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node151_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node119_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node123_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node127_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node131_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node135_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node139_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node143_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node147_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node155_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 32] ;#Node159_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node63_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node39_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node43_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node47_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node51_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node55_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node59_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node67_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node71_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node75_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 33] ;#Node79_Node13
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node107_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node83_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node87_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node91_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node95_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node99_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node103_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node111_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node115_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node151_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node119_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node123_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node127_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node131_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node135_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node139_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node143_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node147_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node155_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 36] ;#Node159_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node63_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node63_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node39_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node39_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node43_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node43_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node47_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node47_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node51_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node51_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node55_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node55_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node59_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node59_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node67_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node67_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node71_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node71_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node107_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node75_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node75_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node79_Node5
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node79_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node83_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node87_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node91_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node95_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node99_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank26B/ClockRegion001R_26B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node103_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node111_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node115_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser10/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node151_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node119_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node123_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node127_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser5/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node131_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser6/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node135_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser7/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node139_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser8/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node143_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank29B/ClockRegion002R_29B/dser9/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node147_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node155_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank32B/ClockRegion003R_32B/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 37] ;#Node159_Node9
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [ get_pins { design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 70] ;#Node27_Node13
puts "
Number of constraints executed $constraint_cnt"
set DATE "[exec date +%s] [exec date +%X]"
puts "After set_max_delay:$DATE"
