
ElisaII-avr-studio.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  00001cb0  00001d64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cb0  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008f  00800286  00800286  00001dea  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00001dea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .stab         000006e4  00000000  00000000  00001df0  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00000085  00000000  00000000  000024d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_aranges 000000c8  00000000  00000000  00002559  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000088e  00000000  00000000  00002621  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000149f  00000000  00000000  00002eaf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000069b  00000000  00000000  0000434e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001cb7  00000000  00000000  000049e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000003d0  00000000  00000000  000066a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000085c  00000000  00000000  00006a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000c13  00000000  00000000  000072cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 00000110  00000000  00000000  00007edf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000018  00000000  00000000  00007fef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
       4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      10:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      14:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      18:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      1c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      20:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      24:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      28:	0c 94 b4 0c 	jmp	0x1968	; 0x1968 <__vector_10>
      2c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      30:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      34:	0c 94 a4 0b 	jmp	0x1748	; 0x1748 <__vector_13>
      38:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      3c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      40:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      44:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      48:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      4c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      50:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      54:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      58:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      5c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      60:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      64:	0c 94 55 03 	jmp	0x6aa	; 0x6aa <__vector_25>
      68:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      6c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      70:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      74:	0c 94 c7 00 	jmp	0x18e	; 0x18e <__vector_29>
      78:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      7c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      80:	0c 94 15 03 	jmp	0x62a	; 0x62a <__vector_32>
      84:	0c 94 27 03 	jmp	0x64e	; 0x64e <__vector_33>
      88:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      8c:	0c 94 89 02 	jmp	0x512	; 0x512 <__vector_35>
      90:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      94:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      98:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      9c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      a8:	0c 94 65 02 	jmp	0x4ca	; 0x4ca <__vector_42>
      ac:	0c 94 77 02 	jmp	0x4ee	; 0x4ee <__vector_43>
      b0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      b4:	0c 94 ea 01 	jmp	0x3d4	; 0x3d4 <__vector_45>
      b8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      bc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      c8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      cc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      d8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      dc:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      e0:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e0 eb       	ldi	r30, 0xB0	; 176
      fc:	fc e1       	ldi	r31, 0x1C	; 28
      fe:	02 c0       	rjmp	.+4      	; 0x104 <.do_copy_data_start>

00000100 <.do_copy_data_loop>:
     100:	05 90       	lpm	r0, Z+
     102:	0d 92       	st	X+, r0

00000104 <.do_copy_data_start>:
     104:	a6 38       	cpi	r26, 0x86	; 134
     106:	b1 07       	cpc	r27, r17
     108:	d9 f7       	brne	.-10     	; 0x100 <.do_copy_data_loop>

0000010a <__do_clear_bss>:
     10a:	13 e0       	ldi	r17, 0x03	; 3
     10c:	a6 e8       	ldi	r26, 0x86	; 134
     10e:	b2 e0       	ldi	r27, 0x02	; 2
     110:	01 c0       	rjmp	.+2      	; 0x114 <.do_clear_bss_start>

00000112 <.do_clear_bss_loop>:
     112:	1d 92       	st	X+, r1

00000114 <.do_clear_bss_start>:
     114:	a5 31       	cpi	r26, 0x15	; 21
     116:	b1 07       	cpc	r27, r17
     118:	e1 f7       	brne	.-8      	; 0x112 <.do_clear_bss_loop>
     11a:	0e 94 a1 05 	call	0xb42	; 0xb42 <main>
     11e:	0c 94 57 0e 	jmp	0x1cae	; 0x1cae <_exit>

00000122 <__bad_interrupt>:
     122:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000126 <initPorts>:
//      } 


void initPorts(void) {

	DDRA = 0xFF;	// proximity pulses as output
     126:	8f ef       	ldi	r24, 0xFF	; 255
     128:	81 b9       	out	0x01, r24	; 1
	PORTA = 0x00;	// proximity pulses turned off
     12a:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;	// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
     12c:	87 ef       	ldi	r24, 0xF7	; 247
     12e:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << 5) | (1 << 6) | (1 << 7); // leds off	
     130:	85 b1       	in	r24, 0x05	; 5
     132:	80 6e       	ori	r24, 0xE0	; 224
     134:	85 b9       	out	0x05, r24	; 5
	//PORTB &= ~(1 << 5) & ~(1 << 6) & ~(1 << 7); // leds off
	//PORTB &= ~(1 << 7);

	DDRC = 0xF0;	// selector as input; IR leds as output; sens-enable, sleep as output
     136:	80 ef       	ldi	r24, 0xF0	; 240
     138:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;	// sleep = 1, IR leds = 1
     13a:	80 eb       	ldi	r24, 0xB0	; 176
     13c:	88 b9       	out	0x08, r24	; 8

	DDRD = 0x00;	// all pins to input; when usart and i2c peripherals are activated they change the pins direction accordingly
     13e:	1a b8       	out	0x0a, r1	; 10

	DDRE = 0x18;	// pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly
     140:	88 e1       	ldi	r24, 0x18	; 24
     142:	8d b9       	out	0x0d, r24	; 13

	DDRF = 0x00;	// adc channel pins as input
     144:	10 ba       	out	0x10, r1	; 16
	
	DDRG = 0x00;	// unused pins as input
     146:	13 ba       	out	0x13, r1	; 19
	
	DDRH = 0x58;	// pwm and dir for motor left as output; when usart is activated it changes the pins direction accordingly
     148:	88 e5       	ldi	r24, 0x58	; 88
     14a:	80 93 01 01 	sts	0x0101, r24
		
	DDRJ = 0x0F;	// cliff pulses as output; charge-on, button0, remote as input
     14e:	8f e0       	ldi	r24, 0x0F	; 15
     150:	80 93 04 01 	sts	0x0104, r24

	DDRK = 0x00;	// adc channel pins as input
     154:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0x08;	// output compare for pwm as output
     158:	88 e0       	ldi	r24, 0x08	; 8
     15a:	80 93 0a 01 	sts	0x010A, r24
		
}
     15e:	08 95       	ret

00000160 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	//				 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	//				 0		0		 0		0		0		 0		0		0

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz / 64 = 125 KHz
     160:	ea e7       	ldi	r30, 0x7A	; 122
     162:	f0 e0       	ldi	r31, 0x00	; 0
     164:	80 81       	ld	r24, Z
     166:	86 60       	ori	r24, 0x06	; 6
     168:	80 83       	st	Z, r24
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     16a:	ac e7       	ldi	r26, 0x7C	; 124
     16c:	b0 e0       	ldi	r27, 0x00	; 0
     16e:	8c 91       	ld	r24, X
     170:	80 64       	ori	r24, 0x40	; 64
     172:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode
     174:	80 81       	ld	r24, Z
     176:	80 62       	ori	r24, 0x20	; 32
     178:	80 83       	st	Z, r24
	//ADRTS2:0 in ADCSRB  are already set to free running by default (0b000)
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     17a:	80 81       	ld	r24, Z
     17c:	88 60       	ori	r24, 0x08	; 8
     17e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     180:	80 81       	ld	r24, Z
     182:	80 68       	ori	r24, 0x80	; 128
     184:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     186:	80 81       	ld	r24, Z
     188:	80 64       	ori	r24, 0x40	; 64
     18a:	80 83       	st	Z, r24

}
     18c:	08 95       	ret

0000018e <__vector_29>:

// ISR_NOBLOCK enable the global interrupt flag when entering the interrupt service routine;
// this let us have nested interrupt, otherwise the interrupt generated during executing this ISR
// will not fire their corresponding ISR
//ISR(ADC_vect, ISR_NOBLOCK) {
ISR(ADC_vect) {	
     18e:	1f 92       	push	r1
     190:	0f 92       	push	r0
     192:	0f b6       	in	r0, 0x3f	; 63
     194:	0f 92       	push	r0
     196:	0b b6       	in	r0, 0x3b	; 59
     198:	0f 92       	push	r0
     19a:	11 24       	eor	r1, r1
     19c:	2f 93       	push	r18
     19e:	3f 93       	push	r19
     1a0:	4f 93       	push	r20
     1a2:	5f 93       	push	r21
     1a4:	6f 93       	push	r22
     1a6:	7f 93       	push	r23
     1a8:	8f 93       	push	r24
     1aa:	9f 93       	push	r25
     1ac:	af 93       	push	r26
     1ae:	bf 93       	push	r27
     1b0:	ef 93       	push	r30
     1b2:	ff 93       	push	r31
	// ADIF is cleared by hardware when executing the corresponding interrupt handling vector
		
	//PORTB |= (1 << 7);

	int value = 0;
	value = ADCL;			// must be read first!!
     1b4:	20 91 78 00 	lds	r18, 0x0078
     1b8:	30 e0       	ldi	r19, 0x00	; 0
	value = (ADCH<<8) | value;
     1ba:	40 91 79 00 	lds	r20, 0x0079
     1be:	94 2f       	mov	r25, r20
     1c0:	80 e0       	ldi	r24, 0x00	; 0
     1c2:	28 2b       	or	r18, r24
     1c4:	39 2b       	or	r19, r25
	}
	*/


	// save the last data
	switch(adcSaveDataTo) {
     1c6:	80 91 cd 02 	lds	r24, 0x02CD
     1ca:	82 30       	cpi	r24, 0x02	; 2
     1cc:	b1 f0       	breq	.+44     	; 0x1fa <__vector_29+0x6c>
     1ce:	84 30       	cpi	r24, 0x04	; 4
     1d0:	d9 f0       	breq	.+54     	; 0x208 <__vector_29+0x7a>
     1d2:	88 23       	and	r24, r24
     1d4:	f9 f4       	brne	.+62     	; 0x214 <__vector_29+0x86>

		case saveToProx:	
			proximityValue[currentProx] = value;
     1d6:	80 91 88 02 	lds	r24, 0x0288
     1da:	90 e0       	ldi	r25, 0x00	; 0
     1dc:	fc 01       	movw	r30, r24
     1de:	ee 0f       	add	r30, r30
     1e0:	ff 1f       	adc	r31, r31
     1e2:	e3 57       	subi	r30, 0x73	; 115
     1e4:	fd 4f       	sbci	r31, 0xFD	; 253
     1e6:	31 83       	std	Z+1, r19	; 0x01
     1e8:	20 83       	st	Z, r18
			currentProx = (currentProx+1)%24;
     1ea:	01 96       	adiw	r24, 0x01	; 1
     1ec:	68 e1       	ldi	r22, 0x18	; 24
     1ee:	70 e0       	ldi	r23, 0x00	; 0
     1f0:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__divmodhi4>
     1f4:	80 93 88 02 	sts	0x0288, r24
			break;
     1f8:	0d c0       	rjmp	.+26     	; 0x214 <__vector_29+0x86>
		//	
		//	break;

		case saveToRightMotorCurrent:
			right_current_avg = value;
			right_current_avg = right_current_avg >> 1;
     1fa:	36 95       	lsr	r19
     1fc:	27 95       	ror	r18
     1fe:	30 93 d4 02 	sts	0x02D4, r19
     202:	20 93 d3 02 	sts	0x02D3, r18
			break;
     206:	06 c0       	rjmp	.+12     	; 0x214 <__vector_29+0x86>

			break;

		case saveToLeftMotorCurrent:
			left_current_avg = value;
			left_current_avg = left_current_avg >> 1;
     208:	36 95       	lsr	r19
     20a:	27 95       	ror	r18
     20c:	30 93 d2 02 	sts	0x02D2, r19
     210:	20 93 d1 02 	sts	0x02D1, r18

	}

	// select next channel
	// ...the sequence has to be changed in order to satisfy motors sampling requirements!
	switch(adcSamplingState) {
     214:	80 91 ce 02 	lds	r24, 0x02CE
     218:	82 30       	cpi	r24, 0x02	; 2
     21a:	e9 f0       	breq	.+58     	; 0x256 <__vector_29+0xc8>
     21c:	83 30       	cpi	r24, 0x03	; 3
     21e:	28 f4       	brcc	.+10     	; 0x22a <__vector_29+0x9c>
     220:	88 23       	and	r24, r24
     222:	41 f0       	breq	.+16     	; 0x234 <__vector_29+0xa6>
     224:	81 30       	cpi	r24, 0x01	; 1
     226:	c9 f5       	brne	.+114    	; 0x29a <__vector_29+0x10c>
     228:	0f c0       	rjmp	.+30     	; 0x248 <__vector_29+0xba>
     22a:	83 30       	cpi	r24, 0x03	; 3
     22c:	f1 f0       	breq	.+60     	; 0x26a <__vector_29+0xdc>
     22e:	84 30       	cpi	r24, 0x04	; 4
     230:	a1 f5       	brne	.+104    	; 0x29a <__vector_29+0x10c>
     232:	25 c0       	rjmp	.+74     	; 0x27e <__vector_29+0xf0>

		case 0:
			currentAdChannel = currentProx;
     234:	90 91 88 02 	lds	r25, 0x0288
     238:	90 93 86 02 	sts	0x0286, r25
			if(rightMotorPhase == activePhase) {			// the first this isn't really correct
     23c:	90 91 8b 02 	lds	r25, 0x028B
     240:	99 23       	and	r25, r25
     242:	d9 f0       	breq	.+54     	; 0x27a <__vector_29+0xec>
				adcSaveDataTo = saveToRightMotorCurrent;
			} else {
				adcSaveDataTo = saveToRightMotorVel;
     244:	93 e0       	ldi	r25, 0x03	; 3
     246:	27 c0       	rjmp	.+78     	; 0x296 <__vector_29+0x108>
			}
			break;

		case 1:
			currentAdChannel = currentMotLeftChannel;
     248:	90 91 89 02 	lds	r25, 0x0289
     24c:	90 93 86 02 	sts	0x0286, r25
			adcSaveDataTo = saveToProx;
     250:	10 92 cd 02 	sts	0x02CD, r1
			break;
     254:	22 c0       	rjmp	.+68     	; 0x29a <__vector_29+0x10c>

		case 2:
			currentAdChannel = currentMotRightChannel;
     256:	90 91 8a 02 	lds	r25, 0x028A
     25a:	90 93 86 02 	sts	0x0286, r25
			if(leftMotorPhase == activePhase) {
     25e:	90 91 8c 02 	lds	r25, 0x028C
     262:	99 23       	and	r25, r25
     264:	b9 f4       	brne	.+46     	; 0x294 <__vector_29+0x106>
				adcSaveDataTo = saveToLeftMotorCurrent;
     266:	94 e0       	ldi	r25, 0x04	; 4
     268:	16 c0       	rjmp	.+44     	; 0x296 <__vector_29+0x108>
				adcSaveDataTo = saveToLeftMotorVel;
			}
			break;

		case 3:
			currentAdChannel = currentMotLeftChannel;
     26a:	90 91 89 02 	lds	r25, 0x0289
     26e:	90 93 86 02 	sts	0x0286, r25
			if(rightMotorPhase == activePhase) {
     272:	90 91 8b 02 	lds	r25, 0x028B
     276:	99 23       	and	r25, r25
     278:	51 f4       	brne	.+20     	; 0x28e <__vector_29+0x100>
				adcSaveDataTo = saveToRightMotorCurrent;
     27a:	92 e0       	ldi	r25, 0x02	; 2
     27c:	0c c0       	rjmp	.+24     	; 0x296 <__vector_29+0x108>
				adcSaveDataTo = saveToRightMotorVel;
			}
			break;

		case 4:
			currentAdChannel = currentMotRightChannel;		
     27e:	90 91 8a 02 	lds	r25, 0x028A
     282:	90 93 86 02 	sts	0x0286, r25
			if(leftMotorPhase == activePhase) {
     286:	90 91 8c 02 	lds	r25, 0x028C
     28a:	99 23       	and	r25, r25
     28c:	19 f4       	brne	.+6      	; 0x294 <__vector_29+0x106>
				adcSaveDataTo = saveToLeftMotorCurrent;
     28e:	80 93 cd 02 	sts	0x02CD, r24
     292:	03 c0       	rjmp	.+6      	; 0x29a <__vector_29+0x10c>
			} else {
				adcSaveDataTo = saveToLeftMotorVel;
     294:	95 e0       	ldi	r25, 0x05	; 5
     296:	90 93 cd 02 	sts	0x02CD, r25
			}
			break;

	}
	adcSamplingState = (adcSamplingState+1)%5;
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	01 96       	adiw	r24, 0x01	; 1
     29e:	65 e0       	ldi	r22, 0x05	; 5
     2a0:	70 e0       	ldi	r23, 0x00	; 0
     2a2:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__divmodhi4>
     2a6:	80 93 ce 02 	sts	0x02CE, r24

	// channel selection: continuously change the channel sampled in sequence
	if(currentAdChannel < 8) {
     2aa:	80 91 86 02 	lds	r24, 0x0286
     2ae:	88 30       	cpi	r24, 0x08	; 8
     2b0:	50 f4       	brcc	.+20     	; 0x2c6 <__vector_29+0x138>
		ADCSRB &= ~(1 << MUX5);
     2b2:	80 91 7b 00 	lds	r24, 0x007B
     2b6:	87 7f       	andi	r24, 0xF7	; 247
     2b8:	80 93 7b 00 	sts	0x007B, r24
		ADMUX |= currentAdChannel;
     2bc:	90 91 7c 00 	lds	r25, 0x007C
     2c0:	80 91 86 02 	lds	r24, 0x0286
     2c4:	0a c0       	rjmp	.+20     	; 0x2da <__vector_29+0x14c>
	} else {
		ADCSRB |= (1 << MUX5);
     2c6:	80 91 7b 00 	lds	r24, 0x007B
     2ca:	88 60       	ori	r24, 0x08	; 8
     2cc:	80 93 7b 00 	sts	0x007B, r24
		ADMUX |= currentAdChannel-8;
     2d0:	90 91 7c 00 	lds	r25, 0x007C
     2d4:	80 91 86 02 	lds	r24, 0x0286
     2d8:	88 50       	subi	r24, 0x08	; 8
     2da:	89 2b       	or	r24, r25
     2dc:	80 93 7c 00 	sts	0x007C, r24
	*/


	//PORTB &= ~(1 << 7);

}
     2e0:	ff 91       	pop	r31
     2e2:	ef 91       	pop	r30
     2e4:	bf 91       	pop	r27
     2e6:	af 91       	pop	r26
     2e8:	9f 91       	pop	r25
     2ea:	8f 91       	pop	r24
     2ec:	7f 91       	pop	r23
     2ee:	6f 91       	pop	r22
     2f0:	5f 91       	pop	r21
     2f2:	4f 91       	pop	r20
     2f4:	3f 91       	pop	r19
     2f6:	2f 91       	pop	r18
     2f8:	0f 90       	pop	r0
     2fa:	0b be       	out	0x3b, r0	; 59
     2fc:	0f 90       	pop	r0
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	0f 90       	pop	r0
     302:	1f 90       	pop	r1
     304:	18 95       	reti

00000306 <initPwm>:
	// Timer1 clock input = Fosc = 8 MHz
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	// enable OCA, OCB, OCC; clear on match, set at bottom
     306:	e0 e8       	ldi	r30, 0x80	; 128
     308:	f0 e0       	ldi	r31, 0x00	; 0
     30a:	80 81       	ld	r24, Z
     30c:	89 6a       	ori	r24, 0xA9	; 169
     30e:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12) | (1 << CS10);		// mode 5 => fast-pwm 8 bit; no prescaler
     310:	e1 e8       	ldi	r30, 0x81	; 129
     312:	f0 e0       	ldi	r31, 0x00	; 0
     314:	80 81       	ld	r24, Z
     316:	89 60       	ori	r24, 0x09	; 9
     318:	80 83       	st	Z, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
     31a:	80 91 7a 02 	lds	r24, 0x027A
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	90 93 89 00 	sts	0x0089, r25
     324:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
     328:	80 91 7b 02 	lds	r24, 0x027B
     32c:	90 e0       	ldi	r25, 0x00	; 0
     32e:	90 93 8b 00 	sts	0x008B, r25
     332:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
     336:	80 91 7c 02 	lds	r24, 0x027C
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	90 93 8d 00 	sts	0x008D, r25
     340:	80 93 8c 00 	sts	0x008C, r24
	// We need a period time of 10 ms (100 Hz)
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz
	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
     344:	e0 e9       	ldi	r30, 0x90	; 144
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	80 81       	ld	r24, Z
     34a:	83 68       	ori	r24, 0x83	; 131
     34c:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);	
     34e:	80 81       	ld	r24, Z
     350:	83 60       	ori	r24, 0x03	; 3
     352:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     354:	a1 e9       	ldi	r26, 0x91	; 145
     356:	b0 e0       	ldi	r27, 0x00	; 0
     358:	8c 91       	ld	r24, X
     35a:	8b 60       	ori	r24, 0x0B	; 11
     35c:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
     35e:	80 91 eb 02 	lds	r24, 0x02EB
     362:	90 91 ec 02 	lds	r25, 0x02EC
     366:	90 93 99 00 	sts	0x0099, r25
     36a:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
     36e:	10 92 9b 00 	sts	0x009B, r1
     372:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt	
     376:	a1 e7       	ldi	r26, 0x71	; 113
     378:	b0 e0       	ldi	r27, 0x00	; 0
     37a:	8c 91       	ld	r24, X
     37c:	81 60       	ori	r24, 0x01	; 1
     37e:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
     380:	80 81       	ld	r24, Z
     382:	8f 75       	andi	r24, 0x5F	; 95
     384:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
     386:	8e b1       	in	r24, 0x0e	; 14
     388:	87 7e       	andi	r24, 0xE7	; 231
     38a:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
     38c:	e0 ea       	ldi	r30, 0xA0	; 160
     38e:	f0 e0       	ldi	r31, 0x00	; 0
     390:	80 81       	ld	r24, Z
     392:	83 68       	ori	r24, 0x83	; 131
     394:	80 83       	st	Z, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
     396:	a1 ea       	ldi	r26, 0xA1	; 161
     398:	b0 e0       	ldi	r27, 0x00	; 0
     39a:	8c 91       	ld	r24, X
     39c:	8b 60       	ori	r24, 0x0B	; 11
     39e:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
     3a0:	80 91 ef 02 	lds	r24, 0x02EF
     3a4:	90 91 f0 02 	lds	r25, 0x02F0
     3a8:	90 93 a9 00 	sts	0x00A9, r25
     3ac:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
     3b0:	10 92 ab 00 	sts	0x00AB, r1
     3b4:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
     3b8:	a2 e7       	ldi	r26, 0x72	; 114
     3ba:	b0 e0       	ldi	r27, 0x00	; 0
     3bc:	8c 91       	ld	r24, X
     3be:	81 60       	ori	r24, 0x01	; 1
     3c0:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     3c2:	80 81       	ld	r24, Z
     3c4:	8f 75       	andi	r24, 0x5F	; 95
     3c6:	80 83       	st	Z, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     3c8:	e2 e0       	ldi	r30, 0x02	; 2
     3ca:	f1 e0       	ldi	r31, 0x01	; 1
     3cc:	80 81       	ld	r24, Z
     3ce:	87 7e       	andi	r24, 0xE7	; 231
     3d0:	80 83       	st	Z, r24


}
     3d2:	08 95       	ret

000003d4 <__vector_45>:

// Motor left
ISR(TIMER4_OVF_vect) {
     3d4:	1f 92       	push	r1
     3d6:	0f 92       	push	r0
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	0f 92       	push	r0
     3dc:	11 24       	eor	r1, r1
     3de:	8f 93       	push	r24
     3e0:	9f 93       	push	r25
     3e2:	af 93       	push	r26
     3e4:	bf 93       	push	r27

	// copy sampling variables
	// reset sampling variables
	leftMotorPhase = activePhase;
     3e6:	10 92 8c 02 	sts	0x028C, r1
	last_left_current = left_current_avg;
     3ea:	80 91 d1 02 	lds	r24, 0x02D1
     3ee:	90 91 d2 02 	lds	r25, 0x02D2
     3f2:	90 93 d6 02 	sts	0x02D6, r25
     3f6:	80 93 d5 02 	sts	0x02D5, r24
	left_current_avg = 0;
     3fa:	10 92 d2 02 	sts	0x02D2, r1
     3fe:	10 92 d1 02 	sts	0x02D1, r1
	// start control

	// PORTB ^= (1 << 7); // Toggle the LED

	if(pwm_left == 0) {
     402:	80 91 ef 02 	lds	r24, 0x02EF
     406:	90 91 f0 02 	lds	r25, 0x02F0
     40a:	a0 91 f1 02 	lds	r26, 0x02F1
     40e:	b0 91 f2 02 	lds	r27, 0x02F2
     412:	00 97       	sbiw	r24, 0x00	; 0
     414:	a1 05       	cpc	r26, r1
     416:	b1 05       	cpc	r27, r1
     418:	99 f4       	brne	.+38     	; 0x440 <__vector_45+0x6c>
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
     41a:	8f e0       	ldi	r24, 0x0F	; 15
     41c:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
     420:	80 91 a0 00 	lds	r24, 0x00A0
     424:	8f 75       	andi	r24, 0x5F	; 95
     426:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
     42a:	80 91 02 01 	lds	r24, 0x0102
     42e:	87 7e       	andi	r24, 0xE7	; 231
     430:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
     434:	80 91 72 00 	lds	r24, 0x0072
     438:	89 7f       	andi	r24, 0xF9	; 249
     43a:	80 93 72 00 	sts	0x0072, r24
     43e:	1c c0       	rjmp	.+56     	; 0x478 <__vector_45+0xa4>
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if 
										// the pwm is turned off...is it correct??
	} else if(pwm_left > 0) {   		// move forward
     440:	18 16       	cp	r1, r24
     442:	19 06       	cpc	r1, r25
     444:	1a 06       	cpc	r1, r26
     446:	1b 06       	cpc	r1, r27
     448:	dc f4       	brge	.+54     	; 0x480 <__vector_45+0xac>
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
     44a:	8f e0       	ldi	r24, 0x0F	; 15
     44c:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
     450:	80 91 a0 00 	lds	r24, 0x00A0
     454:	8f 7d       	andi	r24, 0xDF	; 223
     456:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
     45a:	80 91 72 00 	lds	r24, 0x0072
     45e:	8b 7f       	andi	r24, 0xFB	; 251
     460:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
     464:	80 91 02 01 	lds	r24, 0x0102
     468:	8f 7e       	andi	r24, 0xEF	; 239
     46a:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
     46e:	80 91 a0 00 	lds	r24, 0x00A0
     472:	80 68       	ori	r24, 0x80	; 128
     474:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
     478:	80 91 72 00 	lds	r24, 0x0072
     47c:	82 60       	ori	r24, 0x02	; 2
     47e:	1a c0       	rjmp	.+52     	; 0x4b4 <__vector_45+0xe0>
	} else if(pwm_left < 0) {      		// move backward
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
     480:	8e e0       	ldi	r24, 0x0E	; 14
     482:	80 93 89 02 	sts	0x0289, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
     486:	80 91 a0 00 	lds	r24, 0x00A0
     48a:	8f 77       	andi	r24, 0x7F	; 127
     48c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
     490:	80 91 72 00 	lds	r24, 0x0072
     494:	8d 7f       	andi	r24, 0xFD	; 253
     496:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
     49a:	80 91 02 01 	lds	r24, 0x0102
     49e:	87 7f       	andi	r24, 0xF7	; 247
     4a0:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
     4a4:	80 91 a0 00 	lds	r24, 0x00A0
     4a8:	80 62       	ori	r24, 0x20	; 32
     4aa:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
     4ae:	80 91 72 00 	lds	r24, 0x0072
     4b2:	84 60       	ori	r24, 0x04	; 4
     4b4:	80 93 72 00 	sts	0x0072, r24
	}

}
     4b8:	bf 91       	pop	r27
     4ba:	af 91       	pop	r26
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
     4ca:	1f 92       	push	r1
     4cc:	0f 92       	push	r0
     4ce:	0f b6       	in	r0, 0x3f	; 63
     4d0:	0f 92       	push	r0
     4d2:	11 24       	eor	r1, r1
     4d4:	8f 93       	push	r24
	leftMotorPhase = passivePhase;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 8c 02 	sts	0x028C, r24
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
     4dc:	8e e0       	ldi	r24, 0x0E	; 14
     4de:	80 93 89 02 	sts	0x0289, r24
}
     4e2:	8f 91       	pop	r24
     4e4:	0f 90       	pop	r0
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	0f 90       	pop	r0
     4ea:	1f 90       	pop	r1
     4ec:	18 95       	reti

000004ee <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
     4ee:	1f 92       	push	r1
     4f0:	0f 92       	push	r0
     4f2:	0f b6       	in	r0, 0x3f	; 63
     4f4:	0f 92       	push	r0
     4f6:	11 24       	eor	r1, r1
     4f8:	8f 93       	push	r24
	leftMotorPhase = passivePhase;
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	80 93 8c 02 	sts	0x028C, r24
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
     500:	8f e0       	ldi	r24, 0x0F	; 15
     502:	80 93 89 02 	sts	0x0289, r24
}
     506:	8f 91       	pop	r24
     508:	0f 90       	pop	r0
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	0f 90       	pop	r0
     50e:	1f 90       	pop	r1
     510:	18 95       	reti

00000512 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
     512:	1f 92       	push	r1
     514:	0f 92       	push	r0
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	8f 93       	push	r24
     51e:	9f 93       	push	r25
     520:	af 93       	push	r26
     522:	bf 93       	push	r27

	// copy sampling variables
	// reset sampling variables
	rightMotorPhase = activePhase;
     524:	10 92 8b 02 	sts	0x028B, r1
	last_right_current = right_current_avg;
     528:	80 91 d3 02 	lds	r24, 0x02D3
     52c:	90 91 d4 02 	lds	r25, 0x02D4
     530:	90 93 d8 02 	sts	0x02D8, r25
     534:	80 93 d7 02 	sts	0x02D7, r24
	right_current_avg = 0;
     538:	10 92 d4 02 	sts	0x02D4, r1
     53c:	10 92 d3 02 	sts	0x02D3, r1

	last_right_vel_sum = right_vel_sum;
     540:	80 91 e7 02 	lds	r24, 0x02E7
     544:	90 91 e8 02 	lds	r25, 0x02E8
     548:	90 93 ea 02 	sts	0x02EA, r25
     54c:	80 93 e9 02 	sts	0x02E9, r24
	last_num_rvel_samples_avg = num_rvel_samples_avg;
     550:	80 91 df 02 	lds	r24, 0x02DF
     554:	90 91 e0 02 	lds	r25, 0x02E0
     558:	90 93 e2 02 	sts	0x02E2, r25
     55c:	80 93 e1 02 	sts	0x02E1, r24
	right_vel_sum = 0;
     560:	10 92 e8 02 	sts	0x02E8, r1
     564:	10 92 e7 02 	sts	0x02E7, r1
	num_rvel_samples_avg = 0;
     568:	10 92 e0 02 	sts	0x02E0, r1
     56c:	10 92 df 02 	sts	0x02DF, r1

	sendAdcValues = 1;
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	80 93 f5 02 	sts	0x02F5, r24

	// start control

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(pwm_right == 0) {
     576:	80 91 eb 02 	lds	r24, 0x02EB
     57a:	90 91 ec 02 	lds	r25, 0x02EC
     57e:	a0 91 ed 02 	lds	r26, 0x02ED
     582:	b0 91 ee 02 	lds	r27, 0x02EE
     586:	00 97       	sbiw	r24, 0x00	; 0
     588:	a1 05       	cpc	r26, r1
     58a:	b1 05       	cpc	r27, r1
     58c:	89 f4       	brne	.+34     	; 0x5b0 <__vector_35+0x9e>
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
     58e:	8d e0       	ldi	r24, 0x0D	; 13
     590:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
     594:	80 91 90 00 	lds	r24, 0x0090
     598:	8f 75       	andi	r24, 0x5F	; 95
     59a:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
     59e:	8e b1       	in	r24, 0x0e	; 14
     5a0:	87 7e       	andi	r24, 0xE7	; 231
     5a2:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
     5a4:	80 91 71 00 	lds	r24, 0x0071
     5a8:	89 7f       	andi	r24, 0xF9	; 249
     5aa:	80 93 71 00 	sts	0x0071, r24
     5ae:	18 c0       	rjmp	.+48     	; 0x5e0 <__vector_35+0xce>
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if 
										// the pwm is turned off...is it correct??
	}else if(pwm_right > 0) {   		// move forward
     5b0:	18 16       	cp	r1, r24
     5b2:	19 06       	cpc	r1, r25
     5b4:	1a 06       	cpc	r1, r26
     5b6:	1b 06       	cpc	r1, r27
     5b8:	bc f4       	brge	.+46     	; 0x5e8 <__vector_35+0xd6>
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
     5ba:	8d e0       	ldi	r24, 0x0D	; 13
     5bc:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
     5c0:	80 91 90 00 	lds	r24, 0x0090
     5c4:	8f 7d       	andi	r24, 0xDF	; 223
     5c6:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
     5ca:	80 91 71 00 	lds	r24, 0x0071
     5ce:	8b 7f       	andi	r24, 0xFB	; 251
     5d0:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
     5d4:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
     5d6:	80 91 90 00 	lds	r24, 0x0090
     5da:	80 68       	ori	r24, 0x80	; 128
     5dc:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
     5e0:	80 91 71 00 	lds	r24, 0x0071
     5e4:	82 60       	ori	r24, 0x02	; 2
     5e6:	16 c0       	rjmp	.+44     	; 0x614 <__vector_35+0x102>
	} else if(pwm_right < 0) {      	// move backward
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
     5e8:	8c e0       	ldi	r24, 0x0C	; 12
     5ea:	80 93 8a 02 	sts	0x028A, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
     5ee:	80 91 90 00 	lds	r24, 0x0090
     5f2:	8f 77       	andi	r24, 0x7F	; 127
     5f4:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
     5f8:	80 91 71 00 	lds	r24, 0x0071
     5fc:	8d 7f       	andi	r24, 0xFD	; 253
     5fe:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
     602:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
     604:	80 91 90 00 	lds	r24, 0x0090
     608:	80 62       	ori	r24, 0x20	; 32
     60a:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
     60e:	80 91 71 00 	lds	r24, 0x0071
     612:	84 60       	ori	r24, 0x04	; 4
     614:	80 93 71 00 	sts	0x0071, r24
	}

}
     618:	bf 91       	pop	r27
     61a:	af 91       	pop	r26
     61c:	9f 91       	pop	r25
     61e:	8f 91       	pop	r24
     620:	0f 90       	pop	r0
     622:	0f be       	out	0x3f, r0	; 63
     624:	0f 90       	pop	r0
     626:	1f 90       	pop	r1
     628:	18 95       	reti

0000062a <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
     62a:	1f 92       	push	r1
     62c:	0f 92       	push	r0
     62e:	0f b6       	in	r0, 0x3f	; 63
     630:	0f 92       	push	r0
     632:	11 24       	eor	r1, r1
     634:	8f 93       	push	r24
	rightMotorPhase = passivePhase;
     636:	81 e0       	ldi	r24, 0x01	; 1
     638:	80 93 8b 02 	sts	0x028B, r24
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
     63c:	8c e0       	ldi	r24, 0x0C	; 12
     63e:	80 93 8a 02 	sts	0x028A, r24
}
     642:	8f 91       	pop	r24
     644:	0f 90       	pop	r0
     646:	0f be       	out	0x3f, r0	; 63
     648:	0f 90       	pop	r0
     64a:	1f 90       	pop	r1
     64c:	18 95       	reti

0000064e <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
     64e:	1f 92       	push	r1
     650:	0f 92       	push	r0
     652:	0f b6       	in	r0, 0x3f	; 63
     654:	0f 92       	push	r0
     656:	11 24       	eor	r1, r1
     658:	8f 93       	push	r24
	rightMotorPhase = passivePhase;
     65a:	81 e0       	ldi	r24, 0x01	; 1
     65c:	80 93 8b 02 	sts	0x028B, r24
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
     660:	8d e0       	ldi	r24, 0x0D	; 13
     662:	80 93 8a 02 	sts	0x028A, r24
}
     666:	8f 91       	pop	r24
     668:	0f 90       	pop	r0
     66a:	0f be       	out	0x3f, r0	; 63
     66c:	0f 90       	pop	r0
     66e:	1f 90       	pop	r1
     670:	18 95       	reti

00000672 <initUsart>:

	// clock is 8 MHz, thus:
	// @9600 baud: 8000000/16/9600-1 = 51 => 8000000/16/52 = 9615 => 100-(9600/9615*100)=0.15% of error

	// set baudrate
	UBRR0H = 0;
     672:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 51;
     676:	83 e3       	ldi	r24, 0x33	; 51
     678:	80 93 c4 00 	sts	0x00C4, r24

	UCSR0A  &= ~(1 << U2X0);								// disable double transmission speed
     67c:	e0 ec       	ldi	r30, 0xC0	; 192
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	80 81       	ld	r24, Z
     682:	8d 7f       	andi	r24, 0xFD	; 253
     684:	80 83       	st	Z, r24

	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt
     686:	e1 ec       	ldi	r30, 0xC1	; 193
     688:	f0 e0       	ldi	r31, 0x00	; 0
     68a:	80 81       	ld	r24, Z
     68c:	88 69       	ori	r24, 0x98	; 152
     68e:	80 83       	st	Z, r24
	
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8data, no parity, 1 stop bit
     690:	e2 ec       	ldi	r30, 0xC2	; 194
     692:	f0 e0       	ldi	r31, 0x00	; 0
     694:	80 81       	ld	r24, Z
     696:	86 60       	ori	r24, 0x06	; 6
     698:	80 83       	st	Z, r24

}
     69a:	08 95       	ret

0000069c <usartTransmit>:

void usartTransmit(unsigned char data) {

	// wait for empty transmit buffer
	while (!(UCSR0A & (1<<UDRE0)));
     69c:	90 91 c0 00 	lds	r25, 0x00C0
     6a0:	95 ff       	sbrs	r25, 5
     6a2:	fc cf       	rjmp	.-8      	; 0x69c <usartTransmit>

	// put data into buffer, sends the data
	UDR0 = data;
     6a4:	80 93 c6 00 	sts	0x00C6, r24

}
     6a8:	08 95       	ret

000006aa <__vector_25>:

ISR(USART0_RX_vect) {
     6aa:	1f 92       	push	r1
     6ac:	0f 92       	push	r0
     6ae:	0f b6       	in	r0, 0x3f	; 63
     6b0:	0f 92       	push	r0
     6b2:	11 24       	eor	r1, r1
     6b4:	2f 93       	push	r18
     6b6:	8f 93       	push	r24
     6b8:	9f 93       	push	r25
     6ba:	af 93       	push	r26
     6bc:	bf 93       	push	r27

	char receivedByte = UDR0;
     6be:	80 91 c6 00 	lds	r24, 0x00C6

	if(choosePeripheral) {
     6c2:	90 91 79 02 	lds	r25, 0x0279
     6c6:	99 23       	and	r25, r25
     6c8:	51 f1       	breq	.+84     	; 0x71e <__vector_25+0x74>
		switch(receivedByte) {
     6ca:	82 33       	cpi	r24, 0x32	; 50
     6cc:	c9 f0       	breq	.+50     	; 0x700 <__vector_25+0x56>
     6ce:	83 33       	cpi	r24, 0x33	; 51
     6d0:	30 f4       	brcc	.+12     	; 0x6de <__vector_25+0x34>
     6d2:	80 33       	cpi	r24, 0x30	; 48
     6d4:	61 f0       	breq	.+24     	; 0x6ee <__vector_25+0x44>
     6d6:	81 33       	cpi	r24, 0x31	; 49
     6d8:	09 f0       	breq	.+2      	; 0x6dc <__vector_25+0x32>
     6da:	c2 c1       	rjmp	.+900    	; 0xa60 <__vector_25+0x3b6>
     6dc:	0b c0       	rjmp	.+22     	; 0x6f4 <__vector_25+0x4a>
     6de:	84 33       	cpi	r24, 0x34	; 52
     6e0:	99 f0       	breq	.+38     	; 0x708 <__vector_25+0x5e>
     6e2:	84 33       	cpi	r24, 0x34	; 52
     6e4:	78 f0       	brcs	.+30     	; 0x704 <__vector_25+0x5a>
     6e6:	85 33       	cpi	r24, 0x35	; 53
     6e8:	09 f0       	breq	.+2      	; 0x6ec <__vector_25+0x42>
     6ea:	ba c1       	rjmp	.+884    	; 0xa60 <__vector_25+0x3b6>
     6ec:	0f c0       	rjmp	.+30     	; 0x70c <__vector_25+0x62>
			case '0': // red led
				peripheralChoice = 0;
     6ee:	10 92 78 02 	sts	0x0278, r1
     6f2:	03 c0       	rjmp	.+6      	; 0x6fa <__vector_25+0x50>
				choosePeripheral = 0;
				break;
			case '1': // green led
				peripheralChoice = 1;
     6f4:	81 e0       	ldi	r24, 0x01	; 1
     6f6:	80 93 78 02 	sts	0x0278, r24
				choosePeripheral = 0;
     6fa:	10 92 79 02 	sts	0x0279, r1
				break;
     6fe:	b0 c1       	rjmp	.+864    	; 0xa60 <__vector_25+0x3b6>
			case '2': // blue led
				peripheralChoice = 2;
     700:	82 e0       	ldi	r24, 0x02	; 2
     702:	f9 cf       	rjmp	.-14     	; 0x6f6 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '3': // right motor
				peripheralChoice = 3;
     704:	83 e0       	ldi	r24, 0x03	; 3
     706:	f7 cf       	rjmp	.-18     	; 0x6f6 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '4': // left motor
				peripheralChoice = 4;
     708:	84 e0       	ldi	r24, 0x04	; 4
     70a:	f5 cf       	rjmp	.-22     	; 0x6f6 <__vector_25+0x4c>
				choosePeripheral = 0;
				break;
			case '5':
				peripheralChoice = 5;
     70c:	85 e0       	ldi	r24, 0x05	; 5
     70e:	80 93 78 02 	sts	0x0278, r24
				choosePeripheral = 0;
     712:	10 92 79 02 	sts	0x0279, r1
				sendAdcValues = 1;
     716:	81 e0       	ldi	r24, 0x01	; 1
     718:	80 93 f5 02 	sts	0x02F5, r24
				break;
     71c:	a1 c1       	rjmp	.+834    	; 0xa60 <__vector_25+0x3b6>

	} else {	// apply values to chosen peripheral

		int current_pwm=0;

		switch(peripheralChoice) {
     71e:	90 91 78 02 	lds	r25, 0x0278
     722:	92 30       	cpi	r25, 0x02	; 2
     724:	09 f4       	brne	.+2      	; 0x728 <__vector_25+0x7e>
     726:	74 c0       	rjmp	.+232    	; 0x810 <__vector_25+0x166>
     728:	93 30       	cpi	r25, 0x03	; 3
     72a:	30 f4       	brcc	.+12     	; 0x738 <__vector_25+0x8e>
     72c:	99 23       	and	r25, r25
     72e:	71 f0       	breq	.+28     	; 0x74c <__vector_25+0xa2>
     730:	91 30       	cpi	r25, 0x01	; 1
     732:	09 f0       	breq	.+2      	; 0x736 <__vector_25+0x8c>
     734:	95 c1       	rjmp	.+810    	; 0xa60 <__vector_25+0x3b6>
     736:	3a c0       	rjmp	.+116    	; 0x7ac <__vector_25+0x102>
     738:	94 30       	cpi	r25, 0x04	; 4
     73a:	09 f4       	brne	.+2      	; 0x73e <__vector_25+0x94>
     73c:	12 c1       	rjmp	.+548    	; 0x962 <__vector_25+0x2b8>
     73e:	94 30       	cpi	r25, 0x04	; 4
     740:	08 f4       	brcc	.+2      	; 0x744 <__vector_25+0x9a>
     742:	96 c0       	rjmp	.+300    	; 0x870 <__vector_25+0x1c6>
     744:	95 30       	cpi	r25, 0x05	; 5
     746:	09 f0       	breq	.+2      	; 0x74a <__vector_25+0xa0>
     748:	8b c1       	rjmp	.+790    	; 0xa60 <__vector_25+0x3b6>
     74a:	83 c1       	rjmp	.+774    	; 0xa52 <__vector_25+0x3a8>
			case 0:	// red led
				if(receivedByte == '-') {
     74c:	8d 32       	cpi	r24, 0x2D	; 45
     74e:	91 f4       	brne	.+36     	; 0x774 <__vector_25+0xca>
					TCCR1A |= (1 << COM1A1);	// enable OCA
     750:	80 91 80 00 	lds	r24, 0x0080
     754:	80 68       	ori	r24, 0x80	; 128
     756:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_red+10;
     75a:	80 91 7a 02 	lds	r24, 0x027A
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_red = current_pwm;
     762:	8f 3f       	cpi	r24, 0xFF	; 255
     764:	91 05       	cpc	r25, r1
     766:	19 f0       	breq	.+6      	; 0x76e <__vector_25+0xc4>
     768:	14 f0       	brlt	.+4      	; 0x76e <__vector_25+0xc4>
     76a:	8f ef       	ldi	r24, 0xFF	; 255
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	80 93 7a 02 	sts	0x027A, r24
     772:	16 c0       	rjmp	.+44     	; 0x7a0 <__vector_25+0xf6>
					OCR1A = pwm_red;
				} else if(receivedByte == '+') {
     774:	8b 32       	cpi	r24, 0x2B	; 43
     776:	09 f0       	breq	.+2      	; 0x77a <__vector_25+0xd0>
     778:	70 c1       	rjmp	.+736    	; 0xa5a <__vector_25+0x3b0>
					current_pwm = pwm_red-10;
     77a:	80 91 7a 02 	lds	r24, 0x027A
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_red = current_pwm;
     782:	97 ff       	sbrs	r25, 7
     784:	02 c0       	rjmp	.+4      	; 0x78a <__vector_25+0xe0>
     786:	80 e0       	ldi	r24, 0x00	; 0
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	80 93 7a 02 	sts	0x027A, r24
					if(pwm_red == 0) {
     78e:	88 23       	and	r24, r24
     790:	39 f4       	brne	.+14     	; 0x7a0 <__vector_25+0xf6>
						TCCR1A &= ~(1 << COM1A1);
     792:	80 91 80 00 	lds	r24, 0x0080
     796:	8f 77       	andi	r24, 0x7F	; 127
     798:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 5);
     79c:	2d 98       	cbi	0x05, 5	; 5
     79e:	60 c1       	rjmp	.+704    	; 0xa60 <__vector_25+0x3b6>
					} else {
						OCR1A = pwm_red;
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	90 93 89 00 	sts	0x0089, r25
     7a6:	80 93 88 00 	sts	0x0088, r24
     7aa:	5a c1       	rjmp	.+692    	; 0xa60 <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 1:	// green led
				if(receivedByte == '-') {
     7ac:	8d 32       	cpi	r24, 0x2D	; 45
     7ae:	91 f4       	brne	.+36     	; 0x7d4 <__vector_25+0x12a>
					TCCR1A |= (1 << COM1B1);	// enable OCB
     7b0:	80 91 80 00 	lds	r24, 0x0080
     7b4:	80 62       	ori	r24, 0x20	; 32
     7b6:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_green+10;
     7ba:	80 91 7b 02 	lds	r24, 0x027B
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_green = current_pwm;
     7c2:	8f 3f       	cpi	r24, 0xFF	; 255
     7c4:	91 05       	cpc	r25, r1
     7c6:	19 f0       	breq	.+6      	; 0x7ce <__vector_25+0x124>
     7c8:	14 f0       	brlt	.+4      	; 0x7ce <__vector_25+0x124>
     7ca:	8f ef       	ldi	r24, 0xFF	; 255
     7cc:	90 e0       	ldi	r25, 0x00	; 0
     7ce:	80 93 7b 02 	sts	0x027B, r24
     7d2:	15 c0       	rjmp	.+42     	; 0x7fe <__vector_25+0x154>
					OCR1B = pwm_green;
				} else if(receivedByte == '+') {
     7d4:	8b 32       	cpi	r24, 0x2B	; 43
     7d6:	c9 f4       	brne	.+50     	; 0x80a <__vector_25+0x160>
					current_pwm = pwm_green-10;
     7d8:	80 91 7b 02 	lds	r24, 0x027B
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_green = current_pwm;
     7e0:	97 ff       	sbrs	r25, 7
     7e2:	02 c0       	rjmp	.+4      	; 0x7e8 <__vector_25+0x13e>
     7e4:	80 e0       	ldi	r24, 0x00	; 0
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	80 93 7b 02 	sts	0x027B, r24
					if(pwm_green == 0) {
     7ec:	88 23       	and	r24, r24
     7ee:	39 f4       	brne	.+14     	; 0x7fe <__vector_25+0x154>
						TCCR1A &= ~(1 << COM1B1);
     7f0:	80 91 80 00 	lds	r24, 0x0080
     7f4:	8f 7d       	andi	r24, 0xDF	; 223
     7f6:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 6);
     7fa:	2e 98       	cbi	0x05, 6	; 5
     7fc:	31 c1       	rjmp	.+610    	; 0xa60 <__vector_25+0x3b6>
					} else {
						OCR1B = pwm_green;
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	90 93 8b 00 	sts	0x008B, r25
     804:	80 93 8a 00 	sts	0x008A, r24
     808:	2b c1       	rjmp	.+598    	; 0xa60 <__vector_25+0x3b6>
					}
				} else {
					choosePeripheral = 1;
     80a:	90 93 79 02 	sts	0x0279, r25
     80e:	28 c1       	rjmp	.+592    	; 0xa60 <__vector_25+0x3b6>
				}
				break;
			case 2: // blue led
				if(receivedByte == '-') {
     810:	8d 32       	cpi	r24, 0x2D	; 45
     812:	91 f4       	brne	.+36     	; 0x838 <__vector_25+0x18e>
					TCCR1A |= (1 << COM1C1);	// enable OCC
     814:	80 91 80 00 	lds	r24, 0x0080
     818:	88 60       	ori	r24, 0x08	; 8
     81a:	80 93 80 00 	sts	0x0080, r24
					current_pwm = pwm_blue+10;
     81e:	80 91 7c 02 	lds	r24, 0x027C
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	0a 96       	adiw	r24, 0x0a	; 10
					if(current_pwm > 255) {
						current_pwm = 255;
					}
					pwm_blue = current_pwm;
     826:	8f 3f       	cpi	r24, 0xFF	; 255
     828:	91 05       	cpc	r25, r1
     82a:	19 f0       	breq	.+6      	; 0x832 <__vector_25+0x188>
     82c:	14 f0       	brlt	.+4      	; 0x832 <__vector_25+0x188>
     82e:	8f ef       	ldi	r24, 0xFF	; 255
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	80 93 7c 02 	sts	0x027C, r24
     836:	16 c0       	rjmp	.+44     	; 0x864 <__vector_25+0x1ba>
					OCR1C = pwm_blue;
				} else if(receivedByte == '+') {
     838:	8b 32       	cpi	r24, 0x2B	; 43
     83a:	09 f0       	breq	.+2      	; 0x83e <__vector_25+0x194>
     83c:	0e c1       	rjmp	.+540    	; 0xa5a <__vector_25+0x3b0>
					current_pwm = pwm_blue-10;
     83e:	80 91 7c 02 	lds	r24, 0x027C
     842:	90 e0       	ldi	r25, 0x00	; 0
     844:	0a 97       	sbiw	r24, 0x0a	; 10
					if(current_pwm < 0) {
						current_pwm = 0;
					}
					pwm_blue = current_pwm;
     846:	97 ff       	sbrs	r25, 7
     848:	02 c0       	rjmp	.+4      	; 0x84e <__vector_25+0x1a4>
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	80 93 7c 02 	sts	0x027C, r24
					if(pwm_blue == 0) {
     852:	88 23       	and	r24, r24
     854:	39 f4       	brne	.+14     	; 0x864 <__vector_25+0x1ba>
						TCCR1A &= ~(1 << COM1C1);
     856:	80 91 80 00 	lds	r24, 0x0080
     85a:	87 7f       	andi	r24, 0xF7	; 247
     85c:	80 93 80 00 	sts	0x0080, r24
						PORTB &= ~(1 << 7);
     860:	2f 98       	cbi	0x05, 7	; 5
     862:	fe c0       	rjmp	.+508    	; 0xa60 <__vector_25+0x3b6>
					} else {
						OCR1C = pwm_blue;
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	90 93 8d 00 	sts	0x008D, r25
     86a:	80 93 8c 00 	sts	0x008C, r24
     86e:	f8 c0       	rjmp	.+496    	; 0xa60 <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 3: // right motor
				if(receivedByte == '+') {
     870:	8b 32       	cpi	r24, 0x2B	; 43
     872:	09 f5       	brne	.+66     	; 0x8b6 <__vector_25+0x20c>
					pwm_right += STEP_MOTORS;
     874:	80 91 eb 02 	lds	r24, 0x02EB
     878:	90 91 ec 02 	lds	r25, 0x02EC
     87c:	a0 91 ed 02 	lds	r26, 0x02ED
     880:	b0 91 ee 02 	lds	r27, 0x02EE
     884:	8c 59       	subi	r24, 0x9C	; 156
     886:	9f 4f       	sbci	r25, 0xFF	; 255
     888:	af 4f       	sbci	r26, 0xFF	; 255
     88a:	bf 4f       	sbci	r27, 0xFF	; 255
     88c:	80 93 eb 02 	sts	0x02EB, r24
     890:	90 93 ec 02 	sts	0x02EC, r25
     894:	a0 93 ed 02 	sts	0x02ED, r26
     898:	b0 93 ee 02 	sts	0x02EE, r27
					if(pwm_right > MAX_MOTORS_PWM) {
     89c:	80 30       	cpi	r24, 0x00	; 0
     89e:	24 e0       	ldi	r18, 0x04	; 4
     8a0:	92 07       	cpc	r25, r18
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	a2 07       	cpc	r26, r18
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	b2 07       	cpc	r27, r18
     8aa:	84 f1       	brlt	.+96     	; 0x90c <__vector_25+0x262>
						pwm_right = MAX_MOTORS_PWM;
     8ac:	8f ef       	ldi	r24, 0xFF	; 255
     8ae:	93 e0       	ldi	r25, 0x03	; 3
     8b0:	a0 e0       	ldi	r26, 0x00	; 0
     8b2:	b0 e0       	ldi	r27, 0x00	; 0
     8b4:	23 c0       	rjmp	.+70     	; 0x8fc <__vector_25+0x252>
					if(pwm_right >= 0) {
						OCR3A = (int)pwm_right;
					} else {
						OCR3B = (int)(-pwm_right);
					}
				} else if(receivedByte == '-') {
     8b6:	8d 32       	cpi	r24, 0x2D	; 45
     8b8:	09 f0       	breq	.+2      	; 0x8bc <__vector_25+0x212>
     8ba:	3f c0       	rjmp	.+126    	; 0x93a <__vector_25+0x290>
					pwm_right -= STEP_MOTORS;
     8bc:	80 91 eb 02 	lds	r24, 0x02EB
     8c0:	90 91 ec 02 	lds	r25, 0x02EC
     8c4:	a0 91 ed 02 	lds	r26, 0x02ED
     8c8:	b0 91 ee 02 	lds	r27, 0x02EE
     8cc:	84 56       	subi	r24, 0x64	; 100
     8ce:	90 40       	sbci	r25, 0x00	; 0
     8d0:	a0 40       	sbci	r26, 0x00	; 0
     8d2:	b0 40       	sbci	r27, 0x00	; 0
     8d4:	80 93 eb 02 	sts	0x02EB, r24
     8d8:	90 93 ec 02 	sts	0x02EC, r25
     8dc:	a0 93 ed 02 	sts	0x02ED, r26
     8e0:	b0 93 ee 02 	sts	0x02EE, r27
					if(pwm_right < -MAX_MOTORS_PWM) {
     8e4:	81 30       	cpi	r24, 0x01	; 1
     8e6:	2c ef       	ldi	r18, 0xFC	; 252
     8e8:	92 07       	cpc	r25, r18
     8ea:	2f ef       	ldi	r18, 0xFF	; 255
     8ec:	a2 07       	cpc	r26, r18
     8ee:	2f ef       	ldi	r18, 0xFF	; 255
     8f0:	b2 07       	cpc	r27, r18
     8f2:	64 f4       	brge	.+24     	; 0x90c <__vector_25+0x262>
						pwm_right = -MAX_MOTORS_PWM;
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	9c ef       	ldi	r25, 0xFC	; 252
     8f8:	af ef       	ldi	r26, 0xFF	; 255
     8fa:	bf ef       	ldi	r27, 0xFF	; 255
     8fc:	80 93 eb 02 	sts	0x02EB, r24
     900:	90 93 ec 02 	sts	0x02EC, r25
     904:	a0 93 ed 02 	sts	0x02ED, r26
     908:	b0 93 ee 02 	sts	0x02EE, r27
					}
					if(pwm_right >= 0) {
     90c:	80 91 eb 02 	lds	r24, 0x02EB
     910:	90 91 ec 02 	lds	r25, 0x02EC
     914:	a0 91 ed 02 	lds	r26, 0x02ED
     918:	b0 91 ee 02 	lds	r27, 0x02EE
     91c:	b7 fd       	sbrc	r27, 7
     91e:	05 c0       	rjmp	.+10     	; 0x92a <__vector_25+0x280>
						OCR3A = (int)pwm_right;		// I set the new value for the output compares here
     920:	90 93 99 00 	sts	0x0099, r25
     924:	80 93 98 00 	sts	0x0098, r24
     928:	9b c0       	rjmp	.+310    	; 0xa60 <__vector_25+0x3b6>
					} else {						// so the next timer interrupt the values are immediately
						OCR3B = (int)(-pwm_right);	// updated
     92a:	90 95       	com	r25
     92c:	81 95       	neg	r24
     92e:	9f 4f       	sbci	r25, 0xFF	; 255
     930:	90 93 9b 00 	sts	0x009B, r25
     934:	80 93 9a 00 	sts	0x009A, r24
     938:	93 c0       	rjmp	.+294    	; 0xa60 <__vector_25+0x3b6>
					}
				} else if(receivedByte == 's') {
     93a:	83 37       	cpi	r24, 0x73	; 115
     93c:	09 f0       	breq	.+2      	; 0x940 <__vector_25+0x296>
     93e:	8d c0       	rjmp	.+282    	; 0xa5a <__vector_25+0x3b0>
					pwm_right = 0;
     940:	10 92 eb 02 	sts	0x02EB, r1
     944:	10 92 ec 02 	sts	0x02EC, r1
     948:	10 92 ed 02 	sts	0x02ED, r1
     94c:	10 92 ee 02 	sts	0x02EE, r1
					OCR3A = 0;
     950:	10 92 99 00 	sts	0x0099, r1
     954:	10 92 98 00 	sts	0x0098, r1
					OCR3B = 0;
     958:	10 92 9b 00 	sts	0x009B, r1
     95c:	10 92 9a 00 	sts	0x009A, r1
     960:	7f c0       	rjmp	.+254    	; 0xa60 <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 4: // left motor
				if(receivedByte == '+') {
     962:	8b 32       	cpi	r24, 0x2B	; 43
     964:	09 f5       	brne	.+66     	; 0x9a8 <__vector_25+0x2fe>
					pwm_left += STEP_MOTORS;
     966:	80 91 ef 02 	lds	r24, 0x02EF
     96a:	90 91 f0 02 	lds	r25, 0x02F0
     96e:	a0 91 f1 02 	lds	r26, 0x02F1
     972:	b0 91 f2 02 	lds	r27, 0x02F2
     976:	8c 59       	subi	r24, 0x9C	; 156
     978:	9f 4f       	sbci	r25, 0xFF	; 255
     97a:	af 4f       	sbci	r26, 0xFF	; 255
     97c:	bf 4f       	sbci	r27, 0xFF	; 255
     97e:	80 93 ef 02 	sts	0x02EF, r24
     982:	90 93 f0 02 	sts	0x02F0, r25
     986:	a0 93 f1 02 	sts	0x02F1, r26
     98a:	b0 93 f2 02 	sts	0x02F2, r27
					if(pwm_left > MAX_MOTORS_PWM) {
     98e:	80 30       	cpi	r24, 0x00	; 0
     990:	24 e0       	ldi	r18, 0x04	; 4
     992:	92 07       	cpc	r25, r18
     994:	20 e0       	ldi	r18, 0x00	; 0
     996:	a2 07       	cpc	r26, r18
     998:	20 e0       	ldi	r18, 0x00	; 0
     99a:	b2 07       	cpc	r27, r18
     99c:	84 f1       	brlt	.+96     	; 0x9fe <__vector_25+0x354>
						pwm_left = MAX_MOTORS_PWM;
     99e:	8f ef       	ldi	r24, 0xFF	; 255
     9a0:	93 e0       	ldi	r25, 0x03	; 3
     9a2:	a0 e0       	ldi	r26, 0x00	; 0
     9a4:	b0 e0       	ldi	r27, 0x00	; 0
     9a6:	23 c0       	rjmp	.+70     	; 0x9ee <__vector_25+0x344>
					if(pwm_left >= 0) {
						OCR4A = pwm_left;
					} else {
						OCR4B = -pwm_left;
					}
				} else if(receivedByte == '-') {
     9a8:	8d 32       	cpi	r24, 0x2D	; 45
     9aa:	09 f0       	breq	.+2      	; 0x9ae <__vector_25+0x304>
     9ac:	3f c0       	rjmp	.+126    	; 0xa2c <__vector_25+0x382>
					pwm_left -= STEP_MOTORS;
     9ae:	80 91 ef 02 	lds	r24, 0x02EF
     9b2:	90 91 f0 02 	lds	r25, 0x02F0
     9b6:	a0 91 f1 02 	lds	r26, 0x02F1
     9ba:	b0 91 f2 02 	lds	r27, 0x02F2
     9be:	84 56       	subi	r24, 0x64	; 100
     9c0:	90 40       	sbci	r25, 0x00	; 0
     9c2:	a0 40       	sbci	r26, 0x00	; 0
     9c4:	b0 40       	sbci	r27, 0x00	; 0
     9c6:	80 93 ef 02 	sts	0x02EF, r24
     9ca:	90 93 f0 02 	sts	0x02F0, r25
     9ce:	a0 93 f1 02 	sts	0x02F1, r26
     9d2:	b0 93 f2 02 	sts	0x02F2, r27
					if(pwm_left < -MAX_MOTORS_PWM) {
     9d6:	81 30       	cpi	r24, 0x01	; 1
     9d8:	2c ef       	ldi	r18, 0xFC	; 252
     9da:	92 07       	cpc	r25, r18
     9dc:	2f ef       	ldi	r18, 0xFF	; 255
     9de:	a2 07       	cpc	r26, r18
     9e0:	2f ef       	ldi	r18, 0xFF	; 255
     9e2:	b2 07       	cpc	r27, r18
     9e4:	64 f4       	brge	.+24     	; 0x9fe <__vector_25+0x354>
						pwm_left = -MAX_MOTORS_PWM;
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	9c ef       	ldi	r25, 0xFC	; 252
     9ea:	af ef       	ldi	r26, 0xFF	; 255
     9ec:	bf ef       	ldi	r27, 0xFF	; 255
     9ee:	80 93 ef 02 	sts	0x02EF, r24
     9f2:	90 93 f0 02 	sts	0x02F0, r25
     9f6:	a0 93 f1 02 	sts	0x02F1, r26
     9fa:	b0 93 f2 02 	sts	0x02F2, r27
					}
					if(pwm_left >= 0) {
     9fe:	80 91 ef 02 	lds	r24, 0x02EF
     a02:	90 91 f0 02 	lds	r25, 0x02F0
     a06:	a0 91 f1 02 	lds	r26, 0x02F1
     a0a:	b0 91 f2 02 	lds	r27, 0x02F2
     a0e:	b7 fd       	sbrc	r27, 7
     a10:	05 c0       	rjmp	.+10     	; 0xa1c <__vector_25+0x372>
						OCR4A = pwm_left;
     a12:	90 93 a9 00 	sts	0x00A9, r25
     a16:	80 93 a8 00 	sts	0x00A8, r24
     a1a:	22 c0       	rjmp	.+68     	; 0xa60 <__vector_25+0x3b6>
					} else {
						OCR4B = -pwm_left;
     a1c:	90 95       	com	r25
     a1e:	81 95       	neg	r24
     a20:	9f 4f       	sbci	r25, 0xFF	; 255
     a22:	90 93 ab 00 	sts	0x00AB, r25
     a26:	80 93 aa 00 	sts	0x00AA, r24
     a2a:	1a c0       	rjmp	.+52     	; 0xa60 <__vector_25+0x3b6>
					}
				} else if(receivedByte == 's') {
     a2c:	83 37       	cpi	r24, 0x73	; 115
     a2e:	a9 f4       	brne	.+42     	; 0xa5a <__vector_25+0x3b0>
					pwm_left = 0;
     a30:	10 92 ef 02 	sts	0x02EF, r1
     a34:	10 92 f0 02 	sts	0x02F0, r1
     a38:	10 92 f1 02 	sts	0x02F1, r1
     a3c:	10 92 f2 02 	sts	0x02F2, r1
					OCR4A = 0;
     a40:	10 92 a9 00 	sts	0x00A9, r1
     a44:	10 92 a8 00 	sts	0x00A8, r1
					OCR4B = 0;
     a48:	10 92 ab 00 	sts	0x00AB, r1
     a4c:	10 92 aa 00 	sts	0x00AA, r1
     a50:	07 c0       	rjmp	.+14     	; 0xa60 <__vector_25+0x3b6>
				} else {
					choosePeripheral = 1;
				}
				break;
			case 5: // adc
				if(receivedByte == 's') {
     a52:	83 37       	cpi	r24, 0x73	; 115
     a54:	29 f4       	brne	.+10     	; 0xa60 <__vector_25+0x3b6>
					sendAdcValues = 0;
     a56:	10 92 f5 02 	sts	0x02F5, r1
					choosePeripheral = 1;
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	80 93 79 02 	sts	0x0279, r24

	}



}
     a60:	bf 91       	pop	r27
     a62:	af 91       	pop	r26
     a64:	9f 91       	pop	r25
     a66:	8f 91       	pop	r24
     a68:	2f 91       	pop	r18
     a6a:	0f 90       	pop	r0
     a6c:	0f be       	out	0x3f, r0	; 63
     a6e:	0f 90       	pop	r0
     a70:	1f 90       	pop	r1
     a72:	18 95       	reti

00000a74 <initExternalInterrupt>:

void initExternalInterrupt() {
	
	
	
}
     a74:	08 95       	ret

00000a76 <initPeripherals>:


void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
     a76:	f8 94       	cli

	initPorts();
     a78:	0e 94 93 00 	call	0x126	; 0x126 <initPorts>
	initAdc();
     a7c:	0e 94 b0 00 	call	0x160	; 0x160 <initAdc>
	initPwm();
     a80:	0e 94 83 01 	call	0x306	; 0x306 <initPwm>
	initSPI();
     a84:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <initSPI>
	mirf_init();
     a88:	0e 94 6f 0a 	call	0x14de	; 0x14de <mirf_init>
	initUsart();
     a8c:	0e 94 39 03 	call	0x672	; 0x672 <initUsart>
	initExternalInterrupt();

	sei();			// enable global interrupts
     a90:	78 94       	sei

	

}
     a92:	08 95       	ret

00000a94 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	90 91 f6 02 	lds	r25, 0x02F6
     a9a:	89 1b       	sub	r24, r25
     a9c:	80 93 f6 02 	sts	0x02F6, r24

	if(blinkState) {
     aa0:	88 23       	and	r24, r24
     aa2:	61 f0       	breq	.+24     	; 0xabc <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// enable OCC
     aa4:	80 91 80 00 	lds	r24, 0x0080
     aa8:	88 60       	ori	r24, 0x08	; 8
     aaa:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
     aae:	8f ef       	ldi	r24, 0xFF	; 255
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	90 93 8d 00 	sts	0x008D, r25
     ab6:	80 93 8c 00 	sts	0x008C, r24
     aba:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);
     abc:	80 91 80 00 	lds	r24, 0x0080
     ac0:	87 7f       	andi	r24, 0xF7	; 247
     ac2:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);
     ac6:	2f 98       	cbi	0x05, 7	; 5
     ac8:	08 95       	ret

00000aca <updateRedLed>:

}

void updateRedLed(unsigned char value) {

	if(value == 0) {
     aca:	88 23       	and	r24, r24
     acc:	39 f4       	brne	.+14     	; 0xadc <updateRedLed+0x12>
		TCCR1A &= ~(1 << COM1A1);
     ace:	80 91 80 00 	lds	r24, 0x0080
     ad2:	8f 77       	andi	r24, 0x7F	; 127
     ad4:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);
     ad8:	2d 98       	cbi	0x05, 5	; 5
     ada:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);
     adc:	90 91 80 00 	lds	r25, 0x0080
     ae0:	90 68       	ori	r25, 0x80	; 128
     ae2:	90 93 80 00 	sts	0x0080, r25
		OCR1A = value;
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	90 93 89 00 	sts	0x0089, r25
     aec:	80 93 88 00 	sts	0x0088, r24
     af0:	08 95       	ret

00000af2 <updateGreenLed>:

}

void updateGreenLed(unsigned char value) {

	if(value == 0) {
     af2:	88 23       	and	r24, r24
     af4:	39 f4       	brne	.+14     	; 0xb04 <updateGreenLed+0x12>
		TCCR1A &= ~(1 << COM1B1);
     af6:	80 91 80 00 	lds	r24, 0x0080
     afa:	8f 7d       	andi	r24, 0xDF	; 223
     afc:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);
     b00:	2e 98       	cbi	0x05, 6	; 5
     b02:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1B1);
     b04:	90 91 80 00 	lds	r25, 0x0080
     b08:	90 62       	ori	r25, 0x20	; 32
     b0a:	90 93 80 00 	sts	0x0080, r25
		OCR1B = value;
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	90 93 8b 00 	sts	0x008B, r25
     b14:	80 93 8a 00 	sts	0x008A, r24
     b18:	08 95       	ret

00000b1a <updateBlueLed>:

}

void updateBlueLed(unsigned char value) {

	if(value == 0) {
     b1a:	88 23       	and	r24, r24
     b1c:	39 f4       	brne	.+14     	; 0xb2c <updateBlueLed+0x12>
		TCCR1A &= ~(1 << COM1C1);
     b1e:	80 91 80 00 	lds	r24, 0x0080
     b22:	87 7f       	andi	r24, 0xF7	; 247
     b24:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);
     b28:	2f 98       	cbi	0x05, 7	; 5
     b2a:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);
     b2c:	90 91 80 00 	lds	r25, 0x0080
     b30:	98 60       	ori	r25, 0x08	; 8
     b32:	90 93 80 00 	sts	0x0080, r25
		OCR1C = value;
     b36:	90 e0       	ldi	r25, 0x00	; 0
     b38:	90 93 8d 00 	sts	0x008D, r25
     b3c:	80 93 8c 00 	sts	0x008C, r24
     b40:	08 95       	ret

00000b42 <main>:
	}

}

int main(void) {
     b42:	2f 92       	push	r2
     b44:	3f 92       	push	r3
     b46:	4f 92       	push	r4
     b48:	5f 92       	push	r5
     b4a:	6f 92       	push	r6
     b4c:	7f 92       	push	r7
     b4e:	8f 92       	push	r8
     b50:	9f 92       	push	r9
     b52:	af 92       	push	r10
     b54:	bf 92       	push	r11
     b56:	df 92       	push	r13
     b58:	ef 92       	push	r14
     b5a:	ff 92       	push	r15
     b5c:	0f 93       	push	r16
     b5e:	1f 93       	push	r17
     b60:	df 93       	push	r29
     b62:	cf 93       	push	r28
     b64:	0f 92       	push	r0
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62

	unsigned char debugData = 0xAA;
	unsigned int i = 0;
	unsigned char packetId = 0;
     b6a:	19 82       	std	Y+1, r1	; 0x01
	choosePeripheral = 1;
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	80 93 79 02 	sts	0x0279, r24
	channelIndex = 0;
     b72:	10 92 87 02 	sts	0x0287, r1

	initPeripherals();
     b76:	0e 94 3b 05 	call	0xa76	; 0xa76 <initPeripherals>

	e_start_agendas_processing();
     b7a:	0e 94 c7 0a 	call	0x158e	; 0x158e <e_start_agendas_processing>
	//e_activate_agenda(toggleBlueLed, 10000);		// every 1 seconds
	e_init_remote_control();
     b7e:	0e 94 a9 0c 	call	0x1952	; 0x1952 <e_init_remote_control>

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
					pwm_left -= STEP_MOTORS;
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
    	            if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     b82:	81 e0       	ldi	r24, 0x01	; 1
     b84:	e8 2e       	mov	r14, r24
     b86:	8c ef       	ldi	r24, 0xFC	; 252
     b88:	f8 2e       	mov	r15, r24
     b8a:	8f ef       	ldi	r24, 0xFF	; 255
     b8c:	08 2f       	mov	r16, r24
     b8e:	8f ef       	ldi	r24, 0xFF	; 255
     b90:	18 2f       	mov	r17, r24
					break;

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
					pwm_left -= STEP_MOTORS;
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     b92:	bf ef       	ldi	r27, 0xFF	; 255
     b94:	8b 2e       	mov	r8, r27
     b96:	b3 e0       	ldi	r27, 0x03	; 3
     b98:	9b 2e       	mov	r9, r27
     b9a:	a1 2c       	mov	r10, r1
     b9c:	b1 2c       	mov	r11, r1
					} else if(colorState==3) {	// turn on white
						pwm_blue = 0;
						pwm_green = 0;
						pwm_red = 0;
					} else if(colorState==4) {	// turn off
						pwm_blue = MAX_LEDS_PWM;
     b9e:	dd 24       	eor	r13, r13
     ba0:	da 94       	dec	r13
		

			for(i=0; i<3; i++) {
				dataLED[i]=rfData[i]&0xFF;
			}
			pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
     ba2:	af ef       	ldi	r26, 0xFF	; 255
     ba4:	4a 2e       	mov	r4, r26
     ba6:	51 2c       	mov	r5, r1
     ba8:	f4 e6       	ldi	r31, 0x64	; 100
     baa:	2f 2e       	mov	r2, r31
     bac:	31 2c       	mov	r3, r1
		//} else {
		//	PORTB &= 0x7F;	
		//}


		ir_move = e_get_data();
     bae:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <e_get_data>
     bb2:	80 93 f7 02 	sts	0x02F7, r24

		if(command_received) {
     bb6:	90 91 00 03 	lds	r25, 0x0300
     bba:	99 23       	and	r25, r25
     bbc:	09 f4       	brne	.+2      	; 0xbc0 <main+0x7e>
     bbe:	76 c2       	rjmp	.+1260   	; 0x10ac <main+0x56a>

			command_received = 0;
     bc0:	10 92 00 03 	sts	0x0300, r1

			//usartTransmit(ir_move);


			switch(ir_move) {
     bc4:	84 30       	cpi	r24, 0x04	; 4
     bc6:	09 f4       	brne	.+2      	; 0xbca <main+0x88>
     bc8:	33 c1       	rjmp	.+614    	; 0xe30 <main+0x2ee>
     bca:	85 30       	cpi	r24, 0x05	; 5
     bcc:	60 f4       	brcc	.+24     	; 0xbe6 <main+0xa4>
     bce:	81 30       	cpi	r24, 0x01	; 1
     bd0:	09 f4       	brne	.+2      	; 0xbd4 <main+0x92>
     bd2:	96 c1       	rjmp	.+812    	; 0xf00 <main+0x3be>
     bd4:	81 30       	cpi	r24, 0x01	; 1
     bd6:	08 f4       	brcc	.+2      	; 0xbda <main+0x98>
     bd8:	05 c2       	rjmp	.+1034   	; 0xfe4 <main+0x4a2>
     bda:	82 30       	cpi	r24, 0x02	; 2
     bdc:	39 f1       	breq	.+78     	; 0xc2c <main+0xea>
     bde:	83 30       	cpi	r24, 0x03	; 3
     be0:	09 f0       	breq	.+2      	; 0xbe4 <main+0xa2>
     be2:	38 c2       	rjmp	.+1136   	; 0x1054 <main+0x512>
     be4:	67 c1       	rjmp	.+718    	; 0xeb4 <main+0x372>
     be6:	87 30       	cpi	r24, 0x07	; 7
     be8:	09 f4       	brne	.+2      	; 0xbec <main+0xaa>
     bea:	d6 c1       	rjmp	.+940    	; 0xf98 <main+0x456>
     bec:	88 30       	cpi	r24, 0x08	; 8
     bee:	30 f4       	brcc	.+12     	; 0xbfc <main+0xba>
     bf0:	85 30       	cpi	r24, 0x05	; 5
     bf2:	59 f0       	breq	.+22     	; 0xc0a <main+0xc8>
     bf4:	86 30       	cpi	r24, 0x06	; 6
     bf6:	09 f0       	breq	.+2      	; 0xbfa <main+0xb8>
     bf8:	2d c2       	rjmp	.+1114   	; 0x1054 <main+0x512>
     bfa:	d8 c0       	rjmp	.+432    	; 0xdac <main+0x26a>
     bfc:	88 30       	cpi	r24, 0x08	; 8
     bfe:	09 f4       	brne	.+2      	; 0xc02 <main+0xc0>
     c00:	75 c0       	rjmp	.+234    	; 0xcec <main+0x1aa>
     c02:	89 30       	cpi	r24, 0x09	; 9
     c04:	09 f0       	breq	.+2      	; 0xc08 <main+0xc6>
     c06:	26 c2       	rjmp	.+1100   	; 0x1054 <main+0x512>
     c08:	a1 c1       	rjmp	.+834    	; 0xf4c <main+0x40a>

				case 5:	// stop motors
					pwm_right = 0;
     c0a:	10 92 eb 02 	sts	0x02EB, r1
     c0e:	10 92 ec 02 	sts	0x02EC, r1
     c12:	10 92 ed 02 	sts	0x02ED, r1
     c16:	10 92 ee 02 	sts	0x02EE, r1
					pwm_left = 0;
     c1a:	10 92 ef 02 	sts	0x02EF, r1
     c1e:	10 92 f0 02 	sts	0x02F0, r1
     c22:	10 92 f1 02 	sts	0x02F1, r1
     c26:	10 92 f2 02 	sts	0x02F2, r1
					break;
     c2a:	14 c2       	rjmp	.+1064   	; 0x1054 <main+0x512>

				case 2:	// both motors forward
					if(pwm_right > pwm_left) {
     c2c:	20 91 eb 02 	lds	r18, 0x02EB
     c30:	30 91 ec 02 	lds	r19, 0x02EC
     c34:	40 91 ed 02 	lds	r20, 0x02ED
     c38:	50 91 ee 02 	lds	r21, 0x02EE
     c3c:	80 91 ef 02 	lds	r24, 0x02EF
     c40:	90 91 f0 02 	lds	r25, 0x02F0
     c44:	a0 91 f1 02 	lds	r26, 0x02F1
     c48:	b0 91 f2 02 	lds	r27, 0x02F2
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	a4 07       	cpc	r26, r20
     c52:	b5 07       	cpc	r27, r21
     c54:	4c f4       	brge	.+18     	; 0xc68 <main+0x126>
						pwm_left = pwm_right;
     c56:	20 93 ef 02 	sts	0x02EF, r18
     c5a:	30 93 f0 02 	sts	0x02F0, r19
     c5e:	40 93 f1 02 	sts	0x02F1, r20
     c62:	50 93 f2 02 	sts	0x02F2, r21
     c66:	08 c0       	rjmp	.+16     	; 0xc78 <main+0x136>
					} else {
						pwm_right = pwm_left;
     c68:	80 93 eb 02 	sts	0x02EB, r24
     c6c:	90 93 ec 02 	sts	0x02EC, r25
     c70:	a0 93 ed 02 	sts	0x02ED, r26
     c74:	b0 93 ee 02 	sts	0x02EE, r27
					}
					pwm_right += STEP_MOTORS;
     c78:	20 91 eb 02 	lds	r18, 0x02EB
     c7c:	30 91 ec 02 	lds	r19, 0x02EC
     c80:	40 91 ed 02 	lds	r20, 0x02ED
     c84:	50 91 ee 02 	lds	r21, 0x02EE
     c88:	2c 59       	subi	r18, 0x9C	; 156
     c8a:	3f 4f       	sbci	r19, 0xFF	; 255
     c8c:	4f 4f       	sbci	r20, 0xFF	; 255
     c8e:	5f 4f       	sbci	r21, 0xFF	; 255
     c90:	20 93 eb 02 	sts	0x02EB, r18
     c94:	30 93 ec 02 	sts	0x02EC, r19
     c98:	40 93 ed 02 	sts	0x02ED, r20
     c9c:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left += STEP_MOTORS;
     ca0:	80 91 ef 02 	lds	r24, 0x02EF
     ca4:	90 91 f0 02 	lds	r25, 0x02F0
     ca8:	a0 91 f1 02 	lds	r26, 0x02F1
     cac:	b0 91 f2 02 	lds	r27, 0x02F2
     cb0:	8c 59       	subi	r24, 0x9C	; 156
     cb2:	9f 4f       	sbci	r25, 0xFF	; 255
     cb4:	af 4f       	sbci	r26, 0xFF	; 255
     cb6:	bf 4f       	sbci	r27, 0xFF	; 255
     cb8:	80 93 ef 02 	sts	0x02EF, r24
     cbc:	90 93 f0 02 	sts	0x02F0, r25
     cc0:	a0 93 f1 02 	sts	0x02F1, r26
     cc4:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right > MAX_MOTORS_PWM) pwm_right = MAX_MOTORS_PWM;
     cc8:	20 30       	cpi	r18, 0x00	; 0
     cca:	64 e0       	ldi	r22, 0x04	; 4
     ccc:	36 07       	cpc	r19, r22
     cce:	60 e0       	ldi	r22, 0x00	; 0
     cd0:	46 07       	cpc	r20, r22
     cd2:	60 e0       	ldi	r22, 0x00	; 0
     cd4:	56 07       	cpc	r21, r22
     cd6:	0c f4       	brge	.+2      	; 0xcda <main+0x198>
     cd8:	a1 c0       	rjmp	.+322    	; 0xe1c <main+0x2da>
     cda:	80 92 eb 02 	sts	0x02EB, r8
     cde:	90 92 ec 02 	sts	0x02EC, r9
     ce2:	a0 92 ed 02 	sts	0x02ED, r10
     ce6:	b0 92 ee 02 	sts	0x02EE, r11
     cea:	98 c0       	rjmp	.+304    	; 0xe1c <main+0x2da>
    	            if (pwm_left > MAX_MOTORS_PWM) pwm_left = MAX_MOTORS_PWM;
               		break;

				case 8:	// both motors backward
					if(pwm_right < pwm_left) {
     cec:	20 91 eb 02 	lds	r18, 0x02EB
     cf0:	30 91 ec 02 	lds	r19, 0x02EC
     cf4:	40 91 ed 02 	lds	r20, 0x02ED
     cf8:	50 91 ee 02 	lds	r21, 0x02EE
     cfc:	80 91 ef 02 	lds	r24, 0x02EF
     d00:	90 91 f0 02 	lds	r25, 0x02F0
     d04:	a0 91 f1 02 	lds	r26, 0x02F1
     d08:	b0 91 f2 02 	lds	r27, 0x02F2
     d0c:	28 17       	cp	r18, r24
     d0e:	39 07       	cpc	r19, r25
     d10:	4a 07       	cpc	r20, r26
     d12:	5b 07       	cpc	r21, r27
     d14:	4c f4       	brge	.+18     	; 0xd28 <main+0x1e6>
						pwm_left  = pwm_right;
     d16:	20 93 ef 02 	sts	0x02EF, r18
     d1a:	30 93 f0 02 	sts	0x02F0, r19
     d1e:	40 93 f1 02 	sts	0x02F1, r20
     d22:	50 93 f2 02 	sts	0x02F2, r21
     d26:	08 c0       	rjmp	.+16     	; 0xd38 <main+0x1f6>
					} else {
						pwm_right = pwm_left;
     d28:	80 93 eb 02 	sts	0x02EB, r24
     d2c:	90 93 ec 02 	sts	0x02EC, r25
     d30:	a0 93 ed 02 	sts	0x02ED, r26
     d34:	b0 93 ee 02 	sts	0x02EE, r27
					}
					pwm_right -= STEP_MOTORS;
     d38:	20 91 eb 02 	lds	r18, 0x02EB
     d3c:	30 91 ec 02 	lds	r19, 0x02EC
     d40:	40 91 ed 02 	lds	r20, 0x02ED
     d44:	50 91 ee 02 	lds	r21, 0x02EE
     d48:	24 56       	subi	r18, 0x64	; 100
     d4a:	30 40       	sbci	r19, 0x00	; 0
     d4c:	40 40       	sbci	r20, 0x00	; 0
     d4e:	50 40       	sbci	r21, 0x00	; 0
     d50:	20 93 eb 02 	sts	0x02EB, r18
     d54:	30 93 ec 02 	sts	0x02EC, r19
     d58:	40 93 ed 02 	sts	0x02ED, r20
     d5c:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left -= STEP_MOTORS;
     d60:	80 91 ef 02 	lds	r24, 0x02EF
     d64:	90 91 f0 02 	lds	r25, 0x02F0
     d68:	a0 91 f1 02 	lds	r26, 0x02F1
     d6c:	b0 91 f2 02 	lds	r27, 0x02F2
     d70:	84 56       	subi	r24, 0x64	; 100
     d72:	90 40       	sbci	r25, 0x00	; 0
     d74:	a0 40       	sbci	r26, 0x00	; 0
     d76:	b0 40       	sbci	r27, 0x00	; 0
     d78:	80 93 ef 02 	sts	0x02EF, r24
     d7c:	90 93 f0 02 	sts	0x02F0, r25
     d80:	a0 93 f1 02 	sts	0x02F1, r26
     d84:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right < -MAX_MOTORS_PWM) pwm_right = -MAX_MOTORS_PWM;
     d88:	21 30       	cpi	r18, 0x01	; 1
     d8a:	6c ef       	ldi	r22, 0xFC	; 252
     d8c:	36 07       	cpc	r19, r22
     d8e:	6f ef       	ldi	r22, 0xFF	; 255
     d90:	46 07       	cpc	r20, r22
     d92:	6f ef       	ldi	r22, 0xFF	; 255
     d94:	56 07       	cpc	r21, r22
     d96:	0c f0       	brlt	.+2      	; 0xd9a <main+0x258>
     d98:	83 c0       	rjmp	.+262    	; 0xea0 <main+0x35e>
     d9a:	e0 92 eb 02 	sts	0x02EB, r14
     d9e:	f0 92 ec 02 	sts	0x02EC, r15
     da2:	00 93 ed 02 	sts	0x02ED, r16
     da6:	10 93 ee 02 	sts	0x02EE, r17
     daa:	7a c0       	rjmp	.+244    	; 0xea0 <main+0x35e>
    	            if (pwm_left < -MAX_MOTORS_PWM) pwm_left = -MAX_MOTORS_PWM;
                  	break;

				case 6:	// both motors right
					pwm_right -= STEP_MOTORS;
     dac:	20 91 eb 02 	lds	r18, 0x02EB
     db0:	30 91 ec 02 	lds	r19, 0x02EC
     db4:	40 91 ed 02 	lds	r20, 0x02ED
     db8:	50 91 ee 02 	lds	r21, 0x02EE
     dbc:	24 56       	subi	r18, 0x64	; 100
     dbe:	30 40       	sbci	r19, 0x00	; 0
     dc0:	40 40       	sbci	r20, 0x00	; 0
     dc2:	50 40       	sbci	r21, 0x00	; 0
     dc4:	20 93 eb 02 	sts	0x02EB, r18
     dc8:	30 93 ec 02 	sts	0x02EC, r19
     dcc:	40 93 ed 02 	sts	0x02ED, r20
     dd0:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left += STEP_MOTORS;
     dd4:	80 91 ef 02 	lds	r24, 0x02EF
     dd8:	90 91 f0 02 	lds	r25, 0x02F0
     ddc:	a0 91 f1 02 	lds	r26, 0x02F1
     de0:	b0 91 f2 02 	lds	r27, 0x02F2
     de4:	8c 59       	subi	r24, 0x9C	; 156
     de6:	9f 4f       	sbci	r25, 0xFF	; 255
     de8:	af 4f       	sbci	r26, 0xFF	; 255
     dea:	bf 4f       	sbci	r27, 0xFF	; 255
     dec:	80 93 ef 02 	sts	0x02EF, r24
     df0:	90 93 f0 02 	sts	0x02F0, r25
     df4:	a0 93 f1 02 	sts	0x02F1, r26
     df8:	b0 93 f2 02 	sts	0x02F2, r27
                	if (pwm_right<-MAX_MOTORS_PWM) pwm_right=-MAX_MOTORS_PWM;
     dfc:	21 30       	cpi	r18, 0x01	; 1
     dfe:	6c ef       	ldi	r22, 0xFC	; 252
     e00:	36 07       	cpc	r19, r22
     e02:	6f ef       	ldi	r22, 0xFF	; 255
     e04:	46 07       	cpc	r20, r22
     e06:	6f ef       	ldi	r22, 0xFF	; 255
     e08:	56 07       	cpc	r21, r22
     e0a:	44 f4       	brge	.+16     	; 0xe1c <main+0x2da>
     e0c:	e0 92 eb 02 	sts	0x02EB, r14
     e10:	f0 92 ec 02 	sts	0x02EC, r15
     e14:	00 93 ed 02 	sts	0x02ED, r16
     e18:	10 93 ee 02 	sts	0x02EE, r17
                	if (pwm_left>MAX_MOTORS_PWM) pwm_left=MAX_MOTORS_PWM;
     e1c:	80 30       	cpi	r24, 0x00	; 0
     e1e:	24 e0       	ldi	r18, 0x04	; 4
     e20:	92 07       	cpc	r25, r18
     e22:	20 e0       	ldi	r18, 0x00	; 0
     e24:	a2 07       	cpc	r26, r18
     e26:	20 e0       	ldi	r18, 0x00	; 0
     e28:	b2 07       	cpc	r27, r18
     e2a:	0c f4       	brge	.+2      	; 0xe2e <main+0x2ec>
     e2c:	13 c1       	rjmp	.+550    	; 0x1054 <main+0x512>
     e2e:	5f c0       	rjmp	.+190    	; 0xeee <main+0x3ac>
					break;

				case 4:	// both motors left
					pwm_right += STEP_MOTORS;
     e30:	20 91 eb 02 	lds	r18, 0x02EB
     e34:	30 91 ec 02 	lds	r19, 0x02EC
     e38:	40 91 ed 02 	lds	r20, 0x02ED
     e3c:	50 91 ee 02 	lds	r21, 0x02EE
     e40:	2c 59       	subi	r18, 0x9C	; 156
     e42:	3f 4f       	sbci	r19, 0xFF	; 255
     e44:	4f 4f       	sbci	r20, 0xFF	; 255
     e46:	5f 4f       	sbci	r21, 0xFF	; 255
     e48:	20 93 eb 02 	sts	0x02EB, r18
     e4c:	30 93 ec 02 	sts	0x02EC, r19
     e50:	40 93 ed 02 	sts	0x02ED, r20
     e54:	50 93 ee 02 	sts	0x02EE, r21
					pwm_left -= STEP_MOTORS;
     e58:	80 91 ef 02 	lds	r24, 0x02EF
     e5c:	90 91 f0 02 	lds	r25, 0x02F0
     e60:	a0 91 f1 02 	lds	r26, 0x02F1
     e64:	b0 91 f2 02 	lds	r27, 0x02F2
     e68:	84 56       	subi	r24, 0x64	; 100
     e6a:	90 40       	sbci	r25, 0x00	; 0
     e6c:	a0 40       	sbci	r26, 0x00	; 0
     e6e:	b0 40       	sbci	r27, 0x00	; 0
     e70:	80 93 ef 02 	sts	0x02EF, r24
     e74:	90 93 f0 02 	sts	0x02F0, r25
     e78:	a0 93 f1 02 	sts	0x02F1, r26
     e7c:	b0 93 f2 02 	sts	0x02F2, r27
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     e80:	20 30       	cpi	r18, 0x00	; 0
     e82:	64 e0       	ldi	r22, 0x04	; 4
     e84:	36 07       	cpc	r19, r22
     e86:	60 e0       	ldi	r22, 0x00	; 0
     e88:	46 07       	cpc	r20, r22
     e8a:	60 e0       	ldi	r22, 0x00	; 0
     e8c:	56 07       	cpc	r21, r22
     e8e:	44 f0       	brlt	.+16     	; 0xea0 <main+0x35e>
     e90:	80 92 eb 02 	sts	0x02EB, r8
     e94:	90 92 ec 02 	sts	0x02EC, r9
     e98:	a0 92 ed 02 	sts	0x02ED, r10
     e9c:	b0 92 ee 02 	sts	0x02EE, r11
    	            if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     ea0:	81 30       	cpi	r24, 0x01	; 1
     ea2:	2c ef       	ldi	r18, 0xFC	; 252
     ea4:	92 07       	cpc	r25, r18
     ea6:	2f ef       	ldi	r18, 0xFF	; 255
     ea8:	a2 07       	cpc	r26, r18
     eaa:	2f ef       	ldi	r18, 0xFF	; 255
     eac:	b2 07       	cpc	r27, r18
     eae:	0c f0       	brlt	.+2      	; 0xeb2 <main+0x370>
     eb0:	d1 c0       	rjmp	.+418    	; 0x1054 <main+0x512>
     eb2:	69 c0       	rjmp	.+210    	; 0xf86 <main+0x444>
					break;

				case 3:	// left motor forward
					pwm_left += STEP_MOTORS;
     eb4:	80 91 ef 02 	lds	r24, 0x02EF
     eb8:	90 91 f0 02 	lds	r25, 0x02F0
     ebc:	a0 91 f1 02 	lds	r26, 0x02F1
     ec0:	b0 91 f2 02 	lds	r27, 0x02F2
     ec4:	8c 59       	subi	r24, 0x9C	; 156
     ec6:	9f 4f       	sbci	r25, 0xFF	; 255
     ec8:	af 4f       	sbci	r26, 0xFF	; 255
     eca:	bf 4f       	sbci	r27, 0xFF	; 255
     ecc:	80 93 ef 02 	sts	0x02EF, r24
     ed0:	90 93 f0 02 	sts	0x02F0, r25
     ed4:	a0 93 f1 02 	sts	0x02F1, r26
     ed8:	b0 93 f2 02 	sts	0x02F2, r27
                	if (pwm_left>MAX_MOTORS_PWM) pwm_left=MAX_MOTORS_PWM;
     edc:	80 30       	cpi	r24, 0x00	; 0
     ede:	64 e0       	ldi	r22, 0x04	; 4
     ee0:	96 07       	cpc	r25, r22
     ee2:	60 e0       	ldi	r22, 0x00	; 0
     ee4:	a6 07       	cpc	r26, r22
     ee6:	60 e0       	ldi	r22, 0x00	; 0
     ee8:	b6 07       	cpc	r27, r22
     eea:	0c f4       	brge	.+2      	; 0xeee <main+0x3ac>
     eec:	b3 c0       	rjmp	.+358    	; 0x1054 <main+0x512>
     eee:	80 92 ef 02 	sts	0x02EF, r8
     ef2:	90 92 f0 02 	sts	0x02F0, r9
     ef6:	a0 92 f1 02 	sts	0x02F1, r10
     efa:	b0 92 f2 02 	sts	0x02F2, r11
     efe:	aa c0       	rjmp	.+340    	; 0x1054 <main+0x512>
					break;

				case 1:	// right motor forward
					pwm_right += STEP_MOTORS;
     f00:	80 91 eb 02 	lds	r24, 0x02EB
     f04:	90 91 ec 02 	lds	r25, 0x02EC
     f08:	a0 91 ed 02 	lds	r26, 0x02ED
     f0c:	b0 91 ee 02 	lds	r27, 0x02EE
     f10:	8c 59       	subi	r24, 0x9C	; 156
     f12:	9f 4f       	sbci	r25, 0xFF	; 255
     f14:	af 4f       	sbci	r26, 0xFF	; 255
     f16:	bf 4f       	sbci	r27, 0xFF	; 255
     f18:	80 93 eb 02 	sts	0x02EB, r24
     f1c:	90 93 ec 02 	sts	0x02EC, r25
     f20:	a0 93 ed 02 	sts	0x02ED, r26
     f24:	b0 93 ee 02 	sts	0x02EE, r27
	                if (pwm_right>MAX_MOTORS_PWM) pwm_right=MAX_MOTORS_PWM;
     f28:	80 30       	cpi	r24, 0x00	; 0
     f2a:	24 e0       	ldi	r18, 0x04	; 4
     f2c:	92 07       	cpc	r25, r18
     f2e:	20 e0       	ldi	r18, 0x00	; 0
     f30:	a2 07       	cpc	r26, r18
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	b2 07       	cpc	r27, r18
     f36:	0c f4       	brge	.+2      	; 0xf3a <main+0x3f8>
     f38:	8d c0       	rjmp	.+282    	; 0x1054 <main+0x512>
     f3a:	80 92 eb 02 	sts	0x02EB, r8
     f3e:	90 92 ec 02 	sts	0x02EC, r9
     f42:	a0 92 ed 02 	sts	0x02ED, r10
     f46:	b0 92 ee 02 	sts	0x02EE, r11
     f4a:	84 c0       	rjmp	.+264    	; 0x1054 <main+0x512>
					break;

				case 9:	// left motor backward
					pwm_left -= STEP_MOTORS;
     f4c:	80 91 ef 02 	lds	r24, 0x02EF
     f50:	90 91 f0 02 	lds	r25, 0x02F0
     f54:	a0 91 f1 02 	lds	r26, 0x02F1
     f58:	b0 91 f2 02 	lds	r27, 0x02F2
     f5c:	84 56       	subi	r24, 0x64	; 100
     f5e:	90 40       	sbci	r25, 0x00	; 0
     f60:	a0 40       	sbci	r26, 0x00	; 0
     f62:	b0 40       	sbci	r27, 0x00	; 0
     f64:	80 93 ef 02 	sts	0x02EF, r24
     f68:	90 93 f0 02 	sts	0x02F0, r25
     f6c:	a0 93 f1 02 	sts	0x02F1, r26
     f70:	b0 93 f2 02 	sts	0x02F2, r27
            	    if (pwm_left<-MAX_MOTORS_PWM) pwm_left=-MAX_MOTORS_PWM;
     f74:	81 30       	cpi	r24, 0x01	; 1
     f76:	6c ef       	ldi	r22, 0xFC	; 252
     f78:	96 07       	cpc	r25, r22
     f7a:	6f ef       	ldi	r22, 0xFF	; 255
     f7c:	a6 07       	cpc	r26, r22
     f7e:	6f ef       	ldi	r22, 0xFF	; 255
     f80:	b6 07       	cpc	r27, r22
     f82:	0c f0       	brlt	.+2      	; 0xf86 <main+0x444>
     f84:	67 c0       	rjmp	.+206    	; 0x1054 <main+0x512>
     f86:	e0 92 ef 02 	sts	0x02EF, r14
     f8a:	f0 92 f0 02 	sts	0x02F0, r15
     f8e:	00 93 f1 02 	sts	0x02F1, r16
     f92:	10 93 f2 02 	sts	0x02F2, r17
     f96:	5e c0       	rjmp	.+188    	; 0x1054 <main+0x512>
					break;

				case 7:	// right motor backward
					pwm_right -= STEP_MOTORS;
     f98:	80 91 eb 02 	lds	r24, 0x02EB
     f9c:	90 91 ec 02 	lds	r25, 0x02EC
     fa0:	a0 91 ed 02 	lds	r26, 0x02ED
     fa4:	b0 91 ee 02 	lds	r27, 0x02EE
     fa8:	84 56       	subi	r24, 0x64	; 100
     faa:	90 40       	sbci	r25, 0x00	; 0
     fac:	a0 40       	sbci	r26, 0x00	; 0
     fae:	b0 40       	sbci	r27, 0x00	; 0
     fb0:	80 93 eb 02 	sts	0x02EB, r24
     fb4:	90 93 ec 02 	sts	0x02EC, r25
     fb8:	a0 93 ed 02 	sts	0x02ED, r26
     fbc:	b0 93 ee 02 	sts	0x02EE, r27
                	if (pwm_right<-MAX_MOTORS_PWM) pwm_right=-MAX_MOTORS_PWM;
     fc0:	81 30       	cpi	r24, 0x01	; 1
     fc2:	2c ef       	ldi	r18, 0xFC	; 252
     fc4:	92 07       	cpc	r25, r18
     fc6:	2f ef       	ldi	r18, 0xFF	; 255
     fc8:	a2 07       	cpc	r26, r18
     fca:	2f ef       	ldi	r18, 0xFF	; 255
     fcc:	b2 07       	cpc	r27, r18
     fce:	0c f0       	brlt	.+2      	; 0xfd2 <main+0x490>
     fd0:	41 c0       	rjmp	.+130    	; 0x1054 <main+0x512>
     fd2:	e0 92 eb 02 	sts	0x02EB, r14
     fd6:	f0 92 ec 02 	sts	0x02EC, r15
     fda:	00 93 ed 02 	sts	0x02ED, r16
     fde:	10 93 ee 02 	sts	0x02EE, r17
     fe2:	38 c0       	rjmp	.+112    	; 0x1054 <main+0x512>
					break;

               	case 0:	// colors
					colorState = (colorState+1)%5;
     fe4:	80 91 f8 02 	lds	r24, 0x02F8
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	01 96       	adiw	r24, 0x01	; 1
     fec:	65 e0       	ldi	r22, 0x05	; 5
     fee:	70 e0       	ldi	r23, 0x00	; 0
     ff0:	0e 94 11 0d 	call	0x1a22	; 0x1a22 <__divmodhi4>
     ff4:	80 93 f8 02 	sts	0x02F8, r24

					if(colorState==0) {		// turn on blue
     ff8:	88 23       	and	r24, r24
     ffa:	19 f4       	brne	.+6      	; 0x1002 <main+0x4c0>
						pwm_blue = 0;
     ffc:	10 92 7c 02 	sts	0x027C, r1
    1000:	19 c0       	rjmp	.+50     	; 0x1034 <main+0x4f2>
						pwm_green = MAX_LEDS_PWM;
						pwm_red = MAX_LEDS_PWM;					
					} else if(colorState==1) {	// turn on green
    1002:	81 30       	cpi	r24, 0x01	; 1
    1004:	29 f4       	brne	.+10     	; 0x1010 <main+0x4ce>
						pwm_blue = MAX_LEDS_PWM;
    1006:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = 0;
    100a:	10 92 7b 02 	sts	0x027B, r1
    100e:	14 c0       	rjmp	.+40     	; 0x1038 <main+0x4f6>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red
    1010:	82 30       	cpi	r24, 0x02	; 2
    1012:	29 f4       	brne	.+10     	; 0x101e <main+0x4dc>
						pwm_blue = MAX_LEDS_PWM;
    1014:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = MAX_LEDS_PWM;
    1018:	d0 92 7b 02 	sts	0x027B, r13
    101c:	06 c0       	rjmp	.+12     	; 0x102a <main+0x4e8>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    101e:	83 30       	cpi	r24, 0x03	; 3
    1020:	39 f4       	brne	.+14     	; 0x1030 <main+0x4ee>
						pwm_blue = 0;
    1022:	10 92 7c 02 	sts	0x027C, r1
						pwm_green = 0;
    1026:	10 92 7b 02 	sts	0x027B, r1
						pwm_red = 0;
    102a:	10 92 7a 02 	sts	0x027A, r1
    102e:	06 c0       	rjmp	.+12     	; 0x103c <main+0x4fa>
					} else if(colorState==4) {	// turn off
						pwm_blue = MAX_LEDS_PWM;
    1030:	d0 92 7c 02 	sts	0x027C, r13
						pwm_green = MAX_LEDS_PWM;
    1034:	d0 92 7b 02 	sts	0x027B, r13
						pwm_red = MAX_LEDS_PWM;
    1038:	d0 92 7a 02 	sts	0x027A, r13
					}					

					updateRedLed(pwm_red);	
    103c:	80 91 7a 02 	lds	r24, 0x027A
    1040:	0e 94 65 05 	call	0xaca	; 0xaca <updateRedLed>
					updateGreenLed(pwm_green);
    1044:	80 91 7b 02 	lds	r24, 0x027B
    1048:	0e 94 79 05 	call	0xaf2	; 0xaf2 <updateGreenLed>
					updateBlueLed(pwm_blue);
    104c:	80 91 7c 02 	lds	r24, 0x027C
    1050:	0e 94 8d 05 	call	0xb1a	; 0xb1a <updateBlueLed>
               	default:
                 	break;

            }	// switch

			if(pwm_right >= 0) {
    1054:	80 91 eb 02 	lds	r24, 0x02EB
    1058:	90 91 ec 02 	lds	r25, 0x02EC
    105c:	a0 91 ed 02 	lds	r26, 0x02ED
    1060:	b0 91 ee 02 	lds	r27, 0x02EE
    1064:	b7 fd       	sbrc	r27, 7
    1066:	05 c0       	rjmp	.+10     	; 0x1072 <main+0x530>
				OCR3A = (int)pwm_right;
    1068:	90 93 99 00 	sts	0x0099, r25
    106c:	80 93 98 00 	sts	0x0098, r24
    1070:	07 c0       	rjmp	.+14     	; 0x1080 <main+0x53e>
			} else {
				OCR3B = (int)(-pwm_right);
    1072:	90 95       	com	r25
    1074:	81 95       	neg	r24
    1076:	9f 4f       	sbci	r25, 0xFF	; 255
    1078:	90 93 9b 00 	sts	0x009B, r25
    107c:	80 93 9a 00 	sts	0x009A, r24
			}
			if(pwm_left >= 0) {
    1080:	80 91 ef 02 	lds	r24, 0x02EF
    1084:	90 91 f0 02 	lds	r25, 0x02F0
    1088:	a0 91 f1 02 	lds	r26, 0x02F1
    108c:	b0 91 f2 02 	lds	r27, 0x02F2
    1090:	b7 fd       	sbrc	r27, 7
    1092:	05 c0       	rjmp	.+10     	; 0x109e <main+0x55c>
				OCR4A = pwm_left;
    1094:	90 93 a9 00 	sts	0x00A9, r25
    1098:	80 93 a8 00 	sts	0x00A8, r24
    109c:	07 c0       	rjmp	.+14     	; 0x10ac <main+0x56a>
			} else {
				OCR4B = -pwm_left;
    109e:	90 95       	com	r25
    10a0:	81 95       	neg	r24
    10a2:	9f 4f       	sbci	r25, 0xFF	; 255
    10a4:	90 93 ab 00 	sts	0x00AB, r25
    10a8:	80 93 aa 00 	sts	0x00AA, r24

		}
*/


		if(!rx_fifo_is_empty()) {
    10ac:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <rx_fifo_is_empty>
    10b0:	88 23       	and	r24, r24
    10b2:	09 f0       	breq	.+2      	; 0x10b6 <main+0x574>
    10b4:	7c cd       	rjmp	.-1288   	; 0xbae <main+0x6c>

			// clear irq status
			mirf_config_register(STATUS, 0x70);
    10b6:	87 e0       	ldi	r24, 0x07	; 7
    10b8:	60 e7       	ldi	r22, 0x70	; 112
    10ba:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

			mirf_get_data(rfData);
    10be:	8a e0       	ldi	r24, 0x0A	; 10
    10c0:	93 e0       	ldi	r25, 0x03	; 3
    10c2:	0e 94 b6 09 	call	0x136c	; 0x136c <mirf_get_data>
			flush_rx_fifo();
    10c6:	0e 94 9c 09 	call	0x1338	; 0x1338 <flush_rx_fifo>
			// sleep message should be completely zero, but the flag bit
			if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && (rfData[3]==0b00001000 || rfData[3]==0b00011000) && rfData[4]==0 && rfData[5]==0) {
				//sleep(ALARM_PAUSE_1_MIN);
			}

			speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    10ca:	40 91 0e 03 	lds	r20, 0x030E
    10ce:	24 2f       	mov	r18, r20
    10d0:	2f 77       	andi	r18, 0x7F	; 127
    10d2:	20 93 f4 02 	sts	0x02F4, r18
			speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    10d6:	90 91 0f 03 	lds	r25, 0x030F
    10da:	89 2f       	mov	r24, r25
    10dc:	8f 77       	andi	r24, 0x7F	; 127
    10de:	80 93 f3 02 	sts	0x02F3, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
										// in the same range of the measured speed that is 0..800.
										// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
										// this means that the range is more or less 0..400.


			if((rfData[4]&0x80)==0x80) {			// motor right forward
    10e4:	47 ff       	sbrs	r20, 7
    10e6:	05 c0       	rjmp	.+10     	; 0x10f2 <main+0x5b0>
				pwm_right = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    10e8:	22 0f       	add	r18, r18
    10ea:	33 1f       	adc	r19, r19
    10ec:	22 0f       	add	r18, r18
    10ee:	33 1f       	adc	r19, r19
    10f0:	07 c0       	rjmp	.+14     	; 0x1100 <main+0x5be>
			} else {								// backward
				pwm_right = -(speedr<<2);
    10f2:	22 0f       	add	r18, r18
    10f4:	33 1f       	adc	r19, r19
    10f6:	22 0f       	add	r18, r18
    10f8:	33 1f       	adc	r19, r19
    10fa:	30 95       	com	r19
    10fc:	21 95       	neg	r18
    10fe:	3f 4f       	sbci	r19, 0xFF	; 255
    1100:	44 27       	eor	r20, r20
    1102:	37 fd       	sbrc	r19, 7
    1104:	40 95       	com	r20
    1106:	54 2f       	mov	r21, r20
    1108:	20 93 eb 02 	sts	0x02EB, r18
    110c:	30 93 ec 02 	sts	0x02EC, r19
    1110:	40 93 ed 02 	sts	0x02ED, r20
    1114:	50 93 ee 02 	sts	0x02EE, r21
    1118:	28 2f       	mov	r18, r24
    111a:	30 e0       	ldi	r19, 0x00	; 0
			}

			if((rfData[5]&0x80)==0x80) {			// motor left forward
    111c:	97 ff       	sbrs	r25, 7
    111e:	06 c0       	rjmp	.+12     	; 0x112c <main+0x5ea>
				pwm_left = speedl<<2;		
    1120:	c9 01       	movw	r24, r18
    1122:	88 0f       	add	r24, r24
    1124:	99 1f       	adc	r25, r25
    1126:	88 0f       	add	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	08 c0       	rjmp	.+16     	; 0x113c <main+0x5fa>
			} else {								// backward
				pwm_left = -(speedl<<2);
    112c:	c9 01       	movw	r24, r18
    112e:	88 0f       	add	r24, r24
    1130:	99 1f       	adc	r25, r25
    1132:	88 0f       	add	r24, r24
    1134:	99 1f       	adc	r25, r25
    1136:	90 95       	com	r25
    1138:	81 95       	neg	r24
    113a:	9f 4f       	sbci	r25, 0xFF	; 255
    113c:	aa 27       	eor	r26, r26
    113e:	97 fd       	sbrc	r25, 7
    1140:	a0 95       	com	r26
    1142:	ba 2f       	mov	r27, r26
    1144:	80 93 ef 02 	sts	0x02EF, r24
    1148:	90 93 f0 02 	sts	0x02F0, r25
    114c:	a0 93 f1 02 	sts	0x02F1, r26
    1150:	b0 93 f2 02 	sts	0x02F2, r27
			}
			
			if (pwm_right>(MAX_MOTORS_PWM)) pwm_right=(MAX_MOTORS_PWM);
    1154:	80 91 eb 02 	lds	r24, 0x02EB
    1158:	90 91 ec 02 	lds	r25, 0x02EC
    115c:	a0 91 ed 02 	lds	r26, 0x02ED
    1160:	b0 91 ee 02 	lds	r27, 0x02EE
    1164:	80 30       	cpi	r24, 0x00	; 0
    1166:	64 e0       	ldi	r22, 0x04	; 4
    1168:	96 07       	cpc	r25, r22
    116a:	60 e0       	ldi	r22, 0x00	; 0
    116c:	a6 07       	cpc	r26, r22
    116e:	60 e0       	ldi	r22, 0x00	; 0
    1170:	b6 07       	cpc	r27, r22
    1172:	44 f0       	brlt	.+16     	; 0x1184 <main+0x642>
    1174:	80 92 eb 02 	sts	0x02EB, r8
    1178:	90 92 ec 02 	sts	0x02EC, r9
    117c:	a0 92 ed 02 	sts	0x02ED, r10
    1180:	b0 92 ee 02 	sts	0x02EE, r11
            if (pwm_left>(MAX_MOTORS_PWM)) pwm_left=(MAX_MOTORS_PWM);
    1184:	80 91 ef 02 	lds	r24, 0x02EF
    1188:	90 91 f0 02 	lds	r25, 0x02F0
    118c:	a0 91 f1 02 	lds	r26, 0x02F1
    1190:	b0 91 f2 02 	lds	r27, 0x02F2
    1194:	80 30       	cpi	r24, 0x00	; 0
    1196:	24 e0       	ldi	r18, 0x04	; 4
    1198:	92 07       	cpc	r25, r18
    119a:	20 e0       	ldi	r18, 0x00	; 0
    119c:	a2 07       	cpc	r26, r18
    119e:	20 e0       	ldi	r18, 0x00	; 0
    11a0:	b2 07       	cpc	r27, r18
    11a2:	44 f0       	brlt	.+16     	; 0x11b4 <main+0x672>
    11a4:	80 92 ef 02 	sts	0x02EF, r8
    11a8:	90 92 f0 02 	sts	0x02F0, r9
    11ac:	a0 92 f1 02 	sts	0x02F1, r10
    11b0:	b0 92 f2 02 	sts	0x02F2, r11
            if (pwm_right<-(MAX_MOTORS_PWM)) pwm_right=-(MAX_MOTORS_PWM);
    11b4:	80 91 eb 02 	lds	r24, 0x02EB
    11b8:	90 91 ec 02 	lds	r25, 0x02EC
    11bc:	a0 91 ed 02 	lds	r26, 0x02ED
    11c0:	b0 91 ee 02 	lds	r27, 0x02EE
    11c4:	81 30       	cpi	r24, 0x01	; 1
    11c6:	6c ef       	ldi	r22, 0xFC	; 252
    11c8:	96 07       	cpc	r25, r22
    11ca:	6f ef       	ldi	r22, 0xFF	; 255
    11cc:	a6 07       	cpc	r26, r22
    11ce:	6f ef       	ldi	r22, 0xFF	; 255
    11d0:	b6 07       	cpc	r27, r22
    11d2:	44 f4       	brge	.+16     	; 0x11e4 <main+0x6a2>
    11d4:	e0 92 eb 02 	sts	0x02EB, r14
    11d8:	f0 92 ec 02 	sts	0x02EC, r15
    11dc:	00 93 ed 02 	sts	0x02ED, r16
    11e0:	10 93 ee 02 	sts	0x02EE, r17
            if (pwm_left<-(MAX_MOTORS_PWM)) pwm_left=-(MAX_MOTORS_PWM);
    11e4:	80 91 ef 02 	lds	r24, 0x02EF
    11e8:	90 91 f0 02 	lds	r25, 0x02F0
    11ec:	a0 91 f1 02 	lds	r26, 0x02F1
    11f0:	b0 91 f2 02 	lds	r27, 0x02F2
    11f4:	81 30       	cpi	r24, 0x01	; 1
    11f6:	2c ef       	ldi	r18, 0xFC	; 252
    11f8:	92 07       	cpc	r25, r18
    11fa:	2f ef       	ldi	r18, 0xFF	; 255
    11fc:	a2 07       	cpc	r26, r18
    11fe:	2f ef       	ldi	r18, 0xFF	; 255
    1200:	b2 07       	cpc	r27, r18
    1202:	44 f4       	brge	.+16     	; 0x1214 <main+0x6d2>
    1204:	e0 92 ef 02 	sts	0x02EF, r14
    1208:	f0 92 f0 02 	sts	0x02F0, r15
    120c:	00 93 f1 02 	sts	0x02F1, r16
    1210:	10 93 f2 02 	sts	0x02F2, r17
		

			for(i=0; i<3; i++) {
				dataLED[i]=rfData[i]&0xFF;
    1214:	40 91 0a 03 	lds	r20, 0x030A
    1218:	50 e0       	ldi	r21, 0x00	; 0
    121a:	50 93 05 03 	sts	0x0305, r21
    121e:	40 93 04 03 	sts	0x0304, r20
    1222:	20 91 0b 03 	lds	r18, 0x030B
    1226:	30 e0       	ldi	r19, 0x00	; 0
    1228:	30 93 07 03 	sts	0x0307, r19
    122c:	20 93 06 03 	sts	0x0306, r18
    1230:	60 90 0c 03 	lds	r6, 0x030C
    1234:	77 24       	eor	r7, r7
    1236:	70 92 09 03 	sts	0x0309, r7
    123a:	60 92 08 03 	sts	0x0308, r6
			}
			pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    123e:	44 9d       	mul	r20, r4
    1240:	c0 01       	movw	r24, r0
    1242:	45 9d       	mul	r20, r5
    1244:	90 0d       	add	r25, r0
    1246:	54 9d       	mul	r21, r4
    1248:	90 0d       	add	r25, r0
    124a:	11 24       	eor	r1, r1
    124c:	b1 01       	movw	r22, r2
    124e:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <__udivmodhi4>
    1252:	e6 2f       	mov	r30, r22
    1254:	e0 95       	com	r30
    1256:	e0 93 7a 02 	sts	0x027A, r30
			pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    125a:	24 9d       	mul	r18, r4
    125c:	a0 01       	movw	r20, r0
    125e:	25 9d       	mul	r18, r5
    1260:	50 0d       	add	r21, r0
    1262:	34 9d       	mul	r19, r4
    1264:	50 0d       	add	r21, r0
    1266:	11 24       	eor	r1, r1
    1268:	ca 01       	movw	r24, r20
    126a:	b1 01       	movw	r22, r2
    126c:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <__udivmodhi4>
    1270:	60 95       	com	r22
    1272:	60 93 7c 02 	sts	0x027C, r22
			pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1276:	64 9c       	mul	r6, r4
    1278:	c0 01       	movw	r24, r0
    127a:	65 9c       	mul	r6, r5
    127c:	90 0d       	add	r25, r0
    127e:	74 9c       	mul	r7, r4
    1280:	90 0d       	add	r25, r0
    1282:	11 24       	eor	r1, r1
    1284:	b1 01       	movw	r22, r2
    1286:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <__udivmodhi4>
    128a:	60 95       	com	r22
    128c:	60 93 7b 02 	sts	0x027B, r22
			updateRedLed(pwm_red);	
    1290:	8e 2f       	mov	r24, r30
    1292:	0e 94 65 05 	call	0xaca	; 0xaca <updateRedLed>
			updateGreenLed(pwm_green);
    1296:	80 91 7b 02 	lds	r24, 0x027B
    129a:	0e 94 79 05 	call	0xaf2	; 0xaf2 <updateGreenLed>
			updateBlueLed(pwm_blue);
    129e:	80 91 7c 02 	lds	r24, 0x027C
    12a2:	0e 94 8d 05 	call	0xb1a	; 0xb1a <updateBlueLed>
			

#endif

#ifdef BIDIRECTIONAL
			packetId = (packetId+1)%256;
    12a6:	89 81       	ldd	r24, Y+1	; 0x01
    12a8:	8f 5f       	subi	r24, 0xFF	; 255
    12aa:	89 83       	std	Y+1, r24	; 0x01
			writeAckPayload(&packetId, 1);
    12ac:	ce 01       	movw	r24, r28
    12ae:	01 96       	adiw	r24, 0x01	; 1
    12b0:	61 e0       	ldi	r22, 0x01	; 1
    12b2:	0e 94 9e 0a 	call	0x153c	; 0x153c <writeAckPayload>
    12b6:	7b cc       	rjmp	.-1802   	; 0xbae <main+0x6c>

000012b8 <initSPI>:
// wait for an SPI read/write operation to complete
#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    12b8:	84 b1       	in	r24, 0x04	; 4
    12ba:	80 7f       	andi	r24, 0xF0	; 240
    12bc:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    12be:	84 b1       	in	r24, 0x04	; 4
    12c0:	87 60       	ori	r24, 0x07	; 7
    12c2:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    12c4:	80 e5       	ldi	r24, 0x50	; 80
    12c6:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    12c8:	8d b5       	in	r24, 0x2d	; 45
    12ca:	81 60       	ori	r24, 0x01	; 1
    12cc:	8d bd       	out	0x2d, r24	; 45

}
    12ce:	08 95       	ret

000012d0 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    12d0:	26 2f       	mov	r18, r22
    12d2:	37 2f       	mov	r19, r23
    12d4:	f9 01       	movw	r30, r18
    12d6:	28 2f       	mov	r18, r24
    12d8:	39 2f       	mov	r19, r25
    12da:	d9 01       	movw	r26, r18
    12dc:	80 e0       	ldi	r24, 0x00	; 0
    12de:	08 c0       	rjmp	.+16     	; 0x12f0 <SPI_ReadWrite_Block+0x20>
          SPDR = data[i];
    12e0:	9d 91       	ld	r25, X+
    12e2:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    12e4:	0d b4       	in	r0, 0x2d	; 45
    12e6:	07 fe       	sbrs	r0, 7
    12e8:	fd cf       	rjmp	.-6      	; 0x12e4 <SPI_ReadWrite_Block+0x14>
          buffer[i] = SPDR;
    12ea:	9e b5       	in	r25, 0x2e	; 46
    12ec:	91 93       	st	Z+, r25

}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    12ee:	8f 5f       	subi	r24, 0xFF	; 255
    12f0:	84 17       	cp	r24, r20
    12f2:	b0 f3       	brcs	.-20     	; 0x12e0 <SPI_ReadWrite_Block+0x10>
          SPDR = data[i];
          SPI_WAIT();
          buffer[i] = SPDR;
    }
}
    12f4:	08 95       	ret

000012f6 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    12f6:	28 2f       	mov	r18, r24
    12f8:	39 2f       	mov	r19, r25
    12fa:	f9 01       	movw	r30, r18
    12fc:	80 e0       	ldi	r24, 0x00	; 0
    12fe:	06 c0       	rjmp	.+12     	; 0x130c <SPI_Write_Block+0x16>
          SPDR = data[i];
    1300:	91 91       	ld	r25, Z+
    1302:	9e bd       	out	0x2e, r25	; 46
          SPI_WAIT();
    1304:	0d b4       	in	r0, 0x2d	; 45
    1306:	07 fe       	sbrs	r0, 7
    1308:	fd cf       	rjmp	.-6      	; 0x1304 <SPI_Write_Block+0xe>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    130a:	8f 5f       	subi	r24, 0xFF	; 255
    130c:	86 17       	cp	r24, r22
    130e:	c0 f3       	brcs	.-16     	; 0x1300 <SPI_Write_Block+0xa>
          SPDR = data[i];
          SPI_WAIT();
    }
}
    1310:	08 95       	ret

00001312 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    1312:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    1314:	0d b4       	in	r0, 0x2d	; 45
    1316:	07 fe       	sbrs	r0, 7
    1318:	fd cf       	rjmp	.-6      	; 0x1314 <SPI_Write_Byte+0x2>
    return SPDR;
    131a:	8e b5       	in	r24, 0x2e	; 46
}
    131c:	08 95       	ret

0000131e <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    131e:	80 91 10 03 	lds	r24, 0x0310
    1322:	88 23       	and	r24, r24
    1324:	39 f4       	brne	.+14     	; 0x1334 <mirf_data_ready+0x16>
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    1326:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    1328:	8f ef       	ldi	r24, 0xFF	; 255
    132a:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    132e:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1330:	80 74       	andi	r24, 0x40	; 64
    1332:	08 95       	ret
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1334:	80 e0       	ldi	r24, 0x00	; 0
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}
    1336:	08 95       	ret

00001338 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1338:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    133a:	82 ee       	ldi	r24, 0xE2	; 226
    133c:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;
    1340:	28 9a       	sbi	0x05, 0	; 5

}
    1342:	08 95       	ret

00001344 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1344:	df 93       	push	r29
    1346:	cf 93       	push	r28
    1348:	0f 92       	push	r0
    134a:	cd b7       	in	r28, 0x3d	; 61
    134c:	de b7       	in	r29, 0x3e	; 62
    mirf_CSN_lo;
    134e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1350:	8f 71       	andi	r24, 0x1F	; 31
    1352:	80 62       	ori	r24, 0x20	; 32
    1354:	69 83       	std	Y+1, r22	; 0x01
    1356:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    135a:	69 81       	ldd	r22, Y+1	; 0x01
    135c:	86 2f       	mov	r24, r22
    135e:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;
    1362:	28 9a       	sbi	0x05, 0	; 5
}
    1364:	0f 90       	pop	r0
    1366:	cf 91       	pop	r28
    1368:	df 91       	pop	r29
    136a:	08 95       	ret

0000136c <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    136c:	cf 93       	push	r28
    136e:	df 93       	push	r29
    1370:	ec 01       	movw	r28, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1372:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1374:	81 e6       	ldi	r24, 0x61	; 97
    1376:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    137a:	ce 01       	movw	r24, r28
    137c:	be 01       	movw	r22, r28
    137e:	46 e0       	ldi	r20, 0x06	; 6
    1380:	0e 94 68 09 	call	0x12d0	; 0x12d0 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1384:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1386:	87 e0       	ldi	r24, 0x07	; 7
    1388:	60 e4       	ldi	r22, 0x40	; 64
    138a:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>
}
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	08 95       	ret

00001394 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1394:	0f 93       	push	r16
    1396:	1f 93       	push	r17
    1398:	df 93       	push	r29
    139a:	cf 93       	push	r28
    139c:	0f 92       	push	r0
    139e:	cd b7       	in	r28, 0x3d	; 61
    13a0:	de b7       	in	r29, 0x3e	; 62
    13a2:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    13a4:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    13a6:	8f 71       	andi	r24, 0x1F	; 31
    13a8:	49 83       	std	Y+1, r20	; 0x01
    13aa:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    13ae:	c8 01       	movw	r24, r16
    13b0:	b8 01       	movw	r22, r16
    13b2:	49 81       	ldd	r20, Y+1	; 0x01
    13b4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    13b8:	28 9a       	sbi	0x05, 0	; 5
}
    13ba:	0f 90       	pop	r0
    13bc:	cf 91       	pop	r28
    13be:	df 91       	pop	r29
    13c0:	1f 91       	pop	r17
    13c2:	0f 91       	pop	r16
    13c4:	08 95       	ret

000013c6 <rx_fifo_is_empty>:
    status = SPI_Write_Byte(NOP);               // Read status register
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);
}

uint8_t rx_fifo_is_empty() {
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	0f 92       	push	r0
    13cc:	cd b7       	in	r28, 0x3d	; 61
    13ce:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    13d0:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    13d2:	87 e1       	ldi	r24, 0x17	; 23
    13d4:	be 01       	movw	r22, r28
    13d6:	6f 5f       	subi	r22, 0xFF	; 255
    13d8:	7f 4f       	sbci	r23, 0xFF	; 255
    13da:	41 e0       	ldi	r20, 0x01	; 1
    13dc:	0e 94 ca 09 	call	0x1394	; 0x1394 <mirf_read_register>
	
	return (uint8_t)(fifo_status&0x01);
    13e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    13e2:	81 70       	andi	r24, 0x01	; 1
    13e4:	0f 90       	pop	r0
    13e6:	cf 91       	pop	r28
    13e8:	df 91       	pop	r29
    13ea:	08 95       	ret

000013ec <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    13ec:	0f 93       	push	r16
    13ee:	1f 93       	push	r17
    13f0:	df 93       	push	r29
    13f2:	cf 93       	push	r28
    13f4:	0f 92       	push	r0
    13f6:	cd b7       	in	r28, 0x3d	; 61
    13f8:	de b7       	in	r29, 0x3e	; 62
    13fa:	8b 01       	movw	r16, r22
    mirf_CSN_lo;
    13fc:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    13fe:	8f 71       	andi	r24, 0x1F	; 31
    1400:	80 62       	ori	r24, 0x20	; 32
    1402:	49 83       	std	Y+1, r20	; 0x01
    1404:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1408:	c8 01       	movw	r24, r16
    140a:	49 81       	ldd	r20, Y+1	; 0x01
    140c:	64 2f       	mov	r22, r20
    140e:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <SPI_Write_Block>
    mirf_CSN_hi;
    1412:	28 9a       	sbi	0x05, 0	; 5
}
    1414:	0f 90       	pop	r0
    1416:	cf 91       	pop	r28
    1418:	df 91       	pop	r29
    141a:	1f 91       	pop	r17
    141c:	0f 91       	pop	r16
    141e:	08 95       	ret

00001420 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    1420:	bc 01       	movw	r22, r24
    mirf_write_register(TX_ADDR, adr,5);
    1422:	80 e1       	ldi	r24, 0x10	; 16
    1424:	45 e0       	ldi	r20, 0x05	; 5
    1426:	0e 94 f6 09 	call	0x13ec	; 0x13ec <mirf_write_register>
}
    142a:	08 95       	ret

0000142c <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    142c:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    142e:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    1430:	8a e0       	ldi	r24, 0x0A	; 10
    1432:	45 e0       	ldi	r20, 0x05	; 5
    1434:	0e 94 f6 09 	call	0x13ec	; 0x13ec <mirf_write_register>
    mirf_CE_hi;
    1438:	2c 9a       	sbi	0x05, 4	; 5
}
    143a:	08 95       	ret

0000143c <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    143c:	0f 93       	push	r16
    143e:	1f 93       	push	r17
    1440:	df 93       	push	r29
    1442:	cf 93       	push	r28
    1444:	00 d0       	rcall	.+0      	; 0x1446 <mirf_config+0xa>
    1446:	cd b7       	in	r28, 0x3d	; 61
    1448:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    144a:	80 e0       	ldi	r24, 0x00	; 0
    144c:	6d e0       	ldi	r22, 0x0D	; 13
    144e:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1452:	83 e0       	ldi	r24, 0x03	; 3
    1454:	61 e0       	ldi	r22, 0x01	; 1
    1456:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// tx address
	temp[0] = (RF_ADDR>>8)&0xFF;
    145a:	8c e0       	ldi	r24, 0x0C	; 12
    145c:	89 83       	std	Y+1, r24	; 0x01
	temp[1] = RF_ADDR & 0xFF;
    145e:	82 e8       	ldi	r24, 0x82	; 130
    1460:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1462:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    1464:	80 e1       	ldi	r24, 0x10	; 16
    1466:	8e 01       	movw	r16, r28
    1468:	0f 5f       	subi	r16, 0xFF	; 255
    146a:	1f 4f       	sbci	r17, 0xFF	; 255
    146c:	b8 01       	movw	r22, r16
    146e:	43 e0       	ldi	r20, 0x03	; 3
    1470:	0e 94 f6 09 	call	0x13ec	; 0x13ec <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1474:	8a e0       	ldi	r24, 0x0A	; 10
    1476:	b8 01       	movw	r22, r16
    1478:	43 e0       	ldi	r20, 0x03	; 3
    147a:	0e 94 f6 09 	call	0x13ec	; 0x13ec <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    147e:	81 e0       	ldi	r24, 0x01	; 1
    1480:	61 e0       	ldi	r22, 0x01	; 1
    1482:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1486:	82 e0       	ldi	r24, 0x02	; 2
    1488:	61 e0       	ldi	r22, 0x01	; 1
    148a:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    148e:	84 e0       	ldi	r24, 0x04	; 4
    1490:	62 e1       	ldi	r22, 0x12	; 18
    1492:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1496:	85 e0       	ldi	r24, 0x05	; 5
    1498:	68 e2       	ldi	r22, 0x28	; 40
    149a:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    149e:	81 e1       	ldi	r24, 0x11	; 17
    14a0:	66 e0       	ldi	r22, 0x06	; 6
    14a2:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

#ifdef BIDIRECTIONAL

	// enable extra features
    mirf_CSN_lo;
    14a6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    14a8:	80 e5       	ldi	r24, 0x50	; 80
    14aa:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    14ae:	83 e7       	ldi	r24, 0x73	; 115
    14b0:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;
    14b4:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    14b6:	8c e1       	ldi	r24, 0x1C	; 28
    14b8:	61 e0       	ldi	r22, 0x01	; 1
    14ba:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    14be:	8d e1       	ldi	r24, 0x1D	; 29
    14c0:	66 e0       	ldi	r22, 0x06	; 6
    14c2:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>
		
#endif

	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    14c6:	80 e0       	ldi	r24, 0x00	; 0
    14c8:	6f e0       	ldi	r22, 0x0F	; 15
    14ca:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    14ce:	0f 90       	pop	r0
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	cf 91       	pop	r28
    14d6:	df 91       	pop	r29
    14d8:	1f 91       	pop	r17
    14da:	0f 91       	pop	r16
    14dc:	08 95       	ret

000014de <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    14de:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    14e0:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    14e2:	0e 94 1e 0a 	call	0x143c	; 0x143c <mirf_config>
}
    14e6:	08 95       	ret

000014e8 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    14e8:	1f 93       	push	r17
    14ea:	cf 93       	push	r28
    14ec:	df 93       	push	r29
    14ee:	ec 01       	movw	r28, r24
    14f0:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    14f2:	80 91 10 03 	lds	r24, 0x0310
    14f6:	88 23       	and	r24, r24
    14f8:	e1 f7       	brne	.-8      	; 0x14f2 <mirf_send+0xa>

    mirf_CE_lo;
    14fa:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	80 93 10 03 	sts	0x0310, r24
    TX_POWERUP;                     // Power up
    1502:	80 e0       	ldi	r24, 0x00	; 0
    1504:	6a e4       	ldi	r22, 0x4A	; 74
    1506:	0e 94 a2 09 	call	0x1344	; 0x1344 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    150a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    150c:	81 ee       	ldi	r24, 0xE1	; 225
    150e:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    1512:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1514:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1516:	80 ea       	ldi	r24, 0xA0	; 160
    1518:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    151c:	ce 01       	movw	r24, r28
    151e:	61 2f       	mov	r22, r17
    1520:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1524:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1526:	2c 9a       	sbi	0x05, 4	; 5
}
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	1f 91       	pop	r17
    152e:	08 95       	ret

00001530 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    1530:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    1532:	81 ee       	ldi	r24, 0xE1	; 225
    1534:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>
    mirf_CSN_hi;
    1538:	28 9a       	sbi	0x05, 0	; 5

}
    153a:	08 95       	ret

0000153c <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    153c:	ef 92       	push	r14
    153e:	ff 92       	push	r15
    1540:	0f 93       	push	r16
    1542:	1f 93       	push	r17
    1544:	df 93       	push	r29
    1546:	cf 93       	push	r28
    1548:	0f 92       	push	r0
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
    154e:	18 2f       	mov	r17, r24
    1550:	06 2f       	mov	r16, r22

	unsigned char k = 0;

	flushTxFifo();
    1552:	99 83       	std	Y+1, r25	; 0x01
    1554:	0e 94 98 0a 	call	0x1530	; 0x1530 <flushTxFifo>

    mirf_CSN_lo;
    1558:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    155a:	88 ea       	ldi	r24, 0xA8	; 168
    155c:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>

	for(k=0; k<size; k++) {
    1560:	99 81       	ldd	r25, Y+1	; 0x01
    1562:	61 2f       	mov	r22, r17
    1564:	79 2f       	mov	r23, r25
    1566:	7b 01       	movw	r14, r22
    1568:	05 c0       	rjmp	.+10     	; 0x1574 <writeAckPayload+0x38>
		SPI_Write_Byte(data[k]);
    156a:	f7 01       	movw	r30, r14
    156c:	81 91       	ld	r24, Z+
    156e:	7f 01       	movw	r14, r30
    1570:	0e 94 89 09 	call	0x1312	; 0x1312 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    1574:	8e 2d       	mov	r24, r14
    1576:	81 1b       	sub	r24, r17
    1578:	80 17       	cp	r24, r16
    157a:	b8 f3       	brcs	.-18     	; 0x156a <writeAckPayload+0x2e>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    157c:	28 9a       	sbi	0x05, 0	; 5


}
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	1f 91       	pop	r17
    1586:	0f 91       	pop	r16
    1588:	ff 90       	pop	r15
    158a:	ef 90       	pop	r14
    158c:	08 95       	ret

0000158e <e_start_agendas_processing>:
	// Timer2 clock input = Fosc = 8 MHz
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of 10 KHz => 8000000/10000 = 800 (too much for 8-bits)
	// We use a 1/8 prescaler: 1000000/10000 = 100
	// The CTC mode let us chose the TOP value to be 100
	TCCR2A |= (1 << WGM01); 	// mode 2 => CTC mode
    158e:	e0 eb       	ldi	r30, 0xB0	; 176
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	82 60       	ori	r24, 0x02	; 2
    1596:	80 83       	st	Z, r24
	TCCR2B |= (1 << CS01);		// 1/8 prescaler
    1598:	e1 eb       	ldi	r30, 0xB1	; 177
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	82 60       	ori	r24, 0x02	; 2
    15a0:	80 83       	st	Z, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR2A = 100;
    15a2:	84 e6       	ldi	r24, 0x64	; 100
    15a4:	80 93 b3 00 	sts	0x00B3, r24
	TIMSK2 |= (1 << OCIE2A);
    15a8:	e0 e7       	ldi	r30, 0x70	; 112
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	80 81       	ld	r24, Z
    15ae:	82 60       	ori	r24, 0x02	; 2
    15b0:	80 83       	st	Z, r24
//	// Timer4 clock input = Fosc/2 = 2 MHz
//	// Period time = PR * 1/(Fosc/2) => PR = period time * Fosc/2
//	// We need a period time of 100 us => 0.0001 * 2000000 = 200
//	OpenTimer4(T4_ON | T4_PS_1_1 | T4_32BIT_MODE_OFF | T4_SOURCE_INT, 200);

}
    15b2:	08 95       	ret

000015b4 <e_end_agendas_processing>:
 * use \ref e_destroy_agenda(void (*func)(void)) for that.
 * \sa e_destroy_agenda
 */
void e_end_agendas_processing(void)
{
	TCCR2B &= ~(1 << CS01);
    15b4:	e1 eb       	ldi	r30, 0xB1	; 177
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	8d 7f       	andi	r24, 0xFD	; 253
    15bc:	80 83       	st	Z, r24
	//T4CONbits.TON = 0;    // disable Timer2
}
    15be:	08 95       	ret

000015c0 <e_activate_agenda>:
 * \param func	 function called if the cycle value is reached by the counter
 * \param cycle      cycle value in millisec/10
 * \return \ref EXIT_OK if the agenda has been created, exit the programme otherwise
 */
int e_activate_agenda(void (*func)(void), int cycle)
{
    15c0:	ef 92       	push	r14
    15c2:	ff 92       	push	r15
    15c4:	0f 93       	push	r16
    15c6:	1f 93       	push	r17
    15c8:	cf 93       	push	r28
    15ca:	df 93       	push	r29
    15cc:	ec 01       	movw	r28, r24
    15ce:	8b 01       	movw	r16, r22
	Agenda *current = agenda_list;
    15d0:	e0 90 fa 02 	lds	r14, 0x02FA
    15d4:	f0 90 fb 02 	lds	r15, 0x02FB
    15d8:	ee 2d       	mov	r30, r14
    15da:	ff 2d       	mov	r31, r15

	while (current)
    15dc:	08 c0       	rjmp	.+16     	; 0x15ee <e_activate_agenda+0x2e>
	{
		if (current->function == func)
    15de:	85 81       	ldd	r24, Z+5	; 0x05
    15e0:	96 81       	ldd	r25, Z+6	; 0x06
    15e2:	8c 17       	cp	r24, r28
    15e4:	9d 07       	cpc	r25, r29
    15e6:	f1 f0       	breq	.+60     	; 0x1624 <e_activate_agenda+0x64>
			return(AG_ALREADY_CREATED);
		else
			current = current->next;
    15e8:	07 80       	ldd	r0, Z+7	; 0x07
    15ea:	f0 85       	ldd	r31, Z+8	; 0x08
    15ec:	e0 2d       	mov	r30, r0
 */
int e_activate_agenda(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;

	while (current)
    15ee:	30 97       	sbiw	r30, 0x00	; 0
    15f0:	b1 f7       	brne	.-20     	; 0x15de <e_activate_agenda+0x1e>
		if (current->function == func)
			return(AG_ALREADY_CREATED);
		else
			current = current->next;
	}
	if(!(current = malloc(sizeof(Agenda))))
    15f2:	89 e0       	ldi	r24, 0x09	; 9
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <malloc>
    15fa:	fc 01       	movw	r30, r24
    15fc:	00 97       	sbiw	r24, 0x00	; 0
    15fe:	21 f4       	brne	.+8      	; 0x1608 <e_activate_agenda+0x48>
		exit (1); //(EXIT_FAILURE);
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	0e 94 57 0e 	call	0x1cae	; 0x1cae <_exit>

	current->cycle = cycle;
    1608:	11 83       	std	Z+1, r17	; 0x01
    160a:	00 83       	st	Z, r16
	current->counter = 0;
    160c:	13 82       	std	Z+3, r1	; 0x03
    160e:	12 82       	std	Z+2, r1	; 0x02
	current->activate = 1;
    1610:	81 e0       	ldi	r24, 0x01	; 1
    1612:	84 83       	std	Z+4, r24	; 0x04
	current->function = func;
    1614:	d6 83       	std	Z+6, r29	; 0x06
    1616:	c5 83       	std	Z+5, r28	; 0x05
	current->next = agenda_list;
    1618:	e7 82       	std	Z+7, r14	; 0x07
    161a:	f0 86       	std	Z+8, r15	; 0x08

	agenda_list = current;
    161c:	f0 93 fb 02 	sts	0x02FB, r31
    1620:	e0 93 fa 02 	sts	0x02FA, r30
	return(EXIT_OK);
}
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	df 91       	pop	r29
    162a:	cf 91       	pop	r28
    162c:	1f 91       	pop	r17
    162e:	0f 91       	pop	r16
    1630:	ff 90       	pop	r15
    1632:	ef 90       	pop	r14
    1634:	08 95       	ret

00001636 <e_destroy_agenda>:
 * \return \ref EXIT_OK if the agenda has been destroyed, \ref AG_NOT_FOUND otherwise
 */
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
	Agenda *current = agenda_list;
    1636:	e0 91 fa 02 	lds	r30, 0x02FA
    163a:	f0 91 fb 02 	lds	r31, 0x02FB
 * \param func		 function to test
 * \return \ref EXIT_OK if the agenda has been destroyed, \ref AG_NOT_FOUND otherwise
 */
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
    163e:	a0 e0       	ldi	r26, 0x00	; 0
    1640:	b0 e0       	ldi	r27, 0x00	; 0
	Agenda *current = agenda_list;

	while (current)
    1642:	1d c0       	rjmp	.+58     	; 0x167e <e_destroy_agenda+0x48>
	{
		if (current->function == func)
    1644:	25 81       	ldd	r18, Z+5	; 0x05
    1646:	36 81       	ldd	r19, Z+6	; 0x06
    1648:	28 17       	cp	r18, r24
    164a:	39 07       	cpc	r19, r25
    164c:	99 f4       	brne	.+38     	; 0x1674 <e_destroy_agenda+0x3e>
    164e:	87 81       	ldd	r24, Z+7	; 0x07
    1650:	90 85       	ldd	r25, Z+8	; 0x08
		{
			if (preceding)
    1652:	10 97       	sbiw	r26, 0x00	; 0
    1654:	29 f0       	breq	.+10     	; 0x1660 <e_destroy_agenda+0x2a>
				preceding->next = current->next;
    1656:	18 96       	adiw	r26, 0x08	; 8
    1658:	9c 93       	st	X, r25
    165a:	8e 93       	st	-X, r24
    165c:	17 97       	sbiw	r26, 0x07	; 7
    165e:	04 c0       	rjmp	.+8      	; 0x1668 <e_destroy_agenda+0x32>
			else
				agenda_list		= current->next;
    1660:	90 93 fb 02 	sts	0x02FB, r25
    1664:	80 93 fa 02 	sts	0x02FA, r24

			free(current);
    1668:	cf 01       	movw	r24, r30
    166a:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <free>
			return(EXIT_OK);
    166e:	21 e0       	ldi	r18, 0x01	; 1
    1670:	30 e0       	ldi	r19, 0x00	; 0
    1672:	09 c0       	rjmp	.+18     	; 0x1686 <e_destroy_agenda+0x50>
		}			
		else
		{
			preceding = current;
			current = current->next;
    1674:	df 01       	movw	r26, r30
    1676:	37 81       	ldd	r19, Z+7	; 0x07
    1678:	20 85       	ldd	r18, Z+8	; 0x08
    167a:	e3 2f       	mov	r30, r19
    167c:	f2 2f       	mov	r31, r18
int e_destroy_agenda(void (*func)(void))
{
	Agenda *preceding = 0;
	Agenda *current = agenda_list;

	while (current)
    167e:	30 97       	sbiw	r30, 0x00	; 0
    1680:	09 f7       	brne	.-62     	; 0x1644 <e_destroy_agenda+0xe>
		{
			preceding = current;
			current = current->next;
		}
	}
	return(AG_NOT_FOUND);
    1682:	22 e0       	ldi	r18, 0x02	; 2
    1684:	30 e0       	ldi	r19, 0x00	; 0
}
    1686:	c9 01       	movw	r24, r18
    1688:	08 95       	ret

0000168a <e_set_agenda_cycle>:
 * \return \ref EXIT_OK if the cycle of the agenda has been modified,
 *         \ref AG_NOT_FOUND otherwise
 */
int e_set_agenda_cycle(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;
    168a:	e0 91 fa 02 	lds	r30, 0x02FA
    168e:	f0 91 fb 02 	lds	r31, 0x02FB

	while (current)
    1692:	0d c0       	rjmp	.+26     	; 0x16ae <e_set_agenda_cycle+0x24>
	{
		if (current->function == func)
    1694:	25 81       	ldd	r18, Z+5	; 0x05
    1696:	36 81       	ldd	r19, Z+6	; 0x06
    1698:	28 17       	cp	r18, r24
    169a:	39 07       	cpc	r19, r25
    169c:	29 f4       	brne	.+10     	; 0x16a8 <e_set_agenda_cycle+0x1e>
		{
			current->cycle = cycle;
    169e:	71 83       	std	Z+1, r23	; 0x01
    16a0:	60 83       	st	Z, r22
			return(EXIT_OK);
    16a2:	21 e0       	ldi	r18, 0x01	; 1
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	07 c0       	rjmp	.+14     	; 0x16b6 <e_set_agenda_cycle+0x2c>
		}
		else
			current = current->next;
    16a8:	07 80       	ldd	r0, Z+7	; 0x07
    16aa:	f0 85       	ldd	r31, Z+8	; 0x08
    16ac:	e0 2d       	mov	r30, r0
 */
int e_set_agenda_cycle(void (*func)(void), int cycle)
{
	Agenda *current = agenda_list;

	while (current)
    16ae:	30 97       	sbiw	r30, 0x00	; 0
    16b0:	89 f7       	brne	.-30     	; 0x1694 <e_set_agenda_cycle+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    16b2:	22 e0       	ldi	r18, 0x02	; 2
    16b4:	30 e0       	ldi	r19, 0x00	; 0
}
    16b6:	c9 01       	movw	r24, r18
    16b8:	08 95       	ret

000016ba <e_reset_agenda>:
 * \ref e_pause_agenda(void (*func)(void))
 * \sa e_pause_agenda
 */
int e_reset_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    16ba:	e0 91 fa 02 	lds	r30, 0x02FA
    16be:	f0 91 fb 02 	lds	r31, 0x02FB

	while (current)
    16c2:	0d c0       	rjmp	.+26     	; 0x16de <e_reset_agenda+0x24>
	{
		if (current->function == func)
    16c4:	25 81       	ldd	r18, Z+5	; 0x05
    16c6:	36 81       	ldd	r19, Z+6	; 0x06
    16c8:	28 17       	cp	r18, r24
    16ca:	39 07       	cpc	r19, r25
    16cc:	29 f4       	brne	.+10     	; 0x16d8 <e_reset_agenda+0x1e>
		{
			current->counter = 0;
    16ce:	13 82       	std	Z+3, r1	; 0x03
    16d0:	12 82       	std	Z+2, r1	; 0x02
			return(EXIT_OK);
    16d2:	21 e0       	ldi	r18, 0x01	; 1
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	07 c0       	rjmp	.+14     	; 0x16e6 <e_reset_agenda+0x2c>
		}
		else
			current = current->next;
    16d8:	07 80       	ldd	r0, Z+7	; 0x07
    16da:	f0 85       	ldd	r31, Z+8	; 0x08
    16dc:	e0 2d       	mov	r30, r0
 */
int e_reset_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;

	while (current)
    16de:	30 97       	sbiw	r30, 0x00	; 0
    16e0:	89 f7       	brne	.-30     	; 0x16c4 <e_reset_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    16e2:	22 e0       	ldi	r18, 0x02	; 2
    16e4:	30 e0       	ldi	r19, 0x00	; 0
}
    16e6:	c9 01       	movw	r24, r18
    16e8:	08 95       	ret

000016ea <e_pause_agenda>:
 * \return \ref EXIT_OK the agenda has been paused,
 *         \ref AG_NOT_FOUND otherwise
 */
int e_pause_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    16ea:	e0 91 fa 02 	lds	r30, 0x02FA
    16ee:	f0 91 fb 02 	lds	r31, 0x02FB
	
	while (current)
    16f2:	0c c0       	rjmp	.+24     	; 0x170c <e_pause_agenda+0x22>
	{
		if (current->function == func)
    16f4:	25 81       	ldd	r18, Z+5	; 0x05
    16f6:	36 81       	ldd	r19, Z+6	; 0x06
    16f8:	28 17       	cp	r18, r24
    16fa:	39 07       	cpc	r19, r25
    16fc:	21 f4       	brne	.+8      	; 0x1706 <e_pause_agenda+0x1c>
		{
			current->activate = 0;
    16fe:	14 82       	std	Z+4, r1	; 0x04
			return(EXIT_OK);
    1700:	21 e0       	ldi	r18, 0x01	; 1
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	07 c0       	rjmp	.+14     	; 0x1714 <e_pause_agenda+0x2a>
		}
		else
			current = current->next;
    1706:	07 80       	ldd	r0, Z+7	; 0x07
    1708:	f0 85       	ldd	r31, Z+8	; 0x08
    170a:	e0 2d       	mov	r30, r0
 */
int e_pause_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
	
	while (current)
    170c:	30 97       	sbiw	r30, 0x00	; 0
    170e:	91 f7       	brne	.-28     	; 0x16f4 <e_pause_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    1710:	22 e0       	ldi	r18, 0x02	; 2
    1712:	30 e0       	ldi	r19, 0x00	; 0
	
}
    1714:	c9 01       	movw	r24, r18
    1716:	08 95       	ret

00001718 <e_restart_agenda>:
 *         \ref AG_NOT_FOUND otherwise
 * \sa e_pause_agenda
 */
int e_restart_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
    1718:	e0 91 fa 02 	lds	r30, 0x02FA
    171c:	f0 91 fb 02 	lds	r31, 0x02FB
	
	while (current)
    1720:	0d c0       	rjmp	.+26     	; 0x173c <e_restart_agenda+0x24>
	{
		if (current->function == func)
    1722:	25 81       	ldd	r18, Z+5	; 0x05
    1724:	36 81       	ldd	r19, Z+6	; 0x06
    1726:	28 17       	cp	r18, r24
    1728:	39 07       	cpc	r19, r25
    172a:	29 f4       	brne	.+10     	; 0x1736 <e_restart_agenda+0x1e>
		{
			current->activate = 1;
    172c:	81 e0       	ldi	r24, 0x01	; 1
    172e:	84 83       	std	Z+4, r24	; 0x04
			return(EXIT_OK);
    1730:	21 e0       	ldi	r18, 0x01	; 1
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	07 c0       	rjmp	.+14     	; 0x1744 <e_restart_agenda+0x2c>
		}
		else
			current = current->next;
    1736:	07 80       	ldd	r0, Z+7	; 0x07
    1738:	f0 85       	ldd	r31, Z+8	; 0x08
    173a:	e0 2d       	mov	r30, r0
 */
int e_restart_agenda(void (*func)(void))
{
	Agenda *current = agenda_list;
	
	while (current)
    173c:	30 97       	sbiw	r30, 0x00	; 0
    173e:	89 f7       	brne	.-30     	; 0x1722 <e_restart_agenda+0xa>
			return(EXIT_OK);
		}
		else
			current = current->next;
	}
	return(AG_NOT_FOUND);
    1740:	22 e0       	ldi	r18, 0x02	; 2
    1742:	30 e0       	ldi	r19, 0x00	; 0
	
}
    1744:	c9 01       	movw	r24, r18
    1746:	08 95       	ret

00001748 <__vector_13>:
 * and current counter value.
 * \n Do it for number of cycle positive or null.
 * \n Check if a service has to be activated. 
 */

ISR(TIMER2_COMPA_vect) {
    1748:	1f 92       	push	r1
    174a:	0f 92       	push	r0
    174c:	0f b6       	in	r0, 0x3f	; 63
    174e:	0f 92       	push	r0
    1750:	0b b6       	in	r0, 0x3b	; 59
    1752:	0f 92       	push	r0
    1754:	11 24       	eor	r1, r1
    1756:	2f 93       	push	r18
    1758:	3f 93       	push	r19
    175a:	4f 93       	push	r20
    175c:	5f 93       	push	r21
    175e:	6f 93       	push	r22
    1760:	7f 93       	push	r23
    1762:	8f 93       	push	r24
    1764:	9f 93       	push	r25
    1766:	af 93       	push	r26
    1768:	bf 93       	push	r27
    176a:	cf 93       	push	r28
    176c:	df 93       	push	r29
    176e:	ef 93       	push	r30
    1770:	ff 93       	push	r31
//void __attribute__((interrupt, auto_psv))
// _T4Interrupt(void)
//{

	Agenda *current = agenda_list;
    1772:	c0 91 fa 02 	lds	r28, 0x02FA
    1776:	d0 91 fb 02 	lds	r29, 0x02FB
//		SetDCOC3PWM_GB(32,32);
//		SetDCOC4PWM_GB(32,32);
//		SetDCOC5PWM_GB(32,32);
//	}

	while (current)
    177a:	1a c0       	rjmp	.+52     	; 0x17b0 <__vector_13+0x68>
	{
		// agenda must be active with a positive non-null cycle value
		if(current->activate == 1 && current->cycle > 0) 
    177c:	8c 81       	ldd	r24, Y+4	; 0x04
    177e:	81 30       	cpi	r24, 0x01	; 1
    1780:	a1 f4       	brne	.+40     	; 0x17aa <__vector_13+0x62>
    1782:	28 81       	ld	r18, Y
    1784:	39 81       	ldd	r19, Y+1	; 0x01
    1786:	21 15       	cp	r18, r1
    1788:	31 05       	cpc	r19, r1
    178a:	79 f0       	breq	.+30     	; 0x17aa <__vector_13+0x62>
		{
			current->counter++;
    178c:	8a 81       	ldd	r24, Y+2	; 0x02
    178e:	9b 81       	ldd	r25, Y+3	; 0x03
    1790:	01 96       	adiw	r24, 0x01	; 1
    1792:	9b 83       	std	Y+3, r25	; 0x03
    1794:	8a 83       	std	Y+2, r24	; 0x02
			// check if the agenda event must be triggered
			if(current->counter > current->cycle-1) // a cycle value of 1 will be performed every interupt
    1796:	21 50       	subi	r18, 0x01	; 1
    1798:	30 40       	sbci	r19, 0x00	; 0
    179a:	28 17       	cp	r18, r24
    179c:	39 07       	cpc	r19, r25
    179e:	28 f4       	brcc	.+10     	; 0x17aa <__vector_13+0x62>
			{
				current->function();	// trigger the associeted function
    17a0:	ed 81       	ldd	r30, Y+5	; 0x05
    17a2:	fe 81       	ldd	r31, Y+6	; 0x06
    17a4:	19 95       	eicall
				current->counter=0;		// reset the counter
    17a6:	1b 82       	std	Y+3, r1	; 0x03
    17a8:	1a 82       	std	Y+2, r1	; 0x02
			}
		}
		current = current->next;
    17aa:	0f 80       	ldd	r0, Y+7	; 0x07
    17ac:	d8 85       	ldd	r29, Y+8	; 0x08
    17ae:	c0 2d       	mov	r28, r0
//		SetDCOC3PWM_GB(32,32);
//		SetDCOC4PWM_GB(32,32);
//		SetDCOC5PWM_GB(32,32);
//	}

	while (current)
    17b0:	20 97       	sbiw	r28, 0x00	; 0
    17b2:	21 f7       	brne	.-56     	; 0x177c <__vector_13+0x34>
			}
		}
		current = current->next;
	}
  return;
}
    17b4:	ff 91       	pop	r31
    17b6:	ef 91       	pop	r30
    17b8:	df 91       	pop	r29
    17ba:	cf 91       	pop	r28
    17bc:	bf 91       	pop	r27
    17be:	af 91       	pop	r26
    17c0:	9f 91       	pop	r25
    17c2:	8f 91       	pop	r24
    17c4:	7f 91       	pop	r23
    17c6:	6f 91       	pop	r22
    17c8:	5f 91       	pop	r21
    17ca:	4f 91       	pop	r20
    17cc:	3f 91       	pop	r19
    17ce:	2f 91       	pop	r18
    17d0:	0f 90       	pop	r0
    17d2:	0b be       	out	0x3b, r0	; 59
    17d4:	0f 90       	pop	r0
    17d6:	0f be       	out	0x3f, r0	; 63
    17d8:	0f 90       	pop	r0
    17da:	1f 90       	pop	r1
    17dc:	18 95       	reti

000017de <e_read_remote_control>:
	}
}

/*! \brief Read the signal and stock the information */
void e_read_remote_control(void) // interrupt from timer for next bits
{
    17de:	cf 93       	push	r28
    17e0:	df 93       	push	r29
	static int i = -1;
		
	if (i == -1)	// start bit confirm  change timer period
    17e2:	c0 91 7e 02 	lds	r28, 0x027E
    17e6:	d0 91 7f 02 	lds	r29, 0x027F
    17ea:	2f ef       	ldi	r18, 0xFF	; 255
    17ec:	cf 3f       	cpi	r28, 0xFF	; 255
    17ee:	d2 07       	cpc	r29, r18
    17f0:	41 f5       	brne	.+80     	; 0x1842 <e_read_remote_control+0x64>
//			SetDCOC3PWM_GB(64,64);
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}

		if(REMOTE){
    17f2:	80 91 03 01 	lds	r24, 0x0103
    17f6:	86 ff       	sbrs	r24, 6
    17f8:	13 c0       	rjmp	.+38     	; 0x1820 <e_read_remote_control+0x42>
		//if(bit_is_set(PINJ,6)) {
			//if high it is only a noise
				//IEC0bits.INT0IE = 1;   	//enable interrupt from falling edge
				//IFS0bits.INT0IF = 0;    //clear interrupt flag from first receive !
				PCICR |= (1 << PCIE1);
    17fa:	80 91 68 00 	lds	r24, 0x0068
    17fe:	82 60       	ori	r24, 0x02	; 2
    1800:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);
    1804:	80 91 6c 00 	lds	r24, 0x006C
    1808:	80 68       	ori	r24, 0x80	; 128
    180a:	80 93 6c 00 	sts	0x006C, r24
				e_destroy_agenda(e_read_remote_control);
    180e:	8f ee       	ldi	r24, 0xEF	; 239
    1810:	9b e0       	ldi	r25, 0x0B	; 11
    1812:	0e 94 1b 0b 	call	0x1636	; 0x1636 <e_destroy_agenda>
				i = -1;
    1816:	d0 93 7f 02 	sts	0x027F, r29
    181a:	c0 93 7e 02 	sts	0x027E, r28
    181e:	89 c0       	rjmp	.+274    	; 0x1932 <e_read_remote_control+0x154>
			}
		else			   // read the check bit
			{
				e_set_agenda_cycle(e_read_remote_control, 6); //cycle value is 0.6 to go to check bit[ms]
    1820:	8f ee       	ldi	r24, 0xEF	; 239
    1822:	9b e0       	ldi	r25, 0x0B	; 11
    1824:	66 e0       	ldi	r22, 0x06	; 6
    1826:	70 e0       	ldi	r23, 0x00	; 0
    1828:	0e 94 45 0b 	call	0x168a	; 0x168a <e_set_agenda_cycle>
				check_temp = address_temp = data_temp = 0;
    182c:	10 92 01 03 	sts	0x0301, r1
    1830:	10 92 02 03 	sts	0x0302, r1
    1834:	10 92 03 03 	sts	0x0303, r1
				//e_set_led(1,1);
				i=0;
    1838:	10 92 7f 02 	sts	0x027F, r1
    183c:	10 92 7e 02 	sts	0x027E, r1
    1840:	78 c0       	rjmp	.+240    	; 0x1932 <e_read_remote_control+0x154>
			}
	} 	
//	e_set_led(2,1);
	
	else if (i == 1)	// check bit read and change timer period
    1842:	c1 30       	cpi	r28, 0x01	; 1
    1844:	d1 05       	cpc	r29, r1
    1846:	99 f4       	brne	.+38     	; 0x186e <e_read_remote_control+0x90>
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}

//	e_set_led(3,1);
		check_temp = REMOTE;	   // read the check bit
    1848:	80 91 03 01 	lds	r24, 0x0103
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	80 74       	andi	r24, 0x40	; 64
    1850:	90 70       	andi	r25, 0x00	; 0
    1852:	46 e0       	ldi	r20, 0x06	; 6
    1854:	95 95       	asr	r25
    1856:	87 95       	ror	r24
    1858:	4a 95       	dec	r20
    185a:	e1 f7       	brne	.-8      	; 0x1854 <e_read_remote_control+0x76>
    185c:	80 93 03 03 	sts	0x0303, r24
		e_set_agenda_cycle(e_read_remote_control, 18); //cycle value is 1.778[ms]
    1860:	8f ee       	ldi	r24, 0xEF	; 239
    1862:	9b e0       	ldi	r25, 0x0B	; 11
    1864:	62 e1       	ldi	r22, 0x12	; 18
    1866:	70 e0       	ldi	r23, 0x00	; 0
    1868:	0e 94 45 0b 	call	0x168a	; 0x168a <e_set_agenda_cycle>
    186c:	62 c0       	rjmp	.+196    	; 0x1932 <e_read_remote_control+0x154>
		//e_set_led(1,1);
	} 
	else if ((i > 1) && (i < 7)) // we read address
    186e:	ce 01       	movw	r24, r28
    1870:	02 97       	sbiw	r24, 0x02	; 2
    1872:	85 30       	cpi	r24, 0x05	; 5
    1874:	91 05       	cpc	r25, r1
    1876:	c8 f4       	brcc	.+50     	; 0x18aa <e_read_remote_control+0xcc>
//			SetDCOC5PWM_GB(64,64);
//		}

//	e_set_led(4,1);
		
		unsigned char temp = REMOTE;
    1878:	80 91 03 01 	lds	r24, 0x0103
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	80 74       	andi	r24, 0x40	; 64
    1880:	90 70       	andi	r25, 0x00	; 0
		temp <<= 6-i;
    1882:	36 e0       	ldi	r19, 0x06	; 6
    1884:	96 95       	lsr	r25
    1886:	87 95       	ror	r24
    1888:	3a 95       	dec	r19
    188a:	e1 f7       	brne	.-8      	; 0x1884 <e_read_remote_control+0xa6>
    188c:	26 e0       	ldi	r18, 0x06	; 6
    188e:	30 e0       	ldi	r19, 0x00	; 0
    1890:	2c 1b       	sub	r18, r28
    1892:	3d 0b       	sbc	r19, r29
    1894:	02 c0       	rjmp	.+4      	; 0x189a <e_read_remote_control+0xbc>
    1896:	88 0f       	add	r24, r24
    1898:	99 1f       	adc	r25, r25
    189a:	2a 95       	dec	r18
    189c:	e2 f7       	brpl	.-8      	; 0x1896 <e_read_remote_control+0xb8>
		address_temp += temp;
    189e:	20 91 02 03 	lds	r18, 0x0302
    18a2:	28 0f       	add	r18, r24
    18a4:	20 93 02 03 	sts	0x0302, r18
    18a8:	44 c0       	rjmp	.+136    	; 0x1932 <e_read_remote_control+0x154>
	}
	else if ((i > 6) && (i < 13 )) // we read data
    18aa:	ce 01       	movw	r24, r28
    18ac:	07 97       	sbiw	r24, 0x07	; 7
    18ae:	86 30       	cpi	r24, 0x06	; 6
    18b0:	91 05       	cpc	r25, r1
    18b2:	c8 f4       	brcc	.+50     	; 0x18e6 <e_read_remote_control+0x108>
//			SetDCOC5PWM_GB(64,64);
//		}

//			e_set_led(5,1);

		unsigned char temp = REMOTE;
    18b4:	80 91 03 01 	lds	r24, 0x0103
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	80 74       	andi	r24, 0x40	; 64
    18bc:	90 70       	andi	r25, 0x00	; 0
		temp <<= 6+6-i;
    18be:	26 e0       	ldi	r18, 0x06	; 6
    18c0:	96 95       	lsr	r25
    18c2:	87 95       	ror	r24
    18c4:	2a 95       	dec	r18
    18c6:	e1 f7       	brne	.-8      	; 0x18c0 <e_read_remote_control+0xe2>
    18c8:	2c e0       	ldi	r18, 0x0C	; 12
    18ca:	30 e0       	ldi	r19, 0x00	; 0
    18cc:	2c 1b       	sub	r18, r28
    18ce:	3d 0b       	sbc	r19, r29
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <e_read_remote_control+0xf8>
    18d2:	88 0f       	add	r24, r24
    18d4:	99 1f       	adc	r25, r25
    18d6:	2a 95       	dec	r18
    18d8:	e2 f7       	brpl	.-8      	; 0x18d2 <e_read_remote_control+0xf4>
		data_temp += temp;
    18da:	20 91 01 03 	lds	r18, 0x0301
    18de:	28 0f       	add	r18, r24
    18e0:	20 93 01 03 	sts	0x0301, r18
    18e4:	26 c0       	rjmp	.+76     	; 0x1932 <e_read_remote_control+0x154>
	}
	
	else if (i == 13) // last bit read
    18e6:	cd 30       	cpi	r28, 0x0D	; 13
    18e8:	d1 05       	cpc	r29, r1
    18ea:	19 f5       	brne	.+70     	; 0x1932 <e_read_remote_control+0x154>
//		}

		//e_set_led(1,0);
		//IEC0bits.INT0IE = 1;   	//enable interrupt from falling edge
		//IFS0bits.INT0IF = 0;    //clear interrupt flag from first receive !
		PCICR |= (1 << PCIE1);
    18ec:	80 91 68 00 	lds	r24, 0x0068
    18f0:	82 60       	ori	r24, 0x02	; 2
    18f2:	80 93 68 00 	sts	0x0068, r24
		PCMSK1 |= (1 << PCINT15);
    18f6:	80 91 6c 00 	lds	r24, 0x006C
    18fa:	80 68       	ori	r24, 0x80	; 128
    18fc:	80 93 6c 00 	sts	0x006C, r24
		e_destroy_agenda(e_read_remote_control);
    1900:	8f ee       	ldi	r24, 0xEF	; 239
    1902:	9b e0       	ldi	r25, 0x0B	; 11
    1904:	0e 94 1b 0b 	call	0x1636	; 0x1636 <e_destroy_agenda>
		i = -1;
    1908:	8f ef       	ldi	r24, 0xFF	; 255
    190a:	9f ef       	ldi	r25, 0xFF	; 255
    190c:	90 93 7f 02 	sts	0x027F, r25
    1910:	80 93 7e 02 	sts	0x027E, r24
		check = check_temp;
    1914:	80 91 03 03 	lds	r24, 0x0303
    1918:	80 93 7d 02 	sts	0x027D, r24
		address = address_temp;
    191c:	80 91 02 03 	lds	r24, 0x0302
    1920:	80 93 fc 02 	sts	0x02FC, r24
		data_ir = data_temp;
    1924:	80 91 01 03 	lds	r24, 0x0301
    1928:	80 93 fd 02 	sts	0x02FD, r24
		command_received=1;
    192c:	81 e0       	ldi	r24, 0x01	; 1
    192e:	80 93 00 03 	sts	0x0300, r24
	} 
	
	if(i!=-1)
    1932:	80 91 7e 02 	lds	r24, 0x027E
    1936:	90 91 7f 02 	lds	r25, 0x027F
    193a:	2f ef       	ldi	r18, 0xFF	; 255
    193c:	8f 3f       	cpi	r24, 0xFF	; 255
    193e:	92 07       	cpc	r25, r18
    1940:	29 f0       	breq	.+10     	; 0x194c <e_read_remote_control+0x16e>
		i++;	
    1942:	01 96       	adiw	r24, 0x01	; 1
    1944:	90 93 7f 02 	sts	0x027F, r25
    1948:	80 93 7e 02 	sts	0x027E, r24
}
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	08 95       	ret

00001952 <e_init_remote_control>:

/*! \brief Initialise the IR receiver ports */
void e_init_remote_control(void) // initialisation for IR interruptions on INT0
{

	PCICR |= (1 << PCIE1);		// enable interrupt on change of PCINT15:8 pins
    1952:	e8 e6       	ldi	r30, 0x68	; 104
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	82 60       	ori	r24, 0x02	; 2
    195a:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);	// enable PCINT15
    195c:	ec e6       	ldi	r30, 0x6C	; 108
    195e:	f0 e0       	ldi	r31, 0x00	; 0
    1960:	80 81       	ld	r24, Z
    1962:	80 68       	ori	r24, 0x80	; 128
    1964:	80 83       	st	Z, r24
	INTCON2bits.INT0EP = 1;      //set interrupt polarity to falling edge
	IFS0bits.INT0IF = 0;      //clear to enable interrupt
	IEC0bits.INT0IE = 1;      //enable interrupt on INT0  
	return;
*/
}
    1966:	08 95       	ret

00001968 <__vector_10>:

ISR(PCINT1_vect) {
    1968:	1f 92       	push	r1
    196a:	0f 92       	push	r0
    196c:	0f b6       	in	r0, 0x3f	; 63
    196e:	0f 92       	push	r0
    1970:	0b b6       	in	r0, 0x3b	; 59
    1972:	0f 92       	push	r0
    1974:	11 24       	eor	r1, r1
    1976:	2f 93       	push	r18
    1978:	3f 93       	push	r19
    197a:	4f 93       	push	r20
    197c:	5f 93       	push	r21
    197e:	6f 93       	push	r22
    1980:	7f 93       	push	r23
    1982:	8f 93       	push	r24
    1984:	9f 93       	push	r25
    1986:	af 93       	push	r26
    1988:	bf 93       	push	r27
    198a:	ef 93       	push	r30
    198c:	ff 93       	push	r31
//			SetDCOC4PWM_GB(64,64);
//			SetDCOC5PWM_GB(64,64);
//		}


	if(bit_is_clear(PINJ, 6)) {
    198e:	80 91 03 01 	lds	r24, 0x0103
    1992:	86 fd       	sbrc	r24, 6
    1994:	16 c0       	rjmp	.+44     	; 0x19c2 <__vector_10+0x5a>
			TCCR1A &= ~(1 << COM1C1);
			PORTB &= ~(1 << 7);
		}
*/
		//IEC0bits.INT0IE = 0;   			//disable interrup from falling edge
		PCICR &= ~(1 << PCIE1);
    1996:	80 91 68 00 	lds	r24, 0x0068
    199a:	8d 7f       	andi	r24, 0xFD	; 253
    199c:	80 93 68 00 	sts	0x0068, r24
		PCMSK1 &= ~(1 << PCINT15);
    19a0:	80 91 6c 00 	lds	r24, 0x006C
    19a4:	8f 77       	andi	r24, 0x7F	; 127
    19a6:	80 93 6c 00 	sts	0x006C, r24
	//	e_set_led(1,1);
		e_activate_agenda(e_read_remote_control, 20); //activate the IR Receiver agenda with a 2.1[ms] cycle value
    19aa:	8f ee       	ldi	r24, 0xEF	; 239
    19ac:	9b e0       	ldi	r25, 0x0B	; 11
    19ae:	64 e1       	ldi	r22, 0x14	; 20
    19b0:	70 e0       	ldi	r23, 0x00	; 0
    19b2:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <e_activate_agenda>
		check_temp = address_temp = data_temp = 0;
    19b6:	10 92 01 03 	sts	0x0301, r1
    19ba:	10 92 02 03 	sts	0x0302, r1
    19be:	10 92 03 03 	sts	0x0303, r1
		return;
	}
}
    19c2:	ff 91       	pop	r31
    19c4:	ef 91       	pop	r30
    19c6:	bf 91       	pop	r27
    19c8:	af 91       	pop	r26
    19ca:	9f 91       	pop	r25
    19cc:	8f 91       	pop	r24
    19ce:	7f 91       	pop	r23
    19d0:	6f 91       	pop	r22
    19d2:	5f 91       	pop	r21
    19d4:	4f 91       	pop	r20
    19d6:	3f 91       	pop	r19
    19d8:	2f 91       	pop	r18
    19da:	0f 90       	pop	r0
    19dc:	0b be       	out	0x3b, r0	; 59
    19de:	0f 90       	pop	r0
    19e0:	0f be       	out	0x3f, r0	; 63
    19e2:	0f 90       	pop	r0
    19e4:	1f 90       	pop	r1
    19e6:	18 95       	reti

000019e8 <e_get_check>:
/** \brief Read the check bit
 * \return	check	check bit of the signal
 */
unsigned char e_get_check(void) {
	return check;
}
    19e8:	80 91 7d 02 	lds	r24, 0x027D
    19ec:	08 95       	ret

000019ee <e_get_address>:
/** \brief Read the adress of the commande
 * \return	adress	adress part of the signal
 */
unsigned char e_get_address(void) {
	return address;
}
    19ee:	80 91 fc 02 	lds	r24, 0x02FC
    19f2:	08 95       	ret

000019f4 <e_get_data>:
/** \brief Read the data of the command
 * \return	data	data part of the signal
 */
unsigned char e_get_data(void) {
	return data_ir;
}
    19f4:	80 91 fd 02 	lds	r24, 0x02FD
    19f8:	08 95       	ret

000019fa <__udivmodhi4>:
    19fa:	aa 1b       	sub	r26, r26
    19fc:	bb 1b       	sub	r27, r27
    19fe:	51 e1       	ldi	r21, 0x11	; 17
    1a00:	07 c0       	rjmp	.+14     	; 0x1a10 <__udivmodhi4_ep>

00001a02 <__udivmodhi4_loop>:
    1a02:	aa 1f       	adc	r26, r26
    1a04:	bb 1f       	adc	r27, r27
    1a06:	a6 17       	cp	r26, r22
    1a08:	b7 07       	cpc	r27, r23
    1a0a:	10 f0       	brcs	.+4      	; 0x1a10 <__udivmodhi4_ep>
    1a0c:	a6 1b       	sub	r26, r22
    1a0e:	b7 0b       	sbc	r27, r23

00001a10 <__udivmodhi4_ep>:
    1a10:	88 1f       	adc	r24, r24
    1a12:	99 1f       	adc	r25, r25
    1a14:	5a 95       	dec	r21
    1a16:	a9 f7       	brne	.-22     	; 0x1a02 <__udivmodhi4_loop>
    1a18:	80 95       	com	r24
    1a1a:	90 95       	com	r25
    1a1c:	bc 01       	movw	r22, r24
    1a1e:	cd 01       	movw	r24, r26
    1a20:	08 95       	ret

00001a22 <__divmodhi4>:
    1a22:	97 fb       	bst	r25, 7
    1a24:	09 2e       	mov	r0, r25
    1a26:	07 26       	eor	r0, r23
    1a28:	0a d0       	rcall	.+20     	; 0x1a3e <__divmodhi4_neg1>
    1a2a:	77 fd       	sbrc	r23, 7
    1a2c:	04 d0       	rcall	.+8      	; 0x1a36 <__divmodhi4_neg2>
    1a2e:	e5 df       	rcall	.-54     	; 0x19fa <__udivmodhi4>
    1a30:	06 d0       	rcall	.+12     	; 0x1a3e <__divmodhi4_neg1>
    1a32:	00 20       	and	r0, r0
    1a34:	1a f4       	brpl	.+6      	; 0x1a3c <__divmodhi4_exit>

00001a36 <__divmodhi4_neg2>:
    1a36:	70 95       	com	r23
    1a38:	61 95       	neg	r22
    1a3a:	7f 4f       	sbci	r23, 0xFF	; 255

00001a3c <__divmodhi4_exit>:
    1a3c:	08 95       	ret

00001a3e <__divmodhi4_neg1>:
    1a3e:	f6 f7       	brtc	.-4      	; 0x1a3c <__divmodhi4_exit>
    1a40:	90 95       	com	r25
    1a42:	81 95       	neg	r24
    1a44:	9f 4f       	sbci	r25, 0xFF	; 255
    1a46:	08 95       	ret

00001a48 <malloc>:
    1a48:	cf 93       	push	r28
    1a4a:	df 93       	push	r29
    1a4c:	82 30       	cpi	r24, 0x02	; 2
    1a4e:	91 05       	cpc	r25, r1
    1a50:	10 f4       	brcc	.+4      	; 0x1a56 <malloc+0xe>
    1a52:	82 e0       	ldi	r24, 0x02	; 2
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	e0 91 13 03 	lds	r30, 0x0313
    1a5a:	f0 91 14 03 	lds	r31, 0x0314
    1a5e:	40 e0       	ldi	r20, 0x00	; 0
    1a60:	50 e0       	ldi	r21, 0x00	; 0
    1a62:	20 e0       	ldi	r18, 0x00	; 0
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	26 c0       	rjmp	.+76     	; 0x1ab4 <malloc+0x6c>
    1a68:	60 81       	ld	r22, Z
    1a6a:	71 81       	ldd	r23, Z+1	; 0x01
    1a6c:	68 17       	cp	r22, r24
    1a6e:	79 07       	cpc	r23, r25
    1a70:	e0 f0       	brcs	.+56     	; 0x1aaa <malloc+0x62>
    1a72:	68 17       	cp	r22, r24
    1a74:	79 07       	cpc	r23, r25
    1a76:	81 f4       	brne	.+32     	; 0x1a98 <malloc+0x50>
    1a78:	82 81       	ldd	r24, Z+2	; 0x02
    1a7a:	93 81       	ldd	r25, Z+3	; 0x03
    1a7c:	21 15       	cp	r18, r1
    1a7e:	31 05       	cpc	r19, r1
    1a80:	31 f0       	breq	.+12     	; 0x1a8e <malloc+0x46>
    1a82:	d9 01       	movw	r26, r18
    1a84:	13 96       	adiw	r26, 0x03	; 3
    1a86:	9c 93       	st	X, r25
    1a88:	8e 93       	st	-X, r24
    1a8a:	12 97       	sbiw	r26, 0x02	; 2
    1a8c:	2b c0       	rjmp	.+86     	; 0x1ae4 <malloc+0x9c>
    1a8e:	90 93 14 03 	sts	0x0314, r25
    1a92:	80 93 13 03 	sts	0x0313, r24
    1a96:	26 c0       	rjmp	.+76     	; 0x1ae4 <malloc+0x9c>
    1a98:	41 15       	cp	r20, r1
    1a9a:	51 05       	cpc	r21, r1
    1a9c:	19 f0       	breq	.+6      	; 0x1aa4 <malloc+0x5c>
    1a9e:	64 17       	cp	r22, r20
    1aa0:	75 07       	cpc	r23, r21
    1aa2:	18 f4       	brcc	.+6      	; 0x1aaa <malloc+0x62>
    1aa4:	ab 01       	movw	r20, r22
    1aa6:	e9 01       	movw	r28, r18
    1aa8:	df 01       	movw	r26, r30
    1aaa:	9f 01       	movw	r18, r30
    1aac:	72 81       	ldd	r23, Z+2	; 0x02
    1aae:	63 81       	ldd	r22, Z+3	; 0x03
    1ab0:	e7 2f       	mov	r30, r23
    1ab2:	f6 2f       	mov	r31, r22
    1ab4:	30 97       	sbiw	r30, 0x00	; 0
    1ab6:	c1 f6       	brne	.-80     	; 0x1a68 <malloc+0x20>
    1ab8:	41 15       	cp	r20, r1
    1aba:	51 05       	cpc	r21, r1
    1abc:	01 f1       	breq	.+64     	; 0x1afe <malloc+0xb6>
    1abe:	48 1b       	sub	r20, r24
    1ac0:	59 0b       	sbc	r21, r25
    1ac2:	44 30       	cpi	r20, 0x04	; 4
    1ac4:	51 05       	cpc	r21, r1
    1ac6:	80 f4       	brcc	.+32     	; 0x1ae8 <malloc+0xa0>
    1ac8:	12 96       	adiw	r26, 0x02	; 2
    1aca:	8d 91       	ld	r24, X+
    1acc:	9c 91       	ld	r25, X
    1ace:	13 97       	sbiw	r26, 0x03	; 3
    1ad0:	20 97       	sbiw	r28, 0x00	; 0
    1ad2:	19 f0       	breq	.+6      	; 0x1ada <malloc+0x92>
    1ad4:	9b 83       	std	Y+3, r25	; 0x03
    1ad6:	8a 83       	std	Y+2, r24	; 0x02
    1ad8:	04 c0       	rjmp	.+8      	; 0x1ae2 <malloc+0x9a>
    1ada:	90 93 14 03 	sts	0x0314, r25
    1ade:	80 93 13 03 	sts	0x0313, r24
    1ae2:	fd 01       	movw	r30, r26
    1ae4:	32 96       	adiw	r30, 0x02	; 2
    1ae6:	46 c0       	rjmp	.+140    	; 0x1b74 <malloc+0x12c>
    1ae8:	fd 01       	movw	r30, r26
    1aea:	e4 0f       	add	r30, r20
    1aec:	f5 1f       	adc	r31, r21
    1aee:	81 93       	st	Z+, r24
    1af0:	91 93       	st	Z+, r25
    1af2:	42 50       	subi	r20, 0x02	; 2
    1af4:	50 40       	sbci	r21, 0x00	; 0
    1af6:	11 96       	adiw	r26, 0x01	; 1
    1af8:	5c 93       	st	X, r21
    1afa:	4e 93       	st	-X, r20
    1afc:	3b c0       	rjmp	.+118    	; 0x1b74 <malloc+0x12c>
    1afe:	20 91 11 03 	lds	r18, 0x0311
    1b02:	30 91 12 03 	lds	r19, 0x0312
    1b06:	21 15       	cp	r18, r1
    1b08:	31 05       	cpc	r19, r1
    1b0a:	41 f4       	brne	.+16     	; 0x1b1c <malloc+0xd4>
    1b0c:	20 91 82 02 	lds	r18, 0x0282
    1b10:	30 91 83 02 	lds	r19, 0x0283
    1b14:	30 93 12 03 	sts	0x0312, r19
    1b18:	20 93 11 03 	sts	0x0311, r18
    1b1c:	20 91 84 02 	lds	r18, 0x0284
    1b20:	30 91 85 02 	lds	r19, 0x0285
    1b24:	21 15       	cp	r18, r1
    1b26:	31 05       	cpc	r19, r1
    1b28:	41 f4       	brne	.+16     	; 0x1b3a <malloc+0xf2>
    1b2a:	2d b7       	in	r18, 0x3d	; 61
    1b2c:	3e b7       	in	r19, 0x3e	; 62
    1b2e:	40 91 80 02 	lds	r20, 0x0280
    1b32:	50 91 81 02 	lds	r21, 0x0281
    1b36:	24 1b       	sub	r18, r20
    1b38:	35 0b       	sbc	r19, r21
    1b3a:	e0 91 11 03 	lds	r30, 0x0311
    1b3e:	f0 91 12 03 	lds	r31, 0x0312
    1b42:	e2 17       	cp	r30, r18
    1b44:	f3 07       	cpc	r31, r19
    1b46:	a0 f4       	brcc	.+40     	; 0x1b70 <malloc+0x128>
    1b48:	2e 1b       	sub	r18, r30
    1b4a:	3f 0b       	sbc	r19, r31
    1b4c:	28 17       	cp	r18, r24
    1b4e:	39 07       	cpc	r19, r25
    1b50:	78 f0       	brcs	.+30     	; 0x1b70 <malloc+0x128>
    1b52:	ac 01       	movw	r20, r24
    1b54:	4e 5f       	subi	r20, 0xFE	; 254
    1b56:	5f 4f       	sbci	r21, 0xFF	; 255
    1b58:	24 17       	cp	r18, r20
    1b5a:	35 07       	cpc	r19, r21
    1b5c:	48 f0       	brcs	.+18     	; 0x1b70 <malloc+0x128>
    1b5e:	4e 0f       	add	r20, r30
    1b60:	5f 1f       	adc	r21, r31
    1b62:	50 93 12 03 	sts	0x0312, r21
    1b66:	40 93 11 03 	sts	0x0311, r20
    1b6a:	81 93       	st	Z+, r24
    1b6c:	91 93       	st	Z+, r25
    1b6e:	02 c0       	rjmp	.+4      	; 0x1b74 <malloc+0x12c>
    1b70:	e0 e0       	ldi	r30, 0x00	; 0
    1b72:	f0 e0       	ldi	r31, 0x00	; 0
    1b74:	cf 01       	movw	r24, r30
    1b76:	df 91       	pop	r29
    1b78:	cf 91       	pop	r28
    1b7a:	08 95       	ret

00001b7c <free>:
    1b7c:	cf 93       	push	r28
    1b7e:	df 93       	push	r29
    1b80:	00 97       	sbiw	r24, 0x00	; 0
    1b82:	09 f4       	brne	.+2      	; 0x1b86 <free+0xa>
    1b84:	91 c0       	rjmp	.+290    	; 0x1ca8 <free+0x12c>
    1b86:	fc 01       	movw	r30, r24
    1b88:	32 97       	sbiw	r30, 0x02	; 2
    1b8a:	13 82       	std	Z+3, r1	; 0x03
    1b8c:	12 82       	std	Z+2, r1	; 0x02
    1b8e:	60 91 13 03 	lds	r22, 0x0313
    1b92:	70 91 14 03 	lds	r23, 0x0314
    1b96:	61 15       	cp	r22, r1
    1b98:	71 05       	cpc	r23, r1
    1b9a:	81 f4       	brne	.+32     	; 0x1bbc <free+0x40>
    1b9c:	20 81       	ld	r18, Z
    1b9e:	31 81       	ldd	r19, Z+1	; 0x01
    1ba0:	28 0f       	add	r18, r24
    1ba2:	39 1f       	adc	r19, r25
    1ba4:	80 91 11 03 	lds	r24, 0x0311
    1ba8:	90 91 12 03 	lds	r25, 0x0312
    1bac:	82 17       	cp	r24, r18
    1bae:	93 07       	cpc	r25, r19
    1bb0:	99 f5       	brne	.+102    	; 0x1c18 <free+0x9c>
    1bb2:	f0 93 12 03 	sts	0x0312, r31
    1bb6:	e0 93 11 03 	sts	0x0311, r30
    1bba:	76 c0       	rjmp	.+236    	; 0x1ca8 <free+0x12c>
    1bbc:	db 01       	movw	r26, r22
    1bbe:	80 e0       	ldi	r24, 0x00	; 0
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	02 c0       	rjmp	.+4      	; 0x1bc8 <free+0x4c>
    1bc4:	cd 01       	movw	r24, r26
    1bc6:	d9 01       	movw	r26, r18
    1bc8:	ae 17       	cp	r26, r30
    1bca:	bf 07       	cpc	r27, r31
    1bcc:	48 f4       	brcc	.+18     	; 0x1be0 <free+0x64>
    1bce:	12 96       	adiw	r26, 0x02	; 2
    1bd0:	2d 91       	ld	r18, X+
    1bd2:	3c 91       	ld	r19, X
    1bd4:	13 97       	sbiw	r26, 0x03	; 3
    1bd6:	21 15       	cp	r18, r1
    1bd8:	31 05       	cpc	r19, r1
    1bda:	a1 f7       	brne	.-24     	; 0x1bc4 <free+0x48>
    1bdc:	cd 01       	movw	r24, r26
    1bde:	21 c0       	rjmp	.+66     	; 0x1c22 <free+0xa6>
    1be0:	b3 83       	std	Z+3, r27	; 0x03
    1be2:	a2 83       	std	Z+2, r26	; 0x02
    1be4:	ef 01       	movw	r28, r30
    1be6:	49 91       	ld	r20, Y+
    1be8:	59 91       	ld	r21, Y+
    1bea:	9e 01       	movw	r18, r28
    1bec:	24 0f       	add	r18, r20
    1bee:	35 1f       	adc	r19, r21
    1bf0:	a2 17       	cp	r26, r18
    1bf2:	b3 07       	cpc	r27, r19
    1bf4:	79 f4       	brne	.+30     	; 0x1c14 <free+0x98>
    1bf6:	2d 91       	ld	r18, X+
    1bf8:	3c 91       	ld	r19, X
    1bfa:	11 97       	sbiw	r26, 0x01	; 1
    1bfc:	24 0f       	add	r18, r20
    1bfe:	35 1f       	adc	r19, r21
    1c00:	2e 5f       	subi	r18, 0xFE	; 254
    1c02:	3f 4f       	sbci	r19, 0xFF	; 255
    1c04:	31 83       	std	Z+1, r19	; 0x01
    1c06:	20 83       	st	Z, r18
    1c08:	12 96       	adiw	r26, 0x02	; 2
    1c0a:	2d 91       	ld	r18, X+
    1c0c:	3c 91       	ld	r19, X
    1c0e:	13 97       	sbiw	r26, 0x03	; 3
    1c10:	33 83       	std	Z+3, r19	; 0x03
    1c12:	22 83       	std	Z+2, r18	; 0x02
    1c14:	00 97       	sbiw	r24, 0x00	; 0
    1c16:	29 f4       	brne	.+10     	; 0x1c22 <free+0xa6>
    1c18:	f0 93 14 03 	sts	0x0314, r31
    1c1c:	e0 93 13 03 	sts	0x0313, r30
    1c20:	43 c0       	rjmp	.+134    	; 0x1ca8 <free+0x12c>
    1c22:	dc 01       	movw	r26, r24
    1c24:	13 96       	adiw	r26, 0x03	; 3
    1c26:	fc 93       	st	X, r31
    1c28:	ee 93       	st	-X, r30
    1c2a:	12 97       	sbiw	r26, 0x02	; 2
    1c2c:	4d 91       	ld	r20, X+
    1c2e:	5d 91       	ld	r21, X+
    1c30:	a4 0f       	add	r26, r20
    1c32:	b5 1f       	adc	r27, r21
    1c34:	ea 17       	cp	r30, r26
    1c36:	fb 07       	cpc	r31, r27
    1c38:	69 f4       	brne	.+26     	; 0x1c54 <free+0xd8>
    1c3a:	20 81       	ld	r18, Z
    1c3c:	31 81       	ldd	r19, Z+1	; 0x01
    1c3e:	24 0f       	add	r18, r20
    1c40:	35 1f       	adc	r19, r21
    1c42:	2e 5f       	subi	r18, 0xFE	; 254
    1c44:	3f 4f       	sbci	r19, 0xFF	; 255
    1c46:	ec 01       	movw	r28, r24
    1c48:	39 83       	std	Y+1, r19	; 0x01
    1c4a:	28 83       	st	Y, r18
    1c4c:	22 81       	ldd	r18, Z+2	; 0x02
    1c4e:	33 81       	ldd	r19, Z+3	; 0x03
    1c50:	3b 83       	std	Y+3, r19	; 0x03
    1c52:	2a 83       	std	Y+2, r18	; 0x02
    1c54:	e0 e0       	ldi	r30, 0x00	; 0
    1c56:	f0 e0       	ldi	r31, 0x00	; 0
    1c58:	02 c0       	rjmp	.+4      	; 0x1c5e <free+0xe2>
    1c5a:	fb 01       	movw	r30, r22
    1c5c:	bc 01       	movw	r22, r24
    1c5e:	db 01       	movw	r26, r22
    1c60:	12 96       	adiw	r26, 0x02	; 2
    1c62:	8d 91       	ld	r24, X+
    1c64:	9c 91       	ld	r25, X
    1c66:	13 97       	sbiw	r26, 0x03	; 3
    1c68:	00 97       	sbiw	r24, 0x00	; 0
    1c6a:	b9 f7       	brne	.-18     	; 0x1c5a <free+0xde>
    1c6c:	9b 01       	movw	r18, r22
    1c6e:	2e 5f       	subi	r18, 0xFE	; 254
    1c70:	3f 4f       	sbci	r19, 0xFF	; 255
    1c72:	8d 91       	ld	r24, X+
    1c74:	9c 91       	ld	r25, X
    1c76:	11 97       	sbiw	r26, 0x01	; 1
    1c78:	82 0f       	add	r24, r18
    1c7a:	93 1f       	adc	r25, r19
    1c7c:	40 91 11 03 	lds	r20, 0x0311
    1c80:	50 91 12 03 	lds	r21, 0x0312
    1c84:	48 17       	cp	r20, r24
    1c86:	59 07       	cpc	r21, r25
    1c88:	79 f4       	brne	.+30     	; 0x1ca8 <free+0x12c>
    1c8a:	30 97       	sbiw	r30, 0x00	; 0
    1c8c:	29 f4       	brne	.+10     	; 0x1c98 <free+0x11c>
    1c8e:	10 92 14 03 	sts	0x0314, r1
    1c92:	10 92 13 03 	sts	0x0313, r1
    1c96:	02 c0       	rjmp	.+4      	; 0x1c9c <free+0x120>
    1c98:	13 82       	std	Z+3, r1	; 0x03
    1c9a:	12 82       	std	Z+2, r1	; 0x02
    1c9c:	22 50       	subi	r18, 0x02	; 2
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	30 93 12 03 	sts	0x0312, r19
    1ca4:	20 93 11 03 	sts	0x0311, r18
    1ca8:	df 91       	pop	r29
    1caa:	cf 91       	pop	r28
    1cac:	08 95       	ret

00001cae <_exit>:
    1cae:	ff cf       	rjmp	.-2      	; 0x1cae <_exit>
