# design_setting:
TOP_NAME: gcd

# path_setting:
RTL_FILE: ./gcd.v
RESULT_DIR: ./gcd_results

# constrain:
CLK_PORT_NAME: clk
CLK_FREQ_MHZ:  500
CORE_UTIL: 0.7
# you can set DIE_BBOX and CORE_BBOX instead of CORE_UTIL
# DIE_BBOX:   0  0 120 120
# CORE_BBOX: 10 10 110 110
