# CPU

## Instruction Sets

### LDR

#### Original

| Instruction                              | Cond | Opcode | S   | Dest | Source2 | Source1 | Shift ROR | Shift ROR Cmd |
| ---------------------------------------- | ---- | ------ | --- | ---- | ------- | ------- | --------- | ------------- |
| 0000_0110_0_1001_0000_0000_00000_000_000 | 0000 | 0110   | 0   | 1001 | 0000    | 0000    | 00000     | 000           |
| 0000_1001_0_1010_1001_0000_00000_000_000 | 0000 | 1001   | 0   | 1010 | 1001    | 0000    | 00000     | 000           |

#### Should be

| Instruction                              | Cond | Opcode | S   | Dest | Source2 | Source1 | Shift ROR | Shift ROR Cmd |
| ---------------------------------------- | ---- | ------ | --- | ---- | ------- | ------- | --------- | ------------- |
| 0000_0110_0_1001_0000_0000_00000_000_000 | 0000 | 0110   | 0   | 1001 | 0000    | 0000    | 00000     | 000           |
| 0000_1101_0_1010_0000_1001_00000_000_000 | 0000 | 1101   | 0   | 1010 | 0000    | 1001    | 00000     | 000           |
