-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_cost_function\hdlsrc\parallel_8_cost_function\parallel_8_cost_function_src_Subsystem_block.vhd
-- Created: 2022-10-17 15:20:17
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_cost_function_src_Subsystem_block
-- Source Path: parallel_8_cost_function/HDL_DUT4/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.parallel_8_cost_function_src_HDL_DUT4_pkg.ALL;

ENTITY parallel_8_cost_function_src_Subsystem_block IS
  PORT( Predicton                         :   IN    vector_of_std_logic_vector18(0 TO 31);  -- sfix18_En11 [32]
        id_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        J1                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J2                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J3                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J4                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J5                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J6                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J7                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J8                                :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END parallel_8_cost_function_src_Subsystem_block;


ARCHITECTURE rtl OF parallel_8_cost_function_src_Subsystem_block IS

  -- Component Declarations
  COMPONENT parallel_8_cost_function_src_Subsystem
    PORT( Prediction_1                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J1                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem1
    PORT( Prediction_2                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J2                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem2
    PORT( Prediction_3                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J3                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem3
    PORT( Prediction_4                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J4                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem4
    PORT( Prediction_5                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J5                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem5
    PORT( Prediction_6                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J6                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem6
    PORT( Prediction_7                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J7                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem7
    PORT( Prediction_8                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J8                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_cost_function_src_Subsystem
    USE ENTITY work.parallel_8_cost_function_src_Subsystem(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem1
    USE ENTITY work.parallel_8_cost_function_src_Subsystem1(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem2
    USE ENTITY work.parallel_8_cost_function_src_Subsystem2(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem3
    USE ENTITY work.parallel_8_cost_function_src_Subsystem3(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem4
    USE ENTITY work.parallel_8_cost_function_src_Subsystem4(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem5
    USE ENTITY work.parallel_8_cost_function_src_Subsystem5(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem6
    USE ENTITY work.parallel_8_cost_function_src_Subsystem6(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem7
    USE ENTITY work.parallel_8_cost_function_src_Subsystem7(rtl);

  -- Signals
  SIGNAL Demux_out1                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J                                : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out2                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_1                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out3                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_2                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out4                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_3                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out5                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_4                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out6                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_5                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out7                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_6                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out8                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_7                              : std_logic_vector(19 DOWNTO 0);  -- ufix20

BEGIN
  u_Subsystem : parallel_8_cost_function_src_Subsystem
    PORT MAP( Prediction_1 => Demux_out1,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J1 => J  -- sfix20_En11
              );

  u_Subsystem1 : parallel_8_cost_function_src_Subsystem1
    PORT MAP( Prediction_2 => Demux_out2,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J2 => J_1  -- sfix20_En11
              );

  u_Subsystem2 : parallel_8_cost_function_src_Subsystem2
    PORT MAP( Prediction_3 => Demux_out3,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J3 => J_2  -- sfix20_En11
              );

  u_Subsystem3 : parallel_8_cost_function_src_Subsystem3
    PORT MAP( Prediction_4 => Demux_out4,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J4 => J_3  -- sfix20_En11
              );

  u_Subsystem4 : parallel_8_cost_function_src_Subsystem4
    PORT MAP( Prediction_5 => Demux_out5,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J5 => J_4  -- sfix20_En11
              );

  u_Subsystem5 : parallel_8_cost_function_src_Subsystem5
    PORT MAP( Prediction_6 => Demux_out6,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J6 => J_5  -- sfix20_En11
              );

  u_Subsystem6 : parallel_8_cost_function_src_Subsystem6
    PORT MAP( Prediction_7 => Demux_out7,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J7 => J_6  -- sfix20_En11
              );

  u_Subsystem7 : parallel_8_cost_function_src_Subsystem7
    PORT MAP( Prediction_8 => Demux_out8,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J8 => J_7  -- sfix20_En11
              );

  Demux_out1(0) <= Predicton(0);
  Demux_out1(1) <= Predicton(1);
  Demux_out1(2) <= Predicton(2);
  Demux_out1(3) <= Predicton(3);

  Demux_out2(0) <= Predicton(4);
  Demux_out2(1) <= Predicton(5);
  Demux_out2(2) <= Predicton(6);
  Demux_out2(3) <= Predicton(7);

  Demux_out3(0) <= Predicton(8);
  Demux_out3(1) <= Predicton(9);
  Demux_out3(2) <= Predicton(10);
  Demux_out3(3) <= Predicton(11);

  Demux_out4(0) <= Predicton(12);
  Demux_out4(1) <= Predicton(13);
  Demux_out4(2) <= Predicton(14);
  Demux_out4(3) <= Predicton(15);

  Demux_out5(0) <= Predicton(16);
  Demux_out5(1) <= Predicton(17);
  Demux_out5(2) <= Predicton(18);
  Demux_out5(3) <= Predicton(19);

  Demux_out6(0) <= Predicton(20);
  Demux_out6(1) <= Predicton(21);
  Demux_out6(2) <= Predicton(22);
  Demux_out6(3) <= Predicton(23);

  Demux_out7(0) <= Predicton(24);
  Demux_out7(1) <= Predicton(25);
  Demux_out7(2) <= Predicton(26);
  Demux_out7(3) <= Predicton(27);

  Demux_out8(0) <= Predicton(28);
  Demux_out8(1) <= Predicton(29);
  Demux_out8(2) <= Predicton(30);
  Demux_out8(3) <= Predicton(31);

  J1 <= J;

  J2 <= J_1;

  J3 <= J_2;

  J4 <= J_3;

  J5 <= J_4;

  J6 <= J_5;

  J7 <= J_6;

  J8 <= J_7;

END rtl;

