{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678675593295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678675593295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 19:46:32 2023 " "Processing started: Sun Mar 12 19:46:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678675593295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1678675593295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1678675593295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1678675594834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1678675594834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dv.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dv " "Found entity 1: clk_dv" {  } { { "clk_dv.v" "" { Text "C:/Users/carib/CST 231/Lab5/clk_dv.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/carib/CST 231/Lab5/UART_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.v" "" { Text "C:/Users/carib/CST 231/Lab5/Lab5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/button_lockout.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/button_lockout.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_lockout " "Found entity 1: button_lockout" {  } { { "output_files/button_lockout.v" "" { Text "C:/Users/carib/CST 231/Lab5/output_files/button_lockout.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620492 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/carib/CST 231/Lab5/mux.v" 22 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1678675620508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/carib/CST 231/Lab5/mux.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_tb " "Found entity 1: UART_rx_tb" {  } { { "simulation/modelsim/UART_tx_tb.v" "" { Text "C:/Users/carib/CST 231/Lab5/simulation/modelsim/UART_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_tb " "Found entity 1: UART_tx_tb" {  } { { "UART_tx_tb.v" "" { Text "C:/Users/carib/CST 231/Lab5/UART_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678675620523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1678675620523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1678675620648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dv clk_dv:U1 " "Elaborating entity \"clk_dv\" for hierarchy \"clk_dv:U1\"" {  } { { "Lab5.v" "U1" { Text "C:/Users/carib/CST 231/Lab5/Lab5.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678675620711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_dv.v(36) " "Verilog HDL assignment warning at clk_dv.v(36): truncated value with size 32 to match size of target (26)" {  } { { "clk_dv.v" "" { Text "C:/Users/carib/CST 231/Lab5/clk_dv.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678675620711 "|Lab5|clk_dv:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_lockout button_lockout:U2 " "Elaborating entity \"button_lockout\" for hierarchy \"button_lockout:U2\"" {  } { { "Lab5.v" "U2" { Text "C:/Users/carib/CST 231/Lab5/Lab5.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678675620726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:U4 " "Elaborating entity \"mux\" for hierarchy \"mux:U4\"" {  } { { "Lab5.v" "U4" { Text "C:/Users/carib/CST 231/Lab5/Lab5.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678675620742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mux.v(92) " "Verilog HDL assignment warning at mux.v(92): truncated value with size 32 to match size of target (4)" {  } { { "mux.v" "" { Text "C:/Users/carib/CST 231/Lab5/mux.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678675620742 "|Lab5|mux:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:U5 " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:U5\"" {  } { { "Lab5.v" "U5" { Text "C:/Users/carib/CST 231/Lab5/Lab5.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1678675620758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(87) " "Verilog HDL assignment warning at UART_tx.v(87): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.v" "" { Text "C:/Users/carib/CST 231/Lab5/UART_tx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1678675620758 "|UART_tx"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678675620992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 19:47:00 2023 " "Processing ended: Sun Mar 12 19:47:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678675620992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678675620992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678675620992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1678675620992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678676723442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678676723462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 20:05:23 2023 " "Processing started: Sun Mar 12 20:05:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678676723462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678676723462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab5 -c Lab5 --netlist_type=sgate " "Command: quartus_npp Lab5 -c Lab5 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678676723462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1678676723877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678676723917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 20:05:23 2023 " "Processing ended: Sun Mar 12 20:05:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678676723917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678676723917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678676723917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1678676723917 ""}
