// Seed: 3326757625
module module_0 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply1 id_7 id_11,
    output supply0 id_8,
    input supply0 id_9
);
  logic id_12;
  wire  id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3
    , id_6,
    input wor id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4
  );
endmodule
