# CYAN-FPGA í”„ë¡œì íŠ¸ ë¬¸ì„œ

## ë¹ ë¥¸ ì‹œì‘: ì–´ë””ì„œë¶€í„° ì‹œì‘í• ê¹Œìš”?

### í”„ë¡œì íŠ¸ê°€ ì²˜ìŒì´ì‹ ê°€ìš”? ì—¬ê¸°ì„œ ì‹œì‘í•˜ì„¸ìš”:

1. **5ë¶„** - ì´ ê°œìš”(Overview) ì„¹ì…˜ ì½ê¸°
2. **15ë¶„** - ì•„ë˜ í˜„ì¬ ìƒíƒœ(Current Status) ê²€í† 
3. **30ë¶„** - ì•„í‚¤í…ì²˜ ìƒì„¸ì‚¬í•­ì€ TECHNICAL_REFERENCE.md ì°¸ì¡°
4. **1ì‹œê°„** - í’ˆì§ˆ ë¡œë“œë§µì€ IMPROVEMENT_PLAN.md í•™ìŠµ
5. **ì§€ì†** - ì•„ë˜ ë¬¸ì„œ ê°€ì´ë“œ ì°¸ì¡°

### ì‹œì‘ ì›Œí¬í”Œë¡œìš°

ì—¬ê¸°ì„œ ì‹œì‘(README.md) â†’ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ ì´í•´ â†’ í˜„ì¬ ìƒíƒœ ê²€í†  â†’ ì‘ì—… ê³„íš(IMPROVEMENT_PLAN.md) â†’ ê¸°ìˆ  ìƒì„¸ì‚¬í•­ ì ‘ê·¼(TECHNICAL_REFERENCE.md) â†’ ì°¸ì¡° ìë£Œ

---

## ê°œìš”(Overview)

CYAN-FPGA í”„ë¡œì íŠ¸ëŠ” ROIC(Readout Integrated Circuit) ì œì–´ ë° MIPI CSI-2 ë°ì´í„° ì „ì†¡ì„ ìœ„í•œ Xilinx Artix-7 ê¸°ë°˜ FPGA ì„¤ê³„ì…ë‹ˆë‹¤.

**Target Hardware**: Xilinx Artix-7 XC7A35TFGG484-1

**ì£¼ìš” ê¸°ëŠ¥(Primary Features)**:
- Multi-clock domain ì‹œìŠ¤í…œ (200MHz, 100MHz, 20MHz, 5MHz, 1MHz)
- ë¹„ë””ì˜¤ ìŠ¤íŠ¸ë¦¬ë°ìš© MIPI CSI-2 TX ì¶œë ¥
- TI ROIC ë°ì´í„° ìº¡ì²˜ìš© LVDS ì¸í„°í˜ì´ìŠ¤ (12ì±„ë„)
- ë ˆì§€ìŠ¤í„° ì œì–´ìš© SPI Slave ì¸í„°í˜ì´ìŠ¤
- íšë“ ì œì–´ìš© Configurable Sequencer FSM
- ë‹¤ì¤‘ íšë“ ëª¨ë“œ ì§€ì›
- ë””ë²„ê¹…ìš© Integrated ILA

---

## í˜„ì¬ ìƒíƒœ ë° ì•Œë ¤ì§„ ë¬¸ì œ(Current Status and Known Issues)

**Status**: âœ… **Bitstream ì™„ë£Œ** - Week 11

**ìµœê·¼ ì„±ê³¼(Recent Achievements)**:
- âœ… Week 1: ëª¨ë“  CDC ìœ„ë°˜ ìˆ˜ì • ì™„ë£Œ (CDC-001, CDC-002)
- âœ… Week 2: Reset í‘œì¤€í™” ì™„ë£Œ (RST-001, RST-002)
- âœ… Week 3: FSM ë¦¬íŒ©í† ë§ ë° Testbench ì™„ë£Œ (FSM-001)
- âœ… Week 4: CDC-003 async_fifo_24b í†µí•©, Reset í†µí•© (RST-003)
- âœ… Week 5: P0 ì£¼ìš” ìˆ˜ì • ì™„ë£Œ (SYN-001, SYN-002, CDC-003, RST-003)
- âœ… Week 6: Debug í†µí•© (M6-1), Sync ì²˜ë¦¬ (M6-2) ì¶”ì¶œ
- âœ… Week 7: Gate Driver ì¶œë ¥ (M7-1), ROIC ì±„ë„ ë°°ì—´ (M7-2) ì¶”ì¶œ
- âœ… Week 8: Control Signal Mux (M8-1), Power Control (M8-2) ì¶”ì¶œ
- âœ… Week 9: init.sv FSM 3-block ìŠ¤íƒ€ì¼ ë¦¬íŒ©í† ë§ ì™„ë£Œ (M9-1)
- âœ… Week 10: ìµœì¢… ëª¨ë“ˆ ì¶”ì¶œ ì™„ë£Œ, ì´ 33ê°œ ëª¨ë“ˆ
- âœ… Week 11: **Bitstream ìƒì„± ì™„ë£Œ, ERR-017 í•´ê²°**
- âœ… Week 12: **ì½”ë“œ ë¦¬ë·° ë° ì •ë¦¬ ì™„ë£Œ** (ë¯¸ì‚¬ìš© ì‹ í˜¸ 13ê°œ ì œê±°)

**Week 11 ì£¼ìš” ì„±ê³¼(Milestones)**:
- âœ… ERR-017: Bitstream Clock Routing ìˆ˜ì • (BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™”)
- âœ… Build ìë™í™”: TCL ìŠ¤í¬ë¦½íŠ¸ (build_bitstream.tcl) ì™„ë£Œ
- âœ… File ì •ë¦¬: 594ê°œ IP ìƒì„± íŒŒì¼ì„ .gitignoreë¡œ ì´ë™
- âœ… ì¶œë ¥ íŒŒì¼: cyan_top.bit, .bin, .mcs ìƒì„± ì™„ë£Œ
- âœ… Synthesis: 0 errors, 0 critical warnings
- âœ… Implementation: 0 errors, timing ì¶©ì¡±

**í–¥í›„ ì‘ì—…(Remaining Work)**:
- Week 12+: Simulation ê²€ì¦, Test Coverage í™•ì¥

Open Issues: 0
Critical Issues: 0 âœ…

### ì™„ë£Œëœ ì´ìŠˆ(Completed Issues) âœ…

| Issue ID | Category | Status | PR | Solution |
|----------|----------|--------|-----|----------|
| CDC-001 | CDC Violation | âœ… Fixed | #1 | gen_sync_startìš© 3-stage synchronizer |
| CDC-002 | Missing Constraints | âœ… Fixed | #1 | Clock groups + CDC false paths |
| CDC-003 | MIPI Data CDC | âœ… Fixed | #1 | read_data_mux.svì— async_fifo_24b ëª¨ë“ˆ í†µí•© |
| RST-001 | Reset Inconsistency | âœ… Fixed | #1 | reset_sync ëª¨ë“ˆ, active-LOW í‘œì¤€ |
| RST-002 | Multiple Async Resets | âœ… Fixed | #1 | Domainë‹¹ ë‹¨ì¼ synchronized reset |
| RST-003 | Reset Polarity Mixed | âœ… Fixed | #5 | ëª¨ë“  resetì„ active-LOWë¡œ í†µí•© |
| SYN-001 | Syntax Error (dup ;) | âœ… Fixed | #5 | cyan_top.sv:530 ì¤‘ë³µ ì„¸ë¯¸ì½œë¡  ì œê±° |
| SYN-002 | Self-Assignment | âœ… Fixed | #5 | reg_map_integration.sv:149 ìê¸° í• ë‹¹ ì œê±° |
| FSM-001 | Non-Standard FSM | âœ… Fixed | #2 | 3-block FSM ë¦¬íŒ©í† ë§, 577â†’490 lines (sequencer_fsm) |
| FSM-002 | init.sv FSM Style | âœ… Fixed | - | init.svë¥¼ 3-block FSMë¡œ ë¦¬íŒ©í† ë§ (Week 9) |
| TOP-001 | cyan_top Decomposition | âœ… Fixed | - | 9ê°œ ëª¨ë“ˆ ì¶”ì¶œ (Weeks 5-10) |
| ERR-017 | Clock Routing Error | âœ… Fixed | - | BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™”, XDC ì œì•½ì¡°ê±´ ì—…ë°ì´íŠ¸ |
| CLR-001 | Unused Signals | âœ… Fixed | - | 13ê°œ ë¯¸ì‚¬ìš© ê²Œì´íŠ¸ ì‹ í˜¸ ì œê±° (Week 12) |

### Open Issues

| Issue ID | Category | Severity | Impact | Notes |
|----------|----------|----------|--------|-------|
| *None* | - | - | - | ëª¨ë“  ì£¼ìš” ë° ë†’ì€ ìš°ì„ ìˆœìœ„ ì´ìŠˆ í•´ê²°ë¨ âœ… |


### í’ˆì§ˆ ì§€í‘œ(Quality Metrics)

| Metric | Week 0 | Week 5 | Week 10 | Week 11 | Target (Final) | Status |
|--------|--------|--------|---------|---------|----------------|--------|
| CDC Violations | 8+ | 0 | 0 | 0 | 0 | âœ… ë‹¬ì„± |
| Reset Consistency | 30% | 100% | 100% | 100% | 100% | âœ… ë‹¬ì„± |
| FSM Standard Compliance | 0% | 50% | 100% | 100% | 100% | âœ… ë‹¬ì„± |
| Syntax Errors | 2 | 0 | 0 | 0 | 0 | âœ… ë‹¬ì„± |
| Synthesis Errors | - | - | - | 0 | 0 | âœ… PASS |
| Bitstream Generation | - | - | - | âœ… | âœ… | âœ… PASS |
| Module Count | 21 | 24 | 33 | 39 | - | âœ… ì™„ë£Œ |
| cyan_top.sv Lines | 1261 | 1261 | 1316 | 1282 | <500 | ì§„í–‰ì¤‘ |
| Test Coverage | 23% | 23% | 23% | 23% | >70% | ê³„íšë¨ (Week 12) |
| IP Files Tracked | 594 | 594 | 594 | 0 (.gitignore) | 0 | âœ… ë‹¬ì„± |

**ìˆ˜í–‰í•  ì‘ì—…ì€?** ì „ì²´ ë¡œë“œë§µì€ IMPROVEMENT_PLAN.md ì°¸ì¡°.

---

## ë¬¸ì„œ ê°€ì´ë“œ(Documentation Guide)

### í•µì‹¬ ë¬¸ì„œ(Core Documentation)

| Document | Purpose | When to Use |
|----------|---------|-------------|
| README.md (ì´ íŒŒì¼) | í”„ë¡œì íŠ¸ ê°œìš” ë° íƒìƒ‰ í—ˆë¸Œ | ì‹œì‘ì , ë¦¬ì†ŒìŠ¤ ì°¾ê¸° |
| TECHNICAL_REFERENCE.md | ê¸°ìˆ  ì‚¬ì–‘, ëª¨ë“ˆ ìƒì„¸, ë¦¬íŒ©í† ë§ ê°€ì´ë“œë¼ì¸ | êµ¬í˜„ ì´í•´ |
| LESSONS_LEARNED.md | ì›Œí¬í”Œë¡œìš° ê°œì„  ë° ëª¨ë²” ì‚¬ë¡€ | í”„ë¡œì„¸ìŠ¤ ê°œì„  |
| **BUILD_PROCEDURE.md** | ë¹Œë“œ ì ˆì°¨ ê°€ì´ë“œ (ë¹Œë“œ ìŠ¤í¬ë¦½íŠ¸ ì‚¬ìš©ë²•) | ë¹Œë“œ/ë°°í¬ ì‹œ |
| **IP_CORE_GUIDE.md** | IP ì½”ì–´ ì„¤ì • ë° ì¬ìƒì„± ê°€ì´ë“œ | IP ìˆ˜ì •/ì¬ìƒì„± ì‹œ |
| **RESOURCE_ANALYSIS.md** | ë¦¬ì†ŒìŠ¤/íƒ€ì´ë°/ì „ë ¥ ë¶„ì„ ë³´ê³ ì„œ | ì„±ëŠ¥ ë¶„ì„ ì‹œ |
| **API_REGISTER_GUIDE.md** | SPI ì¸í„°í˜ì´ìŠ¤ ë° ë ˆì§€ìŠ¤í„° API | íŒì›¨ì–´ ì œì–´ ì‹œ |

### ë³´ê´€ ë¬¸ì„œ(Archived Documentation)

| Location | Contents | When to Use |
|----------|----------|-------------|
| doc/archive/ | ì™„ë£Œëœ ì£¼ê°„ ë³´ê³ ì„œ, ê³¼ê±° ê³„íš | í”„ë¡œì íŠ¸ ì—­ì‚¬ ì´í•´ |

### ì°¸ì¡° ìë£Œ(Reference Materials)

| File | Purpose |
|------|---------|
| fpga_block_diagram.png | ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ ì‹œê°í™” |
| ROIC_timing_chart.xlsx | ROIC íƒ€ì´ë° ì‚¬ì–‘ |
| Xdaq_Register_Map.xlsx | ë ˆì§€ìŠ¤í„° ë§µ ë¬¸ì„œ |
| Xdaq_Register_Map_24.xlsx | ë ˆì§€ìŠ¤í„° ë§µ (24-bit ë²„ì „) |
| xdaq_fpga_design.pptx | ì„¤ê³„ í”„ë ˆì  í…Œì´ì…˜ |

### ê° ë¬¸ì„œ ì‚¬ìš©ë²•

**í”„ë¡œì íŠ¸ ì´í•´ë¥¼ ìœ„í•´**:
1. README.md (ì´ íŒŒì¼)ë¡œ í”„ë¡œì íŠ¸ ì»¨í…ìŠ¤íŠ¸ ì‹œì‘
2. ì‹œê°ì  ì•„í‚¤í…ì²˜ëŠ” fpga_block_diagram.png ê²€í† 
3. ROIC Gate DriverëŠ” TECHNICAL_REFERENCE.md ì„¹ì…˜ 3 ì°¸ì¡°

**ê°œë°œ ì‘ì—…ì„ ìœ„í•´**:
1. í˜„ì¬ ë‹¨ê³„ ìš°ì„ ìˆœìœ„ëŠ” IMPROVEMENT_PLAN.md í™•ì¸
2. ë¦¬íŒ©í† ë§ ê°€ì´ë“œë¼ì¸ì€ TECHNICAL_REFERENCE.md ì„¹ì…˜ 4 ì°¸ì¡°
3. íƒ€ì´ë° ìš”êµ¬ì‚¬í•­ì€ ROIC_timing_chart.xlsx ì°¸ì¡°
4. ë ˆì§€ìŠ¤í„° ì •ì˜ëŠ” Xdaq_Register_Map.xlsx ì°¸ì¡°

**ì´ìŠˆ í•´ê²°ì„ ìœ„í•´**:
1. errors-and-solutions.md (.alfred-memory/rules/)ì—ì„œ ì´ìŠˆ ID ì¡°íšŒ
2. ê¶Œì¥ ìˆ˜ì • ì‚¬í•­ ë° ì½”ë“œ ì˜ˆì œ ë”°ë¥´ê¸°
3. ì„±ê³µ ê¸°ì¤€ìœ¼ë¡œ ê²€ì¦

---

## ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜(System Architecture)

### Clock Domain Architecture

| Clock Domain | Frequency | Description | Primary Usage |
|--------------|-----------|-------------|---------------|
| CLK_200MHZ | 200 MHz | DPHY high-speed clock | MIPI CSI-2 TX data path |
| CLK_100MHZ | 100 MHz | Main system clock | Register map, control logic |
| CLK_20MHZ | 20 MHz | Processing clock | Data reordering, sequencer |
| CLK_5MHZ | 5 MHz | Slow clock | Timing generation |
| CLK_1MHZ | 1 MHz | Very slow clock | Low-speed timers |

**ê¸°ìˆ  ì‚¬ì–‘ì€ ì–´ë””ì—?** ìƒì„¸ ì•„í‚¤í…ì²˜ëŠ” TECHNICAL_REFERENCE.md ì°¸ì¡°.

---

## ê°œë°œ ë¡œë“œë§µ(Development Roadmap)

### 7-Phase ê°œì„  ê³„íš(12+ Weeks)

| Phase | Focus | Duration | Status |
|-------|-------|----------|--------|
| Phase 1 | Critical Safety (CDC) | Week 1 | âœ… ì™„ë£Œ |
| Phase 2 | Reset Standardization | Week 2 | âœ… ì™„ë£Œ |
| Phase 3 | FSM Refactoring | Weeks 3-4 | âœ… ì™„ë£Œ |
| Phase 4 | Critical Fixes | Week 5 | âœ… ì™„ë£Œ |
| Phase 5 | Top-Level Decomposition | Weeks 6-10 | âœ… ì™„ë£Œ |
| Phase 6 | Bitstream Generation | Week 11 | âœ… ì™„ë£Œ |
| Phase 7 | Verification | Week 12+ | ê³„íšë¨ |

### í˜„ì¬ ë‹¨ê³„: Phase 6 ì™„ë£Œ - Bitstream Generation (Week 11)

**Weeks 1-11 ëª¨ë‘ ì™„ë£Œ**:
- âœ… Week 1: CDC ìœ„ë°˜ ìˆ˜ì • (CDC-001, CDC-002)
- âœ… Week 2: Reset í‘œì¤€í™” (RST-001, RST-002)
- âœ… Week 3: FSM ë¦¬íŒ©í† ë§ (FSM-001) - sequencer_fsm.sv
- âœ… Week 4: CDC ìˆ˜ì •, Reset í†µí•©, ëª¨ë“ˆ ì¶”ì¶œ
- âœ… Week 5: P0 ì£¼ìš” ìˆ˜ì • (SYN-001, SYN-002, CDC-003, RST-003)
- âœ… Week 6: Debug í†µí•© (M6-1), Sync ì²˜ë¦¬ (M6-2)
- âœ… Week 7: Gate Driver ì¶œë ¥ (M7-1), ROIC ì±„ë„ ë°°ì—´ (M7-2)
- âœ… Week 8: Control Signal Mux (M8-1), Power Control (M8-2)
- âœ… Week 9: init.sv FSM 3-block ìŠ¤íƒ€ì¼ ë¦¬íŒ©í† ë§ (M9-1)
- âœ… Week 10: ìµœì¢… ëª¨ë“ˆ ì¶”ì¶œ ì™„ë£Œ, ë¬¸ì„œ ì—…ë°ì´íŠ¸
- âœ… Week 11: **Bitstream ìƒì„±, ERR-017 ìˆ˜ì •, Build ìë™í™”**

**Week 11 Deliverables**:
- âœ… ERR-017: Clock routing error ìˆ˜ì • (BUFG ëª…ì‹œì  ì¸ìŠ¤í„´ìŠ¤í™”)
- âœ… build_bitstream.tcl: ìë™í™” Build ìŠ¤í¬ë¦½íŠ¸
- âœ… post_script.tcl: Post-build ì²˜ë¦¬
- âœ… ì¶œë ¥ íŒŒì¼: cyan_top.bit, cyan_top.bin, cyan_top.mcs
- âœ… File ì •ë¦¬: 594ê°œ IP ìƒì„± íŒŒì¼ì„ .gitignoreë¡œ
- âœ… Synthesis: PASS (0 errors)
- âœ… Implementation: PASS (0 errors, timing ì¶©ì¡±)

**ìƒì„¸ ë¡œë“œë§µ**: ì „ì²´ ì‘ì—… ë¶„ë¥˜ëŠ” IMPROVEMENT_PLAN.md ì°¸ì¡°.

---

## ëª¨ë“ˆ ëª©ë¡(Module List - 39 Files)

### Core Modules (í•µì‹¬ ëª¨ë“ˆ)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| cyan_top.sv | 1292 | Top-level module | ğŸŸ¡ Large |
| init.sv | 344 | Power initialization FSM (3-block) | ğŸŸ¢ OK |
| sequencer_fsm.sv | 603 | Acquisition sequencer FSM (3-block) | ğŸŸ¢ OK |
| read_data_mux.sv | 771 | LVDS data read multiplexer with async FIFO | ğŸŸ¡ Medium |
| reg_map_integration.sv | 278 | SPI register map integration | ğŸŸ¢ OK |

### Integration Modules (í†µí•© ëª¨ë“ˆ, Weeks 5-10 ì¶”ì¶œ)
| Module | Lines | Week | Description | Status |
|--------|-------|------|-------------|--------|
| mipi_integration.sv | 89 | Week 5 | MIPI CSI-2 TX + AXI stream wrapper | ğŸŸ¢ OK |
| sequencer_wrapper.sv | 128 | Week 5 | FSM + index generation wrapper | ğŸŸ¢ OK |
| data_path_integration.sv | 109 | Week 5 | read_data_mux + data processing wrapper | ğŸŸ¢ OK |
| debug_integration.sv | 166 | Week 6 (M6-1) | ILA debug integration | ğŸŸ¢ OK |
| sync_processing.sv | 111 | Week 6 (M6-2) | Sync signal processing | ğŸŸ¢ OK |
| gate_driver_output.sv | 135 | Week 7 (M7-1) | ROIC gate driver output logic | ğŸŸ¢ OK |
| roic_channel_array.sv | 212 | Week 7 (M7-2) | ROIC 12-channel array processing | ğŸŸ¢ OK |
| control_signal_mux.sv | 77 | Week 8 (M8-1) | Control signal multiplexing | ğŸŸ¢ OK |
| power_control.sv | 99 | Week 8 (M8-2) | Power sequencing control | ğŸŸ¢ OK |
| ti_roic_integration.sv | 154 | Week 4 | TI ROIC interface integration | ğŸŸ¢ OK |

### CDC and Reset Modules (CDC ë° Reset ëª¨ë“ˆ)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| cdc_sync_3ff.sv | 91 | 3-stage CDC synchronizer | ğŸŸ¢ OK |
| async_fifo_1b.sv | 117 | 1-bit async FIFO | ğŸŸ¢ OK |
| async_fifo_24b.sv | 138 | 24-bit async FIFO (CDC-003 fix) | ğŸŸ¢ OK |
| async_fifo.sv | 165 | Universal async FIFO | ğŸŸ¢ OK |
| reset_sync.sv | 53 | Reset synchronizer | ğŸŸ¢ OK |

### Clock and Timing (í´ëŸ­ ë° íƒ€ì´ë°)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| clock_gen_top.sv | 82 | Clock generation top module | ğŸŸ¢ OK |
| dcdc_clk.sv | 37 | DC-DC clock module | ğŸŸ¢ OK |

### Communication Modules (í†µì‹  ëª¨ë“ˆ)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| spi_slave.sv | 245 | SPI slave interface | ğŸŸ¢ OK |
| i2c_master.sv | 186 | I2C master interface | ğŸŸ¢ OK |
| roic_gate_drv_gemini.sv | 122 | Gemini ROIC gate driver | ğŸŸ¢ OK |

### FIFO and Data Storage (FIFO ë° ë°ì´í„° ì €ì¥)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| fifo_1b.sv | 87 | 1-bit synchronous FIFO | ğŸŸ¢ OK |

### TI-ROIC Subsystem (source/hdl/ti-roic/)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| ti_roic_top.sv | 236 | TI ROIC top module | ğŸŸ¢ OK |
| ti_roic_tg.sv | 754 | Test pattern generator | ğŸŸ¢ OK |
| deser_single.sv | 218 | Deserializer | ğŸŸ¢ OK |
| indata_reorder.sv | 339 | Data reordering | ğŸŸ¢ OK |
| first_ch_detector.sv | 322 | First channel detector | ğŸŸ¢ OK |
| bit_align.sv | 225 | Bit alignment | ğŸŸ¢ OK |
| bit_clock_module.sv | 103 | Bit clock module | ğŸŸ¢ OK |
| roic_spi.sv | 129 | ROIC SPI interface | ğŸŸ¢ OK |

### CSI2 Subsystem (source/hdl/csi2/)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| mipi_csi2_tx_top.sv | 255 | MIPI CSI-2 TX top | ğŸŸ¢ OK |
| mipi_csi2_tx_bd.sv | 304 | MIPI CSI-2 TX block diagram | ğŸŸ¢ OK |

### Legacy/Reference Modules (ë ˆê±°ì‹œ/ì°¸ì¡° ëª¨ë“ˆ)
| Module | Lines | Description | Status |
|--------|-------|-------------|--------|
| cyan_top_new.sv | 1262 | Reference implementation | ğŸ”µ Reference |
| init_refacto.sv | 479 | Legacy init reference | ğŸ”µ Reference |
| p_define_refacto.sv | 509 | Parameter definitions | ğŸ”µ Reference |
| reg_map_refacto.sv | 997 | Legacy register map reference | ğŸ”µ Reference |

---

## ë¹ ë¥¸ ì°¸ì¡°(Quick Reference)

### í”„ë¡œì íŠ¸ ìƒíƒœ(Project Status)
- í˜„ì¬ í’ˆì§ˆ ì§€í‘œ: ìœ„ì˜ í‘œ ì°¸ì¡°
- ì´ìŠˆ ì¶”ì : .alfred-memory/rules/errors-and-solutions.md
- ì„±ê³µ ê¸°ì¤€: IMPROVEMENT_PLAN.md

### ê¸°ìˆ  ì •ë³´(Technical Information)
- ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜: TECHNICAL_REFERENCE.md - ì™„ì „í•œ ê¸°ìˆ  ì‚¬ì–‘
- HDL ì½”ë”© í‘œì¤€: TECHNICAL_REFERENCE.md - ì„¹ì…˜ 1
- ROIC Gate Driver: TECHNICAL_REFERENCE.md - ì„¹ì…˜ 3
- ë¦¬íŒ©í† ë§ ê°€ì´ë“œë¼ì¸: TECHNICAL_REFERENCE.md - ì„¹ì…˜ 4

### ì°¸ì¡° ë°ì´í„°(Reference Data)
- ë ˆì§€ìŠ¤í„° ë§µ: Xdaq_Register_Map.xlsx, Xdaq_Register_Map_24.xlsx
- íƒ€ì´ë° ì‚¬ì–‘: ROIC_timing_chart.xlsx
- ì•„í‚¤í…ì²˜ ë‹¤ì´ì–´ê·¸ë¨: fpga_block_diagram.png
- ì„¤ê³„ í”„ë ˆì  í…Œì´ì…˜: xdaq_fpga_design.pptx

### Build ê²°ê³¼ë¬¼(Build Artifacts, Week 11)
| File | Location | Description |
|------|----------|-------------|
| cyan_top.bit | output/ | FPGA programming bitstream |
| cyan_top.bin | output/ | Binary format |
| cyan_top.mcs | output/ | SPI Flash image |
| cyan_top.ltx | output/ | Debug probes |
| *.rpt | reports/ | Timing/utilization reports |

---

## ì¼ë°˜ì ì¸ ì§ˆë¬¸(Common Questions)

**ì–´ë””ì„œ ì‹œì‘í•´ì•¼ í•˜ë‚˜ìš”?**
1. ì´ README.md ì½ê¸° (5ë¶„)
2. ìœ„ì˜ í˜„ì¬ ìƒíƒœ ê²€í† 
3. ë¡œë“œë§µì€ IMPROVEMENT_PLAN.md í•™ìŠµ (30ë¶„)
4. ì•„í‚¤í…ì²˜ëŠ” TECHNICAL_REFERENCE.md ê²€í†  (45ë¶„)

**í˜„ì¬ ìƒíƒœëŠ” ì–´ë–¤ê°€ìš”?**
- ë‹¨ê³„: Week 11 (Bitstream ì™„ë£Œ) - ê²€ì¦ ì¤€ë¹„ ì™„ë£Œ
- CDC ìœ„ë°˜: 0 âœ… (Week 1 ì™„ë£Œ)
- Reset ì¼ê´€ì„±: 100% âœ… (Week 2 ì™„ë£Œ)
- FSM í‘œì¤€ ì¤€ìˆ˜: 100% âœ… (Weeks 3, 9 ì™„ë£Œ)
- ëª¨ë“ˆ ìˆ˜: 39 âœ… (Week 11 ì™„ë£Œ)
- Bitstream: âœ… PASS (Week 11 ì™„ë£Œ)
- ë‹¤ìŒ ë‹¨ê³„: Simulation ê²€ì¦, Test Coverage í™•ì¥ (Week 12+)

**ìˆ˜í–‰í•  ì‘ì—…ì€?**
- ì¦‰ì‹œ: Simulation ê²€ì¦ (Week 12)
- ë‹¤ìŒ: Test Coverageë¥¼ 23%ì—ì„œ >70%ë¡œ í™•ì¥
- ìƒì„¸ ì‘ì—… ëª©ë¡: IMPROVEMENT_PLAN.md

**ê¸°ìˆ  ì‚¬ì–‘ì€ ì–´ë””ì— ìˆë‚˜ìš”?**
- ì•„í‚¤í…ì²˜: TECHNICAL_REFERENCE.md
- íƒ€ì´ë°: ROIC_timing_chart.xlsx
- ë ˆì§€ìŠ¤í„°: Xdaq_Register_Map.xlsx
- ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨: fpga_block_diagram.png

**Bitstreamì„ ì–´ë–»ê²Œ ë¹Œë“œí•˜ë‚˜ìš”?**
```bash
# í”„ë¡œì íŠ¸ ë£¨íŠ¸ì—ì„œ
"D:\AMDDesignTools\2025.2\Vivado\bin\vivado.bat" -mode batch -source "build_bitstream.tcl" -log "build_bitstream.log" -nojournal
```

**ë ˆì§€ìŠ¤í„° ì •ë³´ëŠ” ì–´ë–»ê²Œ ì°¾ë‚˜ìš”?**
- ì£¼ìš”: Xdaq_Register_Map.xlsx (í˜„ì¬ ë²„ì „)
- ëŒ€ì•ˆ: Xdaq_Register_Map_24.xlsx (24-bit ë²„ì „)
- êµ¬í˜„: TECHNICAL_REFERENCE.md ì„¹ì…˜ 3

---

## ë¬¸ì„œ ìœ ì§€ë³´ìˆ˜(Document Maintenance)

| Document | Last Updated | Maintainer | Review Cycle |
|----------|--------------|------------|--------------|
| README.md | 2026-02-04 | FPGA Design Team | ì£¼ê°„(Weekly) |
| IMPROVEMENT_PLAN.md | 2026-02-04 | FPGA Design Team | ê° ë‹¨ê³„ ì¢…ë£Œ ì‹œ |
| TECHNICAL_REFERENCE.md | 2026-02-04 | FPGA Design Team | í•„ìš”ì‹œ |

---

**Project**: CYAN FPGA - Xilinx Artix-7 ROIC Controller
**Document Version**: 5.0 (Week 11 Update)
**Last Updated**: 2026-02-04 (Week 11 ì™„ë£Œ - Bitstream ìƒì„±ë¨)

---

## íƒìƒ‰ ìš”ì•½(Navigation Summary)

ì´ READMEëŠ” ë‹¤ìŒì„ ìœ„í•œ ì¤‘ì‹¬ í—ˆë¸Œì…ë‹ˆë‹¤:
- í”„ë¡œì íŠ¸ ì´í•´ (ê°œìš” ì„¹ì…˜)
- í˜„ì¬ ìƒíƒœ í™•ì¸ (Current Status)
- ì‘ì—… ì°¾ê¸° (ê°œë°œ ë¡œë“œë§µ ë˜ëŠ” IMPROVEMENT_PLAN.md)
- ê¸°ìˆ  ìƒì„¸ ì •ë³´ ì–»ê¸° (TECHNICAL_REFERENCE.md)
- ë ˆì§€ìŠ¤í„° ì •ë³´ ì¡°íšŒ (Xdaq_Register_Map.xlsx)
- íƒ€ì´ë° ì‚¬ì–‘ ê²€í†  (ROIC_timing_chart.xlsx)
- ì•„í‚¤í…ì²˜ ë³´ê¸° (fpga_block_diagram.png)
- Bitstream ë¹Œë“œ (build_bitstream.tcl)
