{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699675077222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699675077222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:57:57 2023 " "Processing started: Sat Nov 11 11:57:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699675077222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699675077222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RF8_16bits -c RF8_16bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RF8_16bits -c RF8_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699675077222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_6_1200mv_85c_slow.vho X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_6_1200mv_85c_slow.vho in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_6_1200mv_0c_slow.vho X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_6_1200mv_0c_slow.vho in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_min_1200mv_0c_fast.vho X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_min_1200mv_0c_fast.vho in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits.vho X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits.vho in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_6_1200mv_85c_vhd_slow.sdo X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_6_1200mv_85c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_6_1200mv_0c_vhd_slow.sdo X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_6_1200mv_0c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_min_1200mv_0c_vhd_fast.sdo X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_min_1200mv_0c_vhd_fast.sdo in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RF8_16bits_vhd.sdo X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/ simulation " "Generated file RF8_16bits_vhd.sdo in folder \"X:/altera/13.1/quartus/RF8_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699675077587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699675077609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:57:57 2023 " "Processing ended: Sat Nov 11 11:57:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699675077609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699675077609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699675077609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699675077609 ""}
