<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p249" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_249{left:96px;bottom:1124px;letter-spacing:0.15px;}
#t2_249{left:666px;bottom:1130px;}
#t3_249{left:666px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.01px;}
#t4_249{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_249{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_249{left:138px;bottom:1069px;letter-spacing:0.11px;word-spacing:1.79px;}
#t7_249{left:137px;bottom:1051px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t8_249{left:137px;bottom:1033px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t9_249{left:648px;bottom:1033px;letter-spacing:0.09px;}
#ta_249{left:137px;bottom:1007px;letter-spacing:0.11px;word-spacing:0.21px;}
#tb_249{left:753px;bottom:1007px;letter-spacing:0.12px;}
#tc_249{left:769px;bottom:1007px;letter-spacing:0.11px;word-spacing:0.21px;}
#td_249{left:137px;bottom:988px;letter-spacing:0.12px;word-spacing:0.05px;}
#te_249{left:137px;bottom:970px;letter-spacing:0.11px;word-spacing:0.47px;}
#tf_249{left:137px;bottom:952px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tg_249{left:137px;bottom:926px;letter-spacing:0.12px;word-spacing:0.06px;}
#th_249{left:841px;bottom:926px;letter-spacing:0.03px;}
#ti_249{left:137px;bottom:907px;letter-spacing:0.11px;word-spacing:0.07px;}
#tj_249{left:137px;bottom:889px;letter-spacing:0.09px;}
#tk_249{left:137px;bottom:855px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tl_249{left:137px;bottom:829px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tm_249{left:505px;bottom:829px;letter-spacing:-0.52px;}
#tn_249{left:522px;bottom:829px;letter-spacing:0.1px;word-spacing:0.03px;}
#to_249{left:137px;bottom:803px;letter-spacing:0.12px;word-spacing:0.53px;}
#tp_249{left:137px;bottom:785px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_249{left:137px;bottom:759px;letter-spacing:0.11px;word-spacing:0.25px;}
#tr_249{left:596px;bottom:759px;letter-spacing:-0.42px;}
#ts_249{left:613px;bottom:759px;letter-spacing:0.11px;word-spacing:0.29px;}
#tt_249{left:137px;bottom:741px;letter-spacing:0.11px;}
#tu_249{left:138px;bottom:715px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tv_249{left:138px;bottom:696px;letter-spacing:0.11px;}
#tw_249{left:138px;bottom:663px;letter-spacing:0.13px;}
#tx_249{left:165px;bottom:639px;letter-spacing:-0.15px;}
#ty_249{left:193px;bottom:639px;letter-spacing:-0.15px;}
#tz_249{left:234px;bottom:639px;}
#t10_249{left:254px;bottom:639px;letter-spacing:-0.17px;}
#t11_249{left:193px;bottom:622px;letter-spacing:-0.15px;}
#t12_249{left:258px;bottom:622px;}
#t13_249{left:279px;bottom:622px;letter-spacing:-0.15px;}
#t14_249{left:165px;bottom:605px;letter-spacing:-0.18px;}
#t15_249{left:198px;bottom:605px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t16_249{left:289px;bottom:603px;}
#t17_249{left:317px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t18_249{left:457px;bottom:603px;}
#t19_249{left:478px;bottom:605px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t1a_249{left:220px;bottom:588px;letter-spacing:-0.1px;}
#t1b_249{left:245px;bottom:588px;}
#t1c_249{left:265px;bottom:588px;letter-spacing:-0.18px;}
#t1d_249{left:192px;bottom:571px;letter-spacing:-0.18px;}
#t1e_249{left:220px;bottom:555px;letter-spacing:-0.1px;}
#t1f_249{left:245px;bottom:555px;}
#t1g_249{left:265px;bottom:555px;letter-spacing:-0.18px;}
#t1h_249{left:298px;bottom:552px;letter-spacing:-0.01px;}
#t1i_249{left:379px;bottom:555px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t1j_249{left:220px;bottom:538px;letter-spacing:-0.15px;}
#t1k_249{left:286px;bottom:538px;}
#t1l_249{left:306px;bottom:538px;letter-spacing:-0.15px;}
#t1m_249{left:339px;bottom:536px;}
#t1n_249{left:193px;bottom:521px;letter-spacing:-0.17px;}
#t1o_249{left:138px;bottom:487px;letter-spacing:0.11px;}
#t1p_249{left:138px;bottom:461px;letter-spacing:0.15px;}
#t1q_249{left:138px;bottom:428px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1r_249{left:138px;bottom:402px;letter-spacing:0.11px;word-spacing:1.15px;}
#t1s_249{left:138px;bottom:383px;letter-spacing:0.11px;}
#t1t_249{left:316px;bottom:383px;letter-spacing:-0.42px;}
#t1u_249{left:329px;bottom:383px;letter-spacing:0.11px;}

.s1_249{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_249{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_249{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_249{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_249{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_249{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_249{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_249{font-size:14px;font-family:Courier-Bold_vu;color:#000;}
.s9_249{font-size:14px;font-family:Courier_vm;color:#000;}
.sa_249{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.sb_249{font-size:11px;font-family:Courier_vm;color:#000;}
.t.v0_249{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts249" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier-Bold_vu;
	src: url("fonts/Courier-Bold_vu.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg249Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg249" style="-webkit-user-select: none;"><object width="935" height="1210" data="249/249.svg" type="image/svg+xml" id="pdf249" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_249" class="t s1_249">JALR </span><span id="t2_249" class="t v0_249 s2_249">I</span><span id="t3_249" class="t s3_249">Jump and Link Register </span>
<span id="t4_249" class="t s4_249">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_249" class="t s4_249">272 </span>
<span id="t6_249" class="t s5_249">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t7_249" class="t s5_249">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t8_249" class="t s5_249">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t9_249" class="t s6_249">rs. </span>
<span id="ta_249" class="t s5_249">For processors that do not implement the microMIPS32/64 ISA, the effective target address in GPR </span><span id="tb_249" class="t s6_249">rs </span><span id="tc_249" class="t s5_249">must be natu- </span>
<span id="td_249" class="t s5_249">rally-aligned. For processors that do not implement the MIPS16e ASE nor microMIPS32/64 ISA, if either of the two </span>
<span id="te_249" class="t s5_249">least-significant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched </span>
<span id="tf_249" class="t s5_249">as an instruction. </span>
<span id="tg_249" class="t s5_249">For processors that do implement the MIPS16e ASE or microMIPS32/64 ISA, if target ISAMode bit is zero (GPR </span><span id="th_249" class="t s6_249">rs </span>
<span id="ti_249" class="t s5_249">bit 0) and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruc- </span>
<span id="tj_249" class="t s5_249">tion. </span>
<span id="tk_249" class="t s7_249">Availability and Compatibility: </span>
<span id="tl_249" class="t s5_249">Release 6 maps JR and JR.HB to JALR and JALR.HB with </span><span id="tm_249" class="t s6_249">rd </span><span id="tn_249" class="t s5_249">= 0: </span>
<span id="to_249" class="t s5_249">Pre-Release 6, JR and JALR were distinct instructions, both with primary opcode SPECIAL, but with distinct func- </span>
<span id="tp_249" class="t s5_249">tion codes. </span>
<span id="tq_249" class="t s5_249">Release 6: JR is defined to be JALR with the destination register specifier </span><span id="tr_249" class="t s6_249">rd </span><span id="ts_249" class="t s5_249">set to 0. The primary opcode and func- </span>
<span id="tt_249" class="t s5_249">tion field are the same for JR and JALR. The pre-Release 6 instruction encoding for JR is removed in Release 6. </span>
<span id="tu_249" class="t s5_249">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="tv_249" class="t s5_249">ings. </span>
<span id="tw_249" class="t s7_249">Operation: </span>
<span id="tx_249" class="t s8_249">I: </span><span id="ty_249" class="t s9_249">temp </span><span id="tz_249" class="t sa_249"> </span><span id="t10_249" class="t s9_249">GPR[rs] </span>
<span id="t11_249" class="t s9_249">GPR[rd] </span><span id="t12_249" class="t sa_249"> </span><span id="t13_249" class="t s9_249">PC + 8 </span>
<span id="t14_249" class="t s8_249">I+1:</span><span id="t15_249" class="t s9_249">if (Config3 </span>
<span id="t16_249" class="t sb_249">ISA </span>
<span id="t17_249" class="t s9_249">= 0) and (Config1 </span>
<span id="t18_249" class="t sb_249">CA </span>
<span id="t19_249" class="t s9_249">= 0) then </span>
<span id="t1a_249" class="t s9_249">PC </span><span id="t1b_249" class="t sa_249"> </span><span id="t1c_249" class="t s9_249">temp </span>
<span id="t1d_249" class="t s9_249">else </span>
<span id="t1e_249" class="t s9_249">PC </span><span id="t1f_249" class="t sa_249"> </span><span id="t1g_249" class="t s9_249">temp </span>
<span id="t1h_249" class="t sb_249">GPRLEN-1..1 </span>
<span id="t1i_249" class="t s9_249">|| 0 </span>
<span id="t1j_249" class="t s9_249">ISAMode </span><span id="t1k_249" class="t sa_249"> </span><span id="t1l_249" class="t s9_249">temp </span>
<span id="t1m_249" class="t sb_249">0 </span>
<span id="t1n_249" class="t s9_249">endif </span>
<span id="t1o_249" class="t s7_249">Exceptions: </span>
<span id="t1p_249" class="t s5_249">None </span>
<span id="t1q_249" class="t s7_249">Programming Notes: </span>
<span id="t1r_249" class="t s5_249">This jump-and-link register instruction can select a register for the return link; other link instructions use GPR 31. </span>
<span id="t1s_249" class="t s5_249">The default register for GPR </span><span id="t1t_249" class="t s6_249">rd</span><span id="t1u_249" class="t s5_249">, if omitted in the assembly language instruction, is GPR 31. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
