// Seed: 1714983523
module module_0 ();
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1
  );
  wire id_4;
endmodule
module module_1;
  always @(posedge id_1[1'h0] or posedge id_1) force id_1 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      id_3, 1, 1'b0
  );
endmodule
module module_3 (
    input  tri id_0,
    output tri id_1
);
  wire id_3;
  wire id_4;
  module_2(
      id_3, id_3, id_4
  ); id_5(
      .id_0(1), .id_1(id_0), .id_2(!id_0), .id_3(1), .id_4({id_0{1 ^ id_1}}), .id_5(1), .id_6(id_0)
  );
endmodule
