INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ICONS-SERVER/Desktop/DLD/khtm ho ye project/khtm ho ye project.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ICONS-SERVER/Desktop/DLD/khtm ho ye project/khtm ho ye project.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ICONS-SERVER/Desktop/DLD/khtm ho ye project/khtm ho ye project.srcs/sources_1/new/keyboard_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ICONS-SERVER/Desktop/DLD/khtm ho ye project/khtm ho ye project.srcs/sources_1/new/ps2_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/SevenSegment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/anim_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anim_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/vga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2458] undeclared symbol KEY_UP, assumed default net type wire [C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv:82]
INFO: [VRFC 10-2458] undeclared symbol KEY_DOWN, assumed default net type wire [C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv:83]
INFO: [VRFC 10-2458] undeclared symbol KEY_LEFT, assumed default net type wire [C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv:84]
INFO: [VRFC 10-2458] undeclared symbol KEY_RIGHT, assumed default net type wire [C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv:85]
INFO: [VRFC 10-2458] undeclared symbol key_release, assumed default net type wire [C:/Users/ICONS-SERVER/Desktop/DLD/hussain and anas code final/hussain and anas code final.srcs/sources_1/new/main_control.sv:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ICONS-SERVER/Desktop/DLD/khtm ho ye project/khtm ho ye project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
