Project Information        k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/15/2003 00:57:56

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

cc_pld    EPM3128ATC100-10 22       10       2      14      0           10 %

User Pins:                 22       10       2  



Project Information        k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'nRECONF' chosen for auto global Clock
INFO: Signal 'CLK100' chosen for auto global Clock
INFO: Signal 'nRESET' chosen for auto global Clear


Project Information        k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt

** FILE HIERARCHY **



|8mux:13|
|8mux:13|lpm_mux:lpm_mux_component|
|8mux:13|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:77|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:92|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:107|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:122|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:137|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:152|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:167|
|8mux:13|lpm_mux:lpm_mux_component|muxlut:182|


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

***** Logic for device 'cc_pld' compiled without errors.




Device: EPM3128ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                                                                 
                                  n                              
                                V R n   C                        
              C C C C C   C C C C E R   L         V              
              F F F F F   F F F C C E   K     C C C C C C   C C  
              _ _ _ _ _ G _ _ _ I O S G 1 G C _ _ C _ _ _ G _ _  
              D D D D D N D D D N N E N 0 N L D D I D D D N D D  
              0 1 2 3 4 D 5 6 7 T F T D 0 D K 6 3 O 2 7 1 D 0 4  
            ----------------------------------------------------_ 
           / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
          /     99  97  95  93  91  89  87  85  83  81  79  77    | 
 CF_DCLK |  1                                                    75 | C_D5 
 CA_DCLK |  2                                                    74 | GND 
   VCCIO |  3                                                    73 | #TDO 
    #TDI |  4                                                    72 | RESERVED 
   CA_D2 |  5                                                    71 | RESERVED 
   CA_D1 |  6                                                    70 | RESERVED 
RESERVED |  7                                                    69 | CF_OE 
   CA_D0 |  8                                                    68 | RESERVED 
   CA_D6 |  9                                                    67 | RESERVED 
   CA_D7 | 10                                                    66 | VCCIO 
     GND | 11                                                    65 | GND 
RESERVED | 12                                                    64 | CA_OE 
nEPC_SEL | 13                 EPM3128ATC100-10                   63 | C_DCLK 
RESERVED | 14                                                    62 | #TCK 
    #TMS | 15                                                    61 | RESERVED 
RESERVED | 16                                                    60 | RESERVED 
RESERVED | 17                                                    59 | GND 
   VCCIO | 18                                                    58 | RESERVED 
RESERVED | 19                                                    57 | RESERVED 
RESERVED | 20                                                    56 | RESERVED 
RESERVED | 21                                                    55 | RESERVED 
   CA_D3 | 22                                                    54 | RESERVED 
RESERVED | 23                                                    53 | GND 
   CA_D4 | 24                                                    52 | RESERVED 
   CA_D5 | 25                                                    51 | VCCIO 
         |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
          \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
           \----------------------------------------------------- 
              G R R R R R R G V R R R G V R R R G R R R R R R R  
              N E E E E E E N C E E E N C E E E N E E E E E E E  
              D S S S S S S D C S S S D C S S S D S S S S S S S  
                E E E E E E   I E E E   I E E E   E E E E E E E  
                R R R R R R   O R R R   N R R R   R R R R R R R  
                V V V V V V     V V V   T V V V   V V V V V V V  
                E E E E E E     E E E     E E E   E E E E E E E  
                D D D D D D     D D D     D D D   D D D D D D D  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  10/10(100%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)   7/10( 70%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48     0/16(  0%)   4/10( 40%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     0/16(  0%)   0/ 9(  0%)   0/16(  0%)   0/36(  0%) 
E:    LC65 - LC80     0/16(  0%)   0/10(  0%)   0/16(  0%)   0/36(  0%) 
F:    LC81 - LC96     0/16(  0%)   1/ 9( 11%)   0/16(  0%)   0/36(  0%) 
G:   LC97 - LC112     3/16( 18%)   4/ 9( 44%)   0/16(  0%)   4/36( 11%) 
H:  LC113 - LC128    11/16( 68%)   9/ 9(100%)   0/16(  0%)  19/36( 52%) 


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            35/76     ( 46%)
Total logic cells used:                         14/128    ( 10%)
Total shareable expanders used:                  0/128    (  0%)
Total Turbo logic cells used:                   14/128    ( 10%)
Total shareable expanders not available (n/a):   0/128    (  0%)
Average fan-in:                                  3.00
Total fan-in:                                    42

Total input pins required:                      22
Total output pins required:                     10
Total bidirectional pins required:               2
Total reserved pins required                     4
Total logic cells required:                     14
Total flipflops required:                        5
Total product terms required:                   23
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/ 128   (  0%)



Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   2    (1)  (A)      INPUT               0      0   0    0    0    1    0  CA_DCLK
   8   (25)  (B)      INPUT               0      0   0    0    0    1    0  CA_D0
   6   (29)  (B)      INPUT               0      0   0    0    0    1    0  CA_D1
   5   (30)  (B)      INPUT               0      0   0    0    0    1    0  CA_D2
  22   (38)  (C)      INPUT               0      0   0    0    0    1    0  CA_D3
  24   (35)  (C)      INPUT               0      0   0    0    0    1    0  CA_D4
  25   (33)  (C)      INPUT               0      0   0    0    0    1    0  CA_D5
   9   (24)  (B)      INPUT               0      0   0    0    0    1    0  CA_D6
  10   (22)  (B)      INPUT               0      0   0    0    0    1    0  CA_D7
  64     99    G     OPNDRN               0      0   0    1    0    0    0  CA_OE
   1    (3)  (A)      INPUT               0      0   0    0    0    1    0  CF_DCLK
 100    (5)  (A)      INPUT               0      0   0    0    0    1    0  CF_D0
  99    (6)  (A)      INPUT               0      0   0    0    0    1    0  CF_D1
  98    (8)  (A)      INPUT               0      0   0    0    0    1    0  CF_D2
  97    (9)  (A)      INPUT               0      0   0    0    0    1    0  CF_D3
  96   (11)  (A)      INPUT               0      0   0    0    0    1    0  CF_D4
  94   (13)  (A)      INPUT               0      0   0    0    0    1    0  CF_D5
  93   (14)  (A)      INPUT               0      0   0    0    0    1    0  CF_D6
  92   (16)  (A)      INPUT               0      0   0    0    0    1    0  CF_D7
  69    105    G     OPNDRN        !      0      0   0    2    0    8    0  CF_OE
  87      -   -       INPUT  G            0      0   0    0    0    0    0  CLK100
  13   (19)  (B)      INPUT               0      0   0    0    0    2    0  nEPC_SEL
  90      -   -       INPUT  G            0      0   0    0    0    0    0  nRECONF
  89      -   -       INPUT  G            0      0   0    0    0    1    0  nRESET


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  64     99    G  OPNDRN/FF   +  t        0      0   0    1    0    0    0  CA_OE
  63     97    G     OUTPUT      t        0      0   0    2    0    0    0  C_DCLK
  77    117    H     OUTPUT      t        0      0   0    2    1    0    0  C_D0
  79    120    H     OUTPUT      t        0      0   0    2    1    0    0  C_D1
  81    123    H     OUTPUT      t        0      0   0    2    1    0    0  C_D2
  83    125    H     OUTPUT      t        0      0   0    2    1    0    0  C_D3
  76    115    H     OUTPUT      t        0      0   0    2    1    0    0  C_D4
  75    113    H     OUTPUT      t        0      0   0    2    1    0    0  C_D5
  84    126    H     OUTPUT      t        0      0   0    2    1    0    0  C_D6
  80    121    H     OUTPUT      t        0      0   0    2    1    0    0  C_D7
  69    105    G  OPNDRN/FF   +  t !      0      0   0    2    0    8    0  CF_OE
  85    128    H         FF   +  t        0      0   0    0    1    0    0  CLK


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    116    H       DFFE   +  t        0      0   0    0    1    0    1  :1
   -    114    H       DFFE   +  t        0      0   0    0    1    1    1  :5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

               Logic cells placed in LAB 'G'
        +----- LC99 CA_OE
        | +--- LC97 C_DCLK
        | | +- LC105 CF_OE
        | | | 
        | | |   Other LABs fed by signals
        | | |   that feed LAB 'G'
LC      | | | | A B C D E F G H |     Logic cells that feed LAB 'G':

Pin
2    -> - * - | - - - - - - * - | <-- CA_DCLK
1    -> - * - | - - - - - - * - | <-- CF_DCLK
87   -> - - - | - - - - - - - - | <-- CLK100
13   -> * - * | - - - - - - * - | <-- nEPC_SEL
90   -> - - - | - - - - - - - - | <-- nRECONF
89   -> - - * | - - - - - - * - | <-- nRESET


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                               Logic cells placed in LAB 'H'
        +--------------------- LC117 C_D0
        | +------------------- LC120 C_D1
        | | +----------------- LC123 C_D2
        | | | +--------------- LC125 C_D3
        | | | | +------------- LC115 C_D4
        | | | | | +----------- LC113 C_D5
        | | | | | | +--------- LC126 C_D6
        | | | | | | | +------- LC121 C_D7
        | | | | | | | | +----- LC128 CLK
        | | | | | | | | | +--- LC116 :1
        | | | | | | | | | | +- LC114 :5
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC116-> - - - - - - - - - - * | - - - - - - - * | <-- :1
LC114-> - - - - - - - - * * - | - - - - - - - * | <-- :5

Pin
8    -> * - - - - - - - - - - | - - - - - - - * | <-- CA_D0
6    -> - * - - - - - - - - - | - - - - - - - * | <-- CA_D1
5    -> - - * - - - - - - - - | - - - - - - - * | <-- CA_D2
22   -> - - - * - - - - - - - | - - - - - - - * | <-- CA_D3
24   -> - - - - * - - - - - - | - - - - - - - * | <-- CA_D4
25   -> - - - - - * - - - - - | - - - - - - - * | <-- CA_D5
9    -> - - - - - - * - - - - | - - - - - - - * | <-- CA_D6
10   -> - - - - - - - * - - - | - - - - - - - * | <-- CA_D7
100  -> * - - - - - - - - - - | - - - - - - - * | <-- CF_D0
99   -> - * - - - - - - - - - | - - - - - - - * | <-- CF_D1
98   -> - - * - - - - - - - - | - - - - - - - * | <-- CF_D2
97   -> - - - * - - - - - - - | - - - - - - - * | <-- CF_D3
96   -> - - - - * - - - - - - | - - - - - - - * | <-- CF_D4
94   -> - - - - - * - - - - - | - - - - - - - * | <-- CF_D5
93   -> - - - - - - * - - - - | - - - - - - - * | <-- CF_D6
92   -> - - - - - - - * - - - | - - - - - - - * | <-- CF_D7
87   -> - - - - - - - - - - - | - - - - - - - - | <-- CLK100
90   -> - - - - - - - - - - - | - - - - - - - - | <-- nRECONF
89   -> - - - - - - - - - - - | - - - - - - * - | <-- nRESET
LC105-> * * * * * * * * - - - | - - - - - - - * | <-- CF_OE


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt
cc_pld

** EQUATIONS **

CA_DCLK  : INPUT;
CA_D0    : INPUT;
CA_D1    : INPUT;
CA_D2    : INPUT;
CA_D3    : INPUT;
CA_D4    : INPUT;
CA_D5    : INPUT;
CA_D6    : INPUT;
CA_D7    : INPUT;
CF_DCLK  : INPUT;
CF_D0    : INPUT;
CF_D1    : INPUT;
CF_D2    : INPUT;
CF_D3    : INPUT;
CF_D4    : INPUT;
CF_D5    : INPUT;
CF_D6    : INPUT;
CF_D7    : INPUT;
CLK100   : INPUT;
nEPC_SEL : INPUT;
nRECONF  : INPUT;
nRESET   : INPUT;

-- Node name is 'CA_OE' = '~24~1' 
-- Equation name is 'CA_OE', location is LC099, type is bidir.
CA_OE    = OPNDRN(_LC099);
_LC099   = DFFE( nEPC_SEL $  GND, GLOBAL( nRECONF), GLOBAL( nRESET),  VCC,  VCC);

-- Node name is 'C_DCLK' 
-- Equation name is 'C_DCLK', location is LC097, type is output.
 C_DCLK  = LCELL( _EQ001 $  VCC);
  _EQ001 = !CA_DCLK & !CF_DCLK;

-- Node name is 'C_D0' 
-- Equation name is 'C_D0', location is LC117, type is output.
 C_D0    = LCELL( _EQ002 $  GND);
  _EQ002 =  CA_D0 & !CF_OE
         #  CF_D0 &  CF_OE;

-- Node name is 'C_D1' 
-- Equation name is 'C_D1', location is LC120, type is output.
 C_D1    = LCELL( _EQ003 $  GND);
  _EQ003 =  CA_D1 & !CF_OE
         #  CF_D1 &  CF_OE;

-- Node name is 'C_D2' 
-- Equation name is 'C_D2', location is LC123, type is output.
 C_D2    = LCELL( _EQ004 $  GND);
  _EQ004 =  CA_D2 & !CF_OE
         #  CF_D2 &  CF_OE;

-- Node name is 'C_D3' 
-- Equation name is 'C_D3', location is LC125, type is output.
 C_D3    = LCELL( _EQ005 $  GND);
  _EQ005 =  CA_D3 & !CF_OE
         #  CF_D3 &  CF_OE;

-- Node name is 'C_D4' 
-- Equation name is 'C_D4', location is LC115, type is output.
 C_D4    = LCELL( _EQ006 $  GND);
  _EQ006 =  CA_D4 & !CF_OE
         #  CF_D4 &  CF_OE;

-- Node name is 'C_D5' 
-- Equation name is 'C_D5', location is LC113, type is output.
 C_D5    = LCELL( _EQ007 $  GND);
  _EQ007 =  CA_D5 & !CF_OE
         #  CF_D5 &  CF_OE;

-- Node name is 'C_D6' 
-- Equation name is 'C_D6', location is LC126, type is output.
 C_D6    = LCELL( _EQ008 $  GND);
  _EQ008 =  CA_D6 & !CF_OE
         #  CF_D6 &  CF_OE;

-- Node name is 'C_D7' 
-- Equation name is 'C_D7', location is LC121, type is output.
 C_D7    = LCELL( _EQ009 $  GND);
  _EQ009 =  CA_D7 & !CF_OE
         #  CF_D7 &  CF_OE;

-- Node name is 'CF_OE' = ':24' 
-- Equation name is 'CF_OE', type is bidir 
CF_OE    = OPNDRN(!_LC105);
!_LC105  = _LC105~NOT;
_LC105~NOT = DFFE( nEPC_SEL $  VCC, GLOBAL( nRECONF),  VCC,  nRESET,  VCC);

-- Node name is 'CLK' = ':9' 
-- Equation name is 'CLK', type is output 
 CLK     = TFFE( _LC114, GLOBAL( CLK100), GLOBAL( nRESET),  VCC,  VCC);

-- Node name is ':1' 
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( _LC114 $  GND, GLOBAL( CLK100), GLOBAL( nRESET),  VCC,  VCC);

-- Node name is ':5' 
-- Equation name is '_LC114', type is buried 
_LC114   = DFFE(!_LC116 $  GND, GLOBAL( CLK100), GLOBAL( nRESET),  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information        k:\projects\scuba2\hdl\clock_card\cc_pld\cc_pld.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off
ADT PALACE Compilation                    = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,467K
