<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>134671</Best-caseLatency>
            <Average-caseLatency>785935</Average-caseLatency>
            <Worst-caseLatency>1441295</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.686 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>4.001 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.338 ms</Worst-caseRealTimeLatency>
            <Interval-min>134672</Interval-min>
            <Interval-max>1441296</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_0>
                <Slack>3.65</Slack>
                <TripCount>256</TripCount>
                <Latency>
                    <range>
                        <min>1792</min>
                        <max>655104</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>9123</min>
                        <max>3335134</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>7</min>
                        <max>2559</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_0>
            <loop_0>
                <Slack>3.65</Slack>
                <TripCount>256</TripCount>
                <Latency>
                    <range>
                        <min>1792</min>
                        <max>655104</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>9123</min>
                        <max>3335134</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>7</min>
                        <max>2559</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </loop_0>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31</SourceLocation>
            <SummaryOfLoopViolations>
                <loop_0>
                    <Name>loop_0</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33</SourceLocation>
                </loop_0>
                <loop_0>
                    <Name>loop_0</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12~benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43</SourceLocation>
                </loop_0>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>384</BRAM_18K>
            <DSP>4</DSP>
            <FF>1376</FF>
            <LUT>1713</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_24_1_fu_122</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_24_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>122</ID>
                    <BindInstances>add_ln24_fu_94_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_loop_1_fu_132</InstName>
                    <ModuleName>main_Pipeline_loop_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>add_ln36_fu_121_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_46_2_fu_141</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_46_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>141</ID>
                    <BindInstances>add_ln46_fu_108_p2 check_1_fu_208_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_loop_11_fu_148</InstName>
                    <ModuleName>main_Pipeline_loop_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>148</ID>
                    <BindInstances>add_ln15_fu_121_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>array_U result_U gold_U add_ln33_fu_187_p2 mac_muladd_9ns_9ns_3ns_16_4_1_U21 mac_muladd_9ns_9ns_3ns_16_4_1_U21 add_ln39_fu_202_p2 add_ln12_fu_255_p2 mac_muladd_9ns_9ns_3ns_16_4_1_U22 mac_muladd_9ns_9ns_3ns_16_4_1_U22 add_ln18_fu_270_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_24_1</Name>
            <Loops>
                <VITIS_LOOP_24_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.695</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65538</Best-caseLatency>
                    <Average-caseLatency>65538</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1>
                        <Name>VITIS_LOOP_24_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>65536</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1>
                            <Name>VITIS_LOOP_24_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>54</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_94_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_loop_1</Name>
            <Loops>
                <loop_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1274</Average-caseLatency>
                    <Worst-caseLatency>2554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.182 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.486 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.002 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 2554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 2552</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.992 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36</SourceLocation>
                        </loop_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_121_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_loop_11</Name>
            <Loops>
                <loop_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>1274</Average-caseLatency>
                    <Worst-caseLatency>2554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.182 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.486 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.002 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 2554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>255</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 2552</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.992 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:13~benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:15~benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43</SourceLocation>
                        </loop_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_121_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_46_2</Name>
            <Loops>
                <VITIS_LOOP_46_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65544</Best-caseLatency>
                    <Average-caseLatency>65544</Average-caseLatency>
                    <Worst-caseLatency>65544</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65544</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_46_2>
                        <Name>VITIS_LOOP_46_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>65536</TripCount>
                        <Latency>65542</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_46_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_46_2>
                            <Name>VITIS_LOOP_46_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46</SourceLocation>
                        </VITIS_LOOP_46_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>473</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>392</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_108_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_46_2" OPTYPE="add" PRAGMA="" RTLNAME="check_1_fu_208_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="check_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <Loops>
                <loop_0/>
                <loop_0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>134671</Best-caseLatency>
                    <Average-caseLatency>785935</Average-caseLatency>
                    <Worst-caseLatency>1441295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.686 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.001 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.338 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>134672 ~ 1441296</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>256</TripCount>
                        <Latency>1792 ~ 655104</Latency>
                        <AbsoluteTimeLatency>9.123 us ~ 3.335 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>2559</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 2559</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_loop_1_fu_132</Instance>
                        </InstanceList>
                    </loop_0>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>256</TripCount>
                        <Latency>1792 ~ 655104</Latency>
                        <AbsoluteTimeLatency>9.123 us ~ 3.335 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>2559</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 2559</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_main_Pipeline_loop_11_fu_148</Instance>
                        </InstanceList>
                    </loop_0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33</SourceLocation>
                        </loop_0>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12~benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:43</SourceLocation>
                        </loop_0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>384</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>137</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1376</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1713</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="array_U" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="array"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="result_U" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="result"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="gold_U" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:23" STORAGESIZE="32 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="gold"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_187_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U21" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U21" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_202_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_255_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U22" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_3ns_16_4_1_U22" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_270_p2" SOURCE="benchmarks/jianyicheng/trVecAccum/src/trVecAccum.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

