# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../max_comparator.sv" \
"../../../../max_min_comparator.sv" \
"../../../../parallel_comparator4.sv" \
"../../../../parallel_comparator8.sv" \
"../../../../selectTOP6.srcs/sources_1/new/selectTOP6.sv" \
"../../../../../sort4.sv" \
"../../../../selectTOP6.srcs/sim_1/new/selectTOP6_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
