Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Thu Dec  8 22:30:32 2016
| Host         : gregbox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing -file ./report/singleDecision_timing_synth.rpt
| Design       : singleDecision
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 recentVBools_data_U/singleDecision_recentVBools_data_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VbeatFallDelay_new_1_reg_275_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 3.340ns (45.760%)  route 3.959ns (54.240%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=844, unset)          0.973     0.973    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/ap_clk
                                                                      r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/q0_reg[0]/Q
                         net (fo=4, unplaced)         0.765     2.256    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/O1
                         LUT2 (Prop_lut2_I0_O)        0.321     2.577 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259[31]_i_67/O
                         net (fo=1, unplaced)         0.000     2.577    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/p_0_i_cast_fu_770_p1
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.153 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     3.162    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_51
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.279 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_66/CO[3]
                         net (fo=1, unplaced)         0.000     3.279    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_66
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     3.396    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_57
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_56/CO[3]
                         net (fo=1, unplaced)         0.000     3.513    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_56
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.630 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     3.630    recentVBools_data_U/singleDecision_recentVBools_data_ram_U/n_6_VbeatDelay_new_1_reg_259_reg[31]_i_40
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.961 r  recentVBools_data_U/singleDecision_recentVBools_data_ram_U/VbeatDelay_new_1_reg_259_reg[31]_i_39/O[3]
                         net (fo=2, unplaced)         0.930     4.891    sum_1_fu_774_p2[23]
                         LUT2 (Prop_lut2_I0_O)        0.332     5.223 r  VbeatDelay_new_1_reg_259[31]_i_20/O
                         net (fo=1, unplaced)         0.000     5.223    n_6_VbeatDelay_new_1_reg_259[31]_i_20
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.652 r  VbeatDelay_new_1_reg_259_reg[31]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     5.652    n_6_VbeatDelay_new_1_reg_259_reg[31]_i_10
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.769 f  VbeatDelay_new_1_reg_259_reg[31]_i_6/CO[3]
                         net (fo=5, unplaced)         0.946     6.715    n_6_VbeatDelay_new_1_reg_259_reg[31]_i_6
                         LUT2 (Prop_lut2_I1_O)        0.124     6.839 r  VbeatFallDelay_new_1_reg_275[31]_i_4/O
                         net (fo=2, unplaced)         0.460     7.299    n_6_VbeatFallDelay_new_1_reg_275[31]_i_4
                         LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  VbeatFallDelay_new_1_reg_275[31]_i_1/O
                         net (fo=33, unplaced)        0.849     8.272    VbeatDelay_new_1_reg_2592
                         FDRE                                         r  VbeatFallDelay_new_1_reg_275_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=844, unset)          0.924    10.924    ap_clk
                                                                      r  VbeatFallDelay_new_1_reg_275_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    VbeatFallDelay_new_1_reg_275_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  2.093    




