+define+UART_ABV_ON
+define+LITLE_ENDIAN
+define+DYNAMIC_SIM
+incdir+../../interface_uvc_lib/apb/sv
+incdir+../../interface_uvc_lib/uart/sv
+incdir+../sv
+incdir+../sv/sequence_lib
+incdir+../tb/sv
+incdir+../tb/tests
../../interface_uvc_lib/apb/sv/apb_pkg.sv
../../interface_uvc_lib/uart/sv/uart_pkg.sv
../sv/uart_ctrl_defines.svh
../sv/uart_ctrl_pkg.sv
../tb/sv/uart_ctrl_top.sv
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
+incdir+../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_top.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_wb.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_transmitter.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_receiver.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_tfifo.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_rfifo.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_regs.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_debug_if.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/raminfr.v
../../../../designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_sync_flops.v


