// Seed: 2587273355
module module_0 (
    id_1
);
  inout wire id_1;
  module_2 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 ();
  supply1 id_2, id_3, id_4;
  module_0 modCall_1 (id_4);
  id_5(
      1, -1, id_2, id_3, -1'b0, id_4
  );
endmodule
program module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = ~id_2 == id_2;
  assign module_3.type_0 = 0;
endmodule
module module_3 (
    output tri0 id_0,
    input  tri  id_1
);
  assign id_0 = id_1;
  wire id_3;
  module_2 modCall_1 (id_3);
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
  timeunit 1ps;
  wire id_14, id_15;
  assign id_11 = id_2;
  assign id_8  = id_14;
  wire id_16;
  assign id_10 = id_1[-1];
  wire id_17, id_18, id_19;
  module_2 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
endmodule
