#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Nov 20 09:29:12 2022
# Process ID: 2564
# Current directory: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13932 E:\Habib University\DLD Digital Logic Design\Lab component\Project\Basys3-Joystick-Interfacing-main\test.xpr
# Log file: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/vivado.log
# Journal file: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1230.801 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {{E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/DSPART1.v} {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/clkdiv.v} {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/top.v} {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/Input.v} {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Snake Game/Final submission/Code/DS PART 1.srcs/sources_1/new/vga640x480.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 10:44:12 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 10:47:34 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 10:50:45 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 10:52:57 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 10:54:06 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 10:56:06 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 10:59:05 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1230.801 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF304EA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2191.496 ; gain = 960.695
set_property PROGRAM.FILE {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF304EA
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 11:07:31 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 11:10:27 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 11:13:31 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-06:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 2255.844 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF304EA
set_property PROGRAM.FILE {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/XADCdemo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF304EA
close_hw_manager
update_compile_order -fileset sources_1
file mkdir E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new
can't create directory "E:/Habib": file already exists
file mkdir E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new
can't create directory "E:/Habib": file already exists
file mkdir E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new
can't create directory "E:/Habib": file already exists
file mkdir E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new
can't create directory "E:/Habib": file already exists
file mkdir {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new}
close [ open {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc} w ]
add_files -fileset constrs_1 {{E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 12:00:17 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 12:03:04 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
set_property target_constrs_file {E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/new/top.xdc} [current_fileset -constrset]
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 12:04:35 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

[Sun Nov 20 12:16:44 2022] Launched synth_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 12:18:50 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Sun Nov 20 12:21:29 2022] Launched impl_1...
Run output will be captured here: E:/Habib University/DLD Digital Logic Design/Lab component/Project/Basys3-Joystick-Interfacing-main/test.runs/impl_1/runme.log
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 13:45:57 2022...
