<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/CI/RTL_FPGA/SD4/nn/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v'
(VERI-1482) Analyzing Verilog file 'D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(52,8-52,17) (VERI-1018) compiling module 'topmodule'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(52,1-320,10) (VERI-9000) elaborating module 'topmodule'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_1'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_2'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_3'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(52,1-320,10) (VERI-9000) elaborating module 'topmodule'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_4'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_5'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_6'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_7'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_8'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_9'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_10'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_11'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_12'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_13'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_14'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_15'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_16'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_17'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_18'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_19'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_20'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_21'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_22'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_23'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_24'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_25'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_26'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_27'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_28'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_29'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_30'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_31'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_32'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_33'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_34'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_35'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_36'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_1'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_2'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(28,1-50,10) (VERI-9000) elaborating module 'addfixp_uniq_3'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_1'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_2'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_3'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_4'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_5'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_6'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_7'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_8'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_9'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_10'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_11'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_12'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_13'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_14'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_15'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_16'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_17'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_18'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_19'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_20'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_21'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_22'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_23'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_24'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_25'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_26'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_27'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_28'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_29'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_30'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_31'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_32'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_33'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_34'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_35'
INFO - D:/CI/RTL_FPGA/SD4/nn/impl1/source/design.v(3,1-25,10) (VERI-9000) elaborating module 'mulfixp_uniq_36'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>