// Seed: 3977642840
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2 = id_2;
  type_7(
      1, id_1[1'd0], id_3
  );
  logic id_4;
  logic id_5;
  assign id_4 = 1'b0;
endmodule
