INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:30:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 buffer10/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer17/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.165ns (22.207%)  route 4.081ns (77.793%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1542, unset)         0.508     0.508    buffer10/clk
    SLICE_X22Y154        FDRE                                         r  buffer10/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y154        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer10/dataReg_reg[0]/Q
                         net (fo=5, routed)           0.432     1.172    buffer10/control/x_loadEn_INST_0_i_5[0]
    SLICE_X20Y153        LUT3 (Prop_lut3_I1_O)        0.122     1.294 f  buffer10/control/outs[4]_i_3/O
                         net (fo=3, routed)           0.397     1.692    cmpi1/buffer10_outs[0]
    SLICE_X17Y154        LUT6 (Prop_lut6_I3_O)        0.043     1.735 r  cmpi1/x_loadEn_INST_0_i_66/O
                         net (fo=1, routed)           0.270     2.005    cmpi1/x_loadEn_INST_0_i_66_n_0
    SLICE_X16Y153        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.281 r  cmpi1/x_loadEn_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.281    cmpi1/x_loadEn_INST_0_i_38_n_0
    SLICE_X16Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.331 r  cmpi1/x_loadEn_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.331    cmpi1/x_loadEn_INST_0_i_13_n_0
    SLICE_X16Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.381 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.381    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X16Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.431 r  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=40, routed)          0.591     3.021    control_merge0/tehb/control/result[0]
    SLICE_X17Y161        LUT5 (Prop_lut5_I1_O)        0.043     3.064 r  control_merge0/tehb/control/fullReg_i_4__5/O
                         net (fo=13, routed)          0.470     3.534    control_merge0/tehb/control/fullReg_reg_1
    SLICE_X16Y161        LUT4 (Prop_lut4_I0_O)        0.043     3.577 f  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=4, routed)           0.422     3.999    control_merge2/tehb/control/fullReg_i_5__0_0
    SLICE_X15Y161        LUT6 (Prop_lut6_I2_O)        0.127     4.126 f  control_merge2/tehb/control/fullReg_i_9__0/O
                         net (fo=1, routed)           0.409     4.536    control_merge2/tehb/control/fullReg_i_9__0_n_0
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.043     4.579 r  control_merge2/tehb/control/fullReg_i_5__0/O
                         net (fo=1, routed)           0.425     5.004    control_merge2/tehb/control/fullReg_i_5__0_n_0
    SLICE_X18Y157        LUT6 (Prop_lut6_I0_O)        0.043     5.047 r  control_merge2/tehb/control/fullReg_i_3__2/O
                         net (fo=14, routed)          0.289     5.336    buffer17/control/anyBlockStop
    SLICE_X20Y156        LUT6 (Prop_lut6_I1_O)        0.043     5.379 r  buffer17/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.375     5.754    buffer17/control_n_10
    SLICE_X17Y156        FDRE                                         r  buffer17/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1542, unset)         0.483     6.183    buffer17/clk
    SLICE_X17Y156        FDRE                                         r  buffer17/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X17Y156        FDRE (Setup_fdre_C_CE)      -0.194     5.953    buffer17/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  0.199    




