

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_244_4'
================================================================
* Date:           Sun May  5 21:30:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.374 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_244_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:244]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul56"   --->   Operation 8 'read' 'mul56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 0, i32 %i" [./pca.hpp:244]   --->   Operation 9 'store' 'store_ln244' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i65 0, i65 %phi_mul"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_urem"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_245_5"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%phi_urem_load = load i32 %phi_urem" [./pca.hpp:244]   --->   Operation 13 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [./pca.hpp:244]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln244 = icmp_eq  i32 %i_1, i32 %mul56_read" [./pca.hpp:244]   --->   Operation 15 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln244 = add i32 %i_1, i32 1" [./pca.hpp:244]   --->   Operation 16 'add' 'add_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %VITIS_LOOP_245_5.split, void %for.end76.loopexit.exitStub" [./pca.hpp:244]   --->   Operation 17 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul_load = load i65 %phi_mul" [./pca.hpp:244]   --->   Operation 18 'load' 'phi_mul_load' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.15ns)   --->   "%add_ln244_1 = add i65 %phi_mul_load, i65 5726623062" [./pca.hpp:244]   --->   Operation 19 'add' 'add_ln244_1' <Predicate = (!icmp_ln244)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 64" [./pca.hpp:244]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i31 %tmp" [./pca.hpp:244]   --->   Operation 21 'zext' 'zext_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%udiv_ln2_cast = partselect i5 @_ssdm_op_PartSelect.i5.i65.i32.i32, i65 %phi_mul_load, i32 34, i32 38" [./pca.hpp:247]   --->   Operation 22 'partselect' 'udiv_ln2_cast' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%this_m_pcVecs_0_addr = getelementptr i64 %this_m_pcVecs_0, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 23 'getelementptr' 'this_m_pcVecs_0_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%this_m_pcVecs_1_addr = getelementptr i64 %this_m_pcVecs_1, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 24 'getelementptr' 'this_m_pcVecs_1_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%this_m_pcVecs_2_addr = getelementptr i64 %this_m_pcVecs_2, i64 0, i64 %zext_ln244" [./pca.hpp:247]   --->   Operation 25 'getelementptr' 'this_m_pcVecs_2_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i32 %phi_urem_load" [./pca.hpp:244]   --->   Operation 26 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%pcVecsNorm_addr = getelementptr i64 %pcVecsNorm, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 27 'getelementptr' 'pcVecsNorm_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pcVecsNorm_1_addr = getelementptr i64 %pcVecsNorm_1, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 28 'getelementptr' 'pcVecsNorm_1_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pcVecsNorm_2_addr = getelementptr i64 %pcVecsNorm_2, i64 0, i64 %zext_ln244" [./pca.hpp:244]   --->   Operation 29 'getelementptr' 'pcVecsNorm_2_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [./pca.hpp:244]   --->   Operation 30 'load' 'pcVecsNorm_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 31 [2/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [./pca.hpp:244]   --->   Operation 31 'load' 'pcVecsNorm_1_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 32 [2/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [./pca.hpp:244]   --->   Operation 32 'load' 'pcVecsNorm_2_load' <Predicate = (!icmp_ln244)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 33 [1/1] (0.66ns)   --->   "%switch_ln247 = switch i2 %trunc_ln244, void %arrayidx702.1.case.2, i2 0, void %arrayidx702.1.case.0, i2 1, void %arrayidx702.1.case.1" [./pca.hpp:247]   --->   Operation 33 'switch' 'switch_ln247' <Predicate = (!icmp_ln244)> <Delay = 0.66>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln244_2 = add i32 %phi_urem_load, i32 1" [./pca.hpp:244]   --->   Operation 34 'add' 'add_ln244_2' <Predicate = (!icmp_ln244)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln244_1 = icmp_ult  i32 %add_ln244_2, i32 3" [./pca.hpp:244]   --->   Operation 35 'icmp' 'icmp_ln244_1' <Predicate = (!icmp_ln244)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.22ns)   --->   "%select_ln244 = select i1 %icmp_ln244_1, i32 %add_ln244_2, i32 0" [./pca.hpp:244]   --->   Operation 36 'select' 'select_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %add_ln244, i32 %i" [./pca.hpp:244]   --->   Operation 37 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln244 = store i65 %add_ln244_1, i65 %phi_mul" [./pca.hpp:244]   --->   Operation 38 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln244 = store i32 %select_ln244, i32 %phi_urem" [./pca.hpp:244]   --->   Operation 39 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln244 = br void %VITIS_LOOP_245_5" [./pca.hpp:244]   --->   Operation 40 'br' 'br_ln244' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:244]   --->   Operation 41 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [./pca.hpp:244]   --->   Operation 42 'specloopname' 'specloopname_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln247 = add i5 %udiv_ln2_cast, i5 15" [./pca.hpp:247]   --->   Operation 43 'add' 'add_ln247' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [./pca.hpp:247]   --->   Operation 44 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%this_m_pcVecs_0_addr_1 = getelementptr i64 %this_m_pcVecs_0, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 45 'getelementptr' 'this_m_pcVecs_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%this_m_pcVecs_1_addr_1 = getelementptr i64 %this_m_pcVecs_1, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 46 'getelementptr' 'this_m_pcVecs_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%this_m_pcVecs_2_addr_1 = getelementptr i64 %this_m_pcVecs_2, i64 0, i64 %zext_ln247" [./pca.hpp:247]   --->   Operation 47 'getelementptr' 'this_m_pcVecs_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.71ns)   --->   "%pcVecsNorm_load = load i4 %pcVecsNorm_addr" [./pca.hpp:244]   --->   Operation 48 'load' 'pcVecsNorm_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 49 [1/2] (0.71ns)   --->   "%pcVecsNorm_1_load = load i4 %pcVecsNorm_1_addr" [./pca.hpp:244]   --->   Operation 49 'load' 'pcVecsNorm_1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 50 [1/2] (0.71ns)   --->   "%pcVecsNorm_2_load = load i4 %pcVecsNorm_2_addr" [./pca.hpp:244]   --->   Operation 50 'load' 'pcVecsNorm_2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_3 : Operation 51 [1/1] (0.41ns)   --->   "%tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecsNorm_load, i2 1, i64 %pcVecsNorm_1_load, i2 2, i64 %pcVecsNorm_2_load, i64 <undef>, i2 %trunc_ln244" [./pca.hpp:244]   --->   Operation 51 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_1_addr" [./pca.hpp:247]   --->   Operation 52 'store' 'store_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 53 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_1_addr_1" [./pca.hpp:247]   --->   Operation 53 'store' 'store_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 54 'br' 'br_ln247' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_0_addr" [./pca.hpp:247]   --->   Operation 55 'store' 'store_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 56 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_0_addr_1" [./pca.hpp:247]   --->   Operation 56 'store' 'store_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 57 'br' 'br_ln247' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_2_addr" [./pca.hpp:247]   --->   Operation 58 'store' 'store_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 59 [1/1] (0.71ns)   --->   "%store_ln247 = store i64 %tmp_4, i5 %this_m_pcVecs_2_addr_1" [./pca.hpp:247]   --->   Operation 59 'store' 'store_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln247 = br void %arrayidx702.1.exit" [./pca.hpp:247]   --->   Operation 60 'br' 'br_ln247' <Predicate = (trunc_ln244 != 0 & trunc_ln244 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 32 bit ('i', ./pca.hpp:244) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln244', ./pca.hpp:244) of constant 0 on local variable 'i', ./pca.hpp:244 [12]  (0.387 ns)

 <State 2>: 2.374ns
The critical path consists of the following:
	'load' operation 32 bit ('phi_urem_load', ./pca.hpp:244) on local variable 'phi_urem' [17]  (0.000 ns)
	'add' operation 32 bit ('add_ln244_2', ./pca.hpp:244) [60]  (0.880 ns)
	'icmp' operation 1 bit ('icmp_ln244_1', ./pca.hpp:244) [61]  (0.880 ns)
	'select' operation 32 bit ('select_ln244', ./pca.hpp:244) [62]  (0.227 ns)
	'store' operation 0 bit ('store_ln244', ./pca.hpp:244) of variable 'select_ln244', ./pca.hpp:244 on local variable 'phi_urem' [65]  (0.387 ns)

 <State 3>: 1.848ns
The critical path consists of the following:
	'load' operation 64 bit ('pcVecsNorm_load', ./pca.hpp:244) on array 'pcVecsNorm' [42]  (0.714 ns)
	'sparsemux' operation 64 bit ('tmp_4', ./pca.hpp:244) [45]  (0.420 ns)
	'store' operation 0 bit ('store_ln247', ./pca.hpp:247) of variable 'tmp_4', ./pca.hpp:244 on array 'this_m_pcVecs_2' [56]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
