{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639193803069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 21:36:42 2021 " "Processing started: Fri Dec 10 21:36:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639193803070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193803070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193803070 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/longz/Desktop/Cpre381/project-2/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/longz/Desktop/Cpre381/project-2/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1639193803156 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193803180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639193803293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639193803293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/ALU_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/ALU_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit-structural " "Found design unit 1: ALU_32bit-structural" {  } { { "../../src/ALU_32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/ALU_32bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810267 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "../../src/ALU_32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/ALU_32bit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-bsh " "Found design unit 1: barrel_shifter-bsh" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810269 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder-pizza " "Found design unit 1: Fulladder-pizza" {  } { { "../../src/Fulladder.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "../../src/Fulladder.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/Fulladder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/Fulladder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_N-pizza_N " "Found design unit 1: Fulladder_N-pizza_N" {  } { { "../../src/Fulladder_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder_N.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_N " "Found entity 1: Fulladder_N" {  } { { "../../src/Fulladder_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810275 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/MemForwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/MemForwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemForwardingUnit-behavorial " "Found design unit 1: MemForwardingUnit-behavorial" {  } { { "../../src/MemForwardingUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MemForwardingUnit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810277 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemForwardingUnit " "Found entity 1: MemForwardingUnit" {  } { { "../../src/MemForwardingUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MemForwardingUnit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/Reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/Reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_N-abc " "Found design unit 1: Reg_N-abc" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Reg_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_N " "Found entity 1: Reg_N" {  } { { "../../src/Reg_N.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Reg_N.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-structural " "Found design unit 1: Register_File-structural" {  } { { "../../src/Register_File.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../../src/Register_File.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-behavior " "Found design unit 1: addsub-behavior" {  } { { "../../src/addsub.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/addsub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810283 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../src/addsub.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/addsub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810285 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/bitxtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/bitxtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_N-behavior " "Found design unit 1: extender_N-behavior" {  } { { "../../src/bitxtend.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/bitxtend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810286 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_N " "Found entity 1: extender_N" {  } { { "../../src/bitxtend.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/bitxtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-behavioral " "Found design unit 1: controlUnit-behavioral" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810290 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/controlUnit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/controlUnit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit_tb-behavior " "Found design unit 1: controlUnit_tb-behavior" {  } { { "../../src/controlUnit_tb.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810292 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "../../src/controlUnit_tb.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/control_hazard_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/control_hazard_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_hazard_dataflow-dataflow " "Found design unit 1: control_hazard_dataflow-dataflow" {  } { { "../../src/control_hazard_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/control_hazard_dataflow.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810294 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_hazard_dataflow " "Found entity 1: control_hazard_dataflow" {  } { { "../../src/control_hazard_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/control_hazard_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5t32-dataflow " "Found design unit 1: decoder5t32-dataflow" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/decoder5t32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810296 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5t32 " "Found entity 1: decoder5t32" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/decoder5t32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810298 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavorial " "Found design unit 1: fetch-behavorial" {  } { { "../../src/fetch.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810300 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../src/fetch.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/fetch.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/forwarding_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/forwarding_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_dataflow-behavioral " "Found design unit 1: forwarding_dataflow-behavioral" {  } { { "../../src/forwarding_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/forwarding_dataflow.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810302 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_dataflow " "Found entity 1: forwarding_dataflow" {  } { { "../../src/forwarding_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/forwarding_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810303 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/mux32t1_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/mux32t1_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_array-dataflow " "Found design unit 1: mux32t1_array-dataflow" {  } { { "../../src/mux32t1_array.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux32t1_array.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810305 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_array " "Found entity 1: mux32t1_array" {  } { { "../../src/mux32t1_array.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux32t1_array.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-structural " "Found design unit 1: mux4to1-structural" {  } { { "../../src/mux4to1.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux4to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../../src/mux4to1.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/mux8to1_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/mux8to1_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1_32bit_data-dataflow " "Found design unit 1: mux8to1_32bit_data-dataflow" {  } { { "../../src/mux8to1_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux8to1_32bit_data.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810308 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_32bit_data " "Found entity 1: mux8to1_32bit_data" {  } { { "../../src/mux8to1_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux8to1_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/mux_32bit_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/mux_32bit_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32bit_dataflow-dataflow " "Found design unit 1: mux_32bit_dataflow-dataflow" {  } { { "../../src/mux_32bit_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux_32bit_dataflow.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810310 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32bit_dataflow " "Found entity 1: mux_32bit_dataflow" {  } { { "../../src/mux_32bit_dataflow.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/mux_32bit_dataflow.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/nand_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/nand_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_32bit_data-dataflow " "Found design unit 1: nand_32bit_data-dataflow" {  } { { "../../src/nand_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/nand_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810312 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_32bit_data " "Found entity 1: nand_32bit_data" {  } { { "../../src/nand_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/nand_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/nor_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/nor_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bit_data-dataflow " "Found design unit 1: nor_32bit_data-dataflow" {  } { { "../../src/nor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/nor_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810314 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit_data " "Found entity 1: nor_32bit_data" {  } { { "../../src/nor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/nor_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/or_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/or_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit_data-dataflow " "Found design unit 1: or_32bit_data-dataflow" {  } { { "../../src/or_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/or_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810315 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit_data " "Found entity 1: or_32bit_data" {  } { { "../../src/or_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/or_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810317 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/programCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/programCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-behavorial " "Found design unit 1: programCounter-behavorial" {  } { { "../../src/programCounter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/programCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810319 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../src/programCounter.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/programCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/reg_array_type.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/reg_array_type.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_array_type " "Found design unit 1: reg_array_type" {  } { { "../../src/reg_array_type.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/reg_array_type.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32bit-bigboy " "Found design unit 1: Register32bit-bigboy" {  } { { "../../src/register32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register32bit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32bit " "Found entity 1: Register32bit" {  } { { "../../src/register32bit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/register_EXMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/register_EXMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_EXMEM-structural " "Found design unit 1: register_EXMEM-structural" {  } { { "../../src/register_EXMEM.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_EXMEM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810325 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_EXMEM " "Found entity 1: register_EXMEM" {  } { { "../../src/register_EXMEM.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_EXMEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IDEX-structural " "Found design unit 1: register_IDEX-structural" {  } { { "../../src/register_IDEX.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810327 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IDEX " "Found entity 1: register_IDEX" {  } { { "../../src/register_IDEX.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IFID-structural " "Found design unit 1: register_IFID-structural" {  } { { "../../src/register_IFID.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810329 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IFID " "Found entity 1: register_IFID" {  } { { "../../src/register_IFID.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/register_MEMWB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/register_MEMWB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_MEMWB-structural " "Found design unit 1: register_MEMWB-structural" {  } { { "../../src/register_MEMWB.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_MEMWB.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810331 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_MEMWB " "Found entity 1: register_MEMWB" {  } { { "../../src/register_MEMWB.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_MEMWB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/tb_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/tb_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipeline-mixed " "Found design unit 1: tb_pipeline-mixed" {  } { { "../../src/tb_datapath.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/tb_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810334 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipeline " "Found entity 1: tb_pipeline" {  } { { "../../src/tb_datapath.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/tb_datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/xor_32bit_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/xor_32bit_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32bit_data-dataflow " "Found design unit 1: xor_32bit_data-dataflow" {  } { { "../../src/xor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/xor_32bit_data.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810335 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit_data " "Found entity 1: xor_32bit_data" {  } { { "../../src/xor_32bit_data.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/xor_32bit_data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/longz/Desktop/Cpre381/project-2/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/longz/Desktop/Cpre381/project-2/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810337 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639193810337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639193810425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810428 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_D0 MIPS_Processor.vhd(70) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(70): used implicit default value for signal \"s_D0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_regDst MIPS_Processor.vhd(72) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(72): used implicit default value for signal \"s_regDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_Code MIPS_Processor.vhd(79) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(79): object \"op_Code\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct MIPS_Processor.vhd(80) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(80): object \"funct\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_Signed MIPS_Processor.vhd(83) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(83): used implicit default value for signal \"s_Signed\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sl MIPS_Processor.vhd(84) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(84): used implicit default value for signal \"sl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sr MIPS_Processor.vhd(85) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(85): used implicit default value for signal \"sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_ALUControl MIPS_Processor.vhd(93) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(93): used implicit default value for signal \"s_ALUControl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_Zero MIPS_Processor.vhd(97) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(97): used implicit default value for signal \"s_Zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_O_PC MIPS_Processor.vhd(110) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(110): used implicit default value for signal \"s_O_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810429 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_D0_IFID MIPS_Processor.vhd(142) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(142): used implicit default value for signal \"s_D0_IFID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810430 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_PC_mux1 MIPS_Processor.vhd(145) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(145): object \"s_PC_mux1\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810430 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_inst1 MIPS_Processor.vhd(148) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(148): used implicit default value for signal \"s_inst1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639193810431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUOP_IDEX MIPS_Processor.vhd(169) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(169): object \"s_ALUOP_IDEX\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_stall_PC MIPS_Processor.vhd(175) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(175): object \"s_stall_PC\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALUControl_IDEX MIPS_Processor.vhd(192) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(192): object \"s_ALUControl_IDEX\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810431 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_forwarding_mux MIPS_Processor.vhd(212) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(212): object \"s_forwarding_mux\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639193810431 "|MIPS_Processor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_j_temp\[31..28\] MIPS_Processor.vhd(152) " "Using initial value X (don't care) for net \"s_j_temp\[31..28\]\" at MIPS_Processor.vhd(152)" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 152 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193810469 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder_N Fulladder_N:PC_increment " "Elaborating entity \"Fulladder_N\" for hierarchy \"Fulladder_N:PC_increment\"" {  } { { "../../src/MIPS_Processor.vhd" "PC_increment" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder Fulladder_N:PC_increment\|Fulladder:ADDER0 " "Elaborating entity \"Fulladder\" for hierarchy \"Fulladder_N:PC_increment\|Fulladder:ADDER0\"" {  } { { "../../src/Fulladder_N.vhd" "ADDER0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder_N.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 Fulladder_N:PC_increment\|Fulladder:ADDER0\|xorg2:g_xor0 " "Elaborating entity \"xorg2\" for hierarchy \"Fulladder_N:PC_increment\|Fulladder:ADDER0\|xorg2:g_xor0\"" {  } { { "../../src/Fulladder.vhd" "g_xor0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 Fulladder_N:PC_increment\|Fulladder:ADDER0\|andg2:g_and0 " "Elaborating entity \"andg2\" for hierarchy \"Fulladder_N:PC_increment\|Fulladder:ADDER0\|andg2:g_and0\"" {  } { { "../../src/Fulladder.vhd" "g_and0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 Fulladder_N:PC_increment\|Fulladder:ADDER0\|org2:g_or0 " "Elaborating entity \"org2\" for hierarchy \"Fulladder_N:PC_increment\|Fulladder:ADDER0\|org2:g_or0\"" {  } { { "../../src/Fulladder.vhd" "g_or0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Fulladder.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bit_dataflow mux_32bit_dataflow:PC_mux " "Elaborating entity \"mux_32bit_dataflow\" for hierarchy \"mux_32bit_dataflow:PC_mux\"" {  } { { "../../src/MIPS_Processor.vhd" "PC_mux" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_IFID register_IFID:generic_IFID " "Elaborating entity \"register_IFID\" for hierarchy \"register_IFID:generic_IFID\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_IFID" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32bit register_IFID:generic_IFID\|Register32bit:generic_32bitregister " "Elaborating entity \"Register32bit\" for hierarchy \"register_IFID:generic_IFID\|Register32bit:generic_32bitregister\"" {  } { { "../../src/register_IFID.vhd" "generic_32bitregister" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:reg " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:reg\"" {  } { { "../../src/MIPS_Processor.vhd" "reg" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5t32 Register_File:reg\|decoder5t32:write_decoder " "Elaborating entity \"decoder5t32\" for hierarchy \"Register_File:reg\|decoder5t32:write_decoder\"" {  } { { "../../src/Register_File.vhd" "write_decoder" { Text "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_N Register_File:reg\|Reg_N:reg_0 " "Elaborating entity \"Reg_N\" for hierarchy \"Register_File:reg\|Reg_N:reg_0\"" {  } { { "../../src/Register_File.vhd" "reg_0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg Register_File:reg\|Reg_N:reg_0\|dffg:\\G_NBit_REG:0:g_dffg0 " "Elaborating entity \"dffg\" for hierarchy \"Register_File:reg\|Reg_N:reg_0\|dffg:\\G_NBit_REG:0:g_dffg0\"" {  } { { "../../src/Reg_N.vhd" "\\G_NBit_REG:0:g_dffg0" { Text "/home/longz/Desktop/Cpre381/project-2/src/Reg_N.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193810812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_array Register_File:reg\|mux32t1_array:read_mux_t " "Elaborating entity \"mux32t1_array\" for hierarchy \"Register_File:reg\|mux32t1_array:read_mux_t\"" {  } { { "../../src/Register_File.vhd" "read_mux_t" { Text "/home/longz/Desktop/Cpre381/project-2/src/Register_File.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:generic_forwarding_mux3 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:generic_forwarding_mux3\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_forwarding_mux3" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bit_dataflow mux_32bit_dataflow:jal_read_mux " "Elaborating entity \"mux_32bit_dataflow\" for hierarchy \"mux_32bit_dataflow:jal_read_mux\"" {  } { { "../../src/MIPS_Processor.vhd" "jal_read_mux" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:generic_controlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:generic_controlUnit\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_controlUnit" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811290 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811292 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beq controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"beq\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bne controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"bne\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "j controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"j\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jr controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"jr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sltu controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"sltu\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shiftVariable controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"shiftVariable\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "upper_immediate controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"upper_immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_halt controlUnit.vhd(57) " "VHDL Process Statement warning at controlUnit.vhd(57): inferring latch(es) for signal or variable \"s_halt\", which holds its previous value in one or more paths through the process" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639193811293 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_halt controlUnit.vhd(57) " "Inferred latch for \"s_halt\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811295 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "upper_immediate controlUnit.vhd(57) " "Inferred latch for \"upper_immediate\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811296 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftVariable controlUnit.vhd(57) " "Inferred latch for \"shiftVariable\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811296 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sltu controlUnit.vhd(57) " "Inferred latch for \"sltu\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811296 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr controlUnit.vhd(57) " "Inferred latch for \"jr\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811296 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j controlUnit.vhd(57) " "Inferred latch for \"j\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811296 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bne controlUnit.vhd(57) " "Inferred latch for \"bne\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq controlUnit.vhd(57) " "Inferred latch for \"beq\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] controlUnit.vhd(57) " "Inferred latch for \"ALUControl\[0\]\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] controlUnit.vhd(57) " "Inferred latch for \"ALUControl\[1\]\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] controlUnit.vhd(57) " "Inferred latch for \"ALUControl\[2\]\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] controlUnit.vhd(57) " "Inferred latch for \"ALUControl\[3\]\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controlUnit.vhd(57) " "Inferred latch for \"MemWrite\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811297 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite controlUnit.vhd(57) " "Inferred latch for \"RegWrite\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811298 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.vhd(57) " "Inferred latch for \"MemtoReg\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811298 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc controlUnit.vhd(57) " "Inferred latch for \"ALUSrc\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811298 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst controlUnit.vhd(57) " "Inferred latch for \"RegDst\" at controlUnit.vhd(57)" {  } { { "../../src/controlUnit.vhd" "" { Text "/home/longz/Desktop/Cpre381/project-2/src/controlUnit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193811298 "|MIPS_Processor|controlUnit:generic_controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_N extender_N:generic_immediate_extend " "Elaborating entity \"extender_N\" for hierarchy \"extender_N:generic_immediate_extend\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_immediate_extend" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter barrel_shifter:generic_barrel_shifter " "Elaborating entity \"barrel_shifter\" for hierarchy \"barrel_shifter:generic_barrel_shifter\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_barrel_shifter" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_hazard_dataflow control_hazard_dataflow:hazard " "Elaborating entity \"control_hazard_dataflow\" for hierarchy \"control_hazard_dataflow:hazard\"" {  } { { "../../src/MIPS_Processor.vhd" "hazard" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_dataflow forwarding_dataflow:generic_forwarding " "Elaborating entity \"forwarding_dataflow\" for hierarchy \"forwarding_dataflow:generic_forwarding\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_forwarding" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_IDEX register_IDEX:generic_register_IDEX " "Elaborating entity \"register_IDEX\" for hierarchy \"register_IDEX:generic_register_IDEX\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_register_IDEX" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32bit register_IDEX:generic_register_IDEX\|Register32bit:generic_wrAddr " "Elaborating entity \"Register32bit\" for hierarchy \"register_IDEX:generic_register_IDEX\|Register32bit:generic_wrAddr\"" {  } { { "../../src/register_IDEX.vhd" "generic_wrAddr" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32bit register_IDEX:generic_register_IDEX\|Register32bit:generic_op " "Elaborating entity \"Register32bit\" for hierarchy \"register_IDEX:generic_register_IDEX\|Register32bit:generic_op\"" {  } { { "../../src/register_IDEX.vhd" "generic_op" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_EXMEM register_EXMEM:generic_register_EXMEM " "Elaborating entity \"register_EXMEM\" for hierarchy \"register_EXMEM:generic_register_EXMEM\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_register_EXMEM" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_MEMWB register_MEMWB:generic_register_MEMWB " "Elaborating entity \"register_MEMWB\" for hierarchy \"register_MEMWB:generic_register_MEMWB\"" {  } { { "../../src/MIPS_Processor.vhd" "generic_register_MEMWB" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639193811516 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_PC_IFID\[31\] register_IDEX:generic_register_IDEX\|PC\[31\] " "Net \"s_PC_IFID\[31\]\", which fans out to \"register_IDEX:generic_register_IDEX\|PC\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_IFID:generic_IFID\|o_PC\[31\] " "Net is fed by \"register_IFID:generic_IFID\|o_PC\[31\]\"" {  } { { "../../src/register_IFID.vhd" "o_PC\[31\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "barrel_shifter:generic_barrel_shifter\|o_O\[31\] " "Net is fed by \"barrel_shifter:generic_barrel_shifter\|o_O\[31\]\"" {  } { { "../../src/BarrelShifter.vhd" "o_O\[31\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""}  } { { "../../src/MIPS_Processor.vhd" "s_PC_IFID\[31\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 124 -1 0 } } { "../../src/register_IDEX.vhd" "PC\[31\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 31 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1639193812203 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_PC_IFID\[30\] register_IDEX:generic_register_IDEX\|PC\[30\] " "Net \"s_PC_IFID\[30\]\", which fans out to \"register_IDEX:generic_register_IDEX\|PC\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_IFID:generic_IFID\|o_PC\[30\] " "Net is fed by \"register_IFID:generic_IFID\|o_PC\[30\]\"" {  } { { "../../src/register_IFID.vhd" "o_PC\[30\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "barrel_shifter:generic_barrel_shifter\|o_O\[30\] " "Net is fed by \"barrel_shifter:generic_barrel_shifter\|o_O\[30\]\"" {  } { { "../../src/BarrelShifter.vhd" "o_O\[30\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""}  } { { "../../src/MIPS_Processor.vhd" "s_PC_IFID\[30\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 124 -1 0 } } { "../../src/register_IDEX.vhd" "PC\[30\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 31 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1639193812203 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_PC_IFID\[29\] register_IDEX:generic_register_IDEX\|PC\[29\] " "Net \"s_PC_IFID\[29\]\", which fans out to \"register_IDEX:generic_register_IDEX\|PC\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_IFID:generic_IFID\|o_PC\[29\] " "Net is fed by \"register_IFID:generic_IFID\|o_PC\[29\]\"" {  } { { "../../src/register_IFID.vhd" "o_PC\[29\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "barrel_shifter:generic_barrel_shifter\|o_O\[29\] " "Net is fed by \"barrel_shifter:generic_barrel_shifter\|o_O\[29\]\"" {  } { { "../../src/BarrelShifter.vhd" "o_O\[29\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""}  } { { "../../src/MIPS_Processor.vhd" "s_PC_IFID\[29\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 124 -1 0 } } { "../../src/register_IDEX.vhd" "PC\[29\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 31 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1639193812203 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_PC_IFID\[28\] register_IDEX:generic_register_IDEX\|PC\[28\] " "Net \"s_PC_IFID\[28\]\", which fans out to \"register_IDEX:generic_register_IDEX\|PC\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_IFID:generic_IFID\|o_PC\[28\] " "Net is fed by \"register_IFID:generic_IFID\|o_PC\[28\]\"" {  } { { "../../src/register_IFID.vhd" "o_PC\[28\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IFID.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "barrel_shifter:generic_barrel_shifter\|o_O\[28\] " "Net is fed by \"barrel_shifter:generic_barrel_shifter\|o_O\[28\]\"" {  } { { "../../src/BarrelShifter.vhd" "o_O\[28\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/BarrelShifter.vhd" 19 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1639193812203 ""}  } { { "../../src/MIPS_Processor.vhd" "s_PC_IFID\[28\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/MIPS_Processor.vhd" 124 -1 0 } } { "../../src/register_IDEX.vhd" "PC\[28\]" { Text "/home/longz/Desktop/Cpre381/project-2/src/register_IDEX.vhd" 31 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1639193812203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639193812582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 10 21:36:52 2021 " "Processing ended: Fri Dec 10 21:36:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639193812582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639193812582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639193812582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639193812582 ""}
