
pong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  0800f450  0800f450  00010450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9a4  0800f9a4  000113f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f9a4  0800f9a4  000109a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f9ac  0800f9ac  000113f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f9ac  0800f9ac  000109ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f9b0  0800f9b0  000109b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003f4  20000000  0800f9b4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c58  200003f4  0800fda8  000113f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000204c  0800fda8  0001204c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000113f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021e6f  00000000  00000000  00011424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c6b  00000000  00000000  00033293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020c8  00000000  00000000  00038f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018f7  00000000  00000000  0003afc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ea04  00000000  00000000  0003c8bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029fd3  00000000  00000000  0006b2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102b2a  00000000  00000000  00095296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00197dc0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009cdc  00000000  00000000  00197e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001a1ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003f4 	.word	0x200003f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f434 	.word	0x0800f434

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003f8 	.word	0x200003f8
 80001cc:	0800f434 	.word	0x0800f434

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <accInit>:
 * Sprawdza, czy czujnik LSM303C jest podczony i dziaa:
 *  1) odczytuje ID akcelerometru i porwnuje z oczekiwanym,
 *  2) wywouje BSP_COMPASS_Init() do inicjalizacji sensora.
 * Zwraca 0 przy sukcesie lub kod bdu (1 = niepoprawne ID, 2 = bd init).
 */
uint8_t accInit(){
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
	uint8_t idAcc = LSM303C_AccReadID();
 8001026:	f001 f93b 	bl	80022a0 <LSM303C_AccReadID>
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
	if(idAcc != LMS303C_ACC_ID){
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b41      	cmp	r3, #65	@ 0x41
 8001032:	d006      	beq.n	8001042 <accInit+0x22>
		printf("ERR, acc id: 0x%X\r\n",idAcc);
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	4619      	mov	r1, r3
 8001038:	480a      	ldr	r0, [pc, #40]	@ (8001064 <accInit+0x44>)
 800103a:	f00a fdfb 	bl	800bc34 <iprintf>
		return 1;
 800103e:	2301      	movs	r3, #1
 8001040:	e00c      	b.n	800105c <accInit+0x3c>
	}

	COMPASS_StatusTypeDef stanAcc = BSP_COMPASS_Init();
 8001042:	f001 fe59 	bl	8002cf8 <BSP_COMPASS_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	71bb      	strb	r3, [r7, #6]
	if(stanAcc == COMPASS_ERROR){
 800104a:	79bb      	ldrb	r3, [r7, #6]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d104      	bne.n	800105a <accInit+0x3a>
		printf("ERR acc init\r\n");
 8001050:	4805      	ldr	r0, [pc, #20]	@ (8001068 <accInit+0x48>)
 8001052:	f00a fe57 	bl	800bd04 <puts>
		return 2;
 8001056:	2302      	movs	r3, #2
 8001058:	e000      	b.n	800105c <accInit+0x3c>
	}
	return 0;
 800105a:	2300      	movs	r3, #0
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	0800f450 	.word	0x0800f450
 8001068:	0800f464 	.word	0x0800f464

0800106c <accel_calibrate>:
 *  - zapisuje wynik do bufora offset_cb[] i do wewntrznego acc_offset[].
 * Parametry:
 *   offset_cb[3]  tablica, do ktrej zwracane s zmierzone offsety,
 *   samples       liczba prbek uytych do obliczenia redniej.
 */
void accel_calibrate(int16_t offset_cb[3], uint16_t samples){
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	807b      	strh	r3, [r7, #2]
    int32_t sum[3] = {0,0,0};
 8001078:	2300      	movs	r3, #0
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
 8001080:	2300      	movs	r3, #0
 8001082:	61bb      	str	r3, [r7, #24]
    int16_t buf[3];
    for(uint16_t i = 0; i < samples; ++i){
 8001084:	2300      	movs	r3, #0
 8001086:	83fb      	strh	r3, [r7, #30]
 8001088:	e019      	b.n	80010be <accel_calibrate+0x52>
        LSM303C_AccReadXYZ(buf);
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	4618      	mov	r0, r3
 8001090:	f001 f949 	bl	8002326 <LSM303C_AccReadXYZ>
        sum[0] += buf[0];
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        sum[1] += buf[1];
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80010a4:	4413      	add	r3, r2
 80010a6:	617b      	str	r3, [r7, #20]
        sum[2] += buf[2];
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        HAL_Delay(1);
 80010b2:	2001      	movs	r0, #1
 80010b4:	f001 ff80 	bl	8002fb8 <HAL_Delay>
    for(uint16_t i = 0; i < samples; ++i){
 80010b8:	8bfb      	ldrh	r3, [r7, #30]
 80010ba:	3301      	adds	r3, #1
 80010bc:	83fb      	strh	r3, [r7, #30]
 80010be:	8bfa      	ldrh	r2, [r7, #30]
 80010c0:	887b      	ldrh	r3, [r7, #2]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d3e1      	bcc.n	800108a <accel_calibrate+0x1e>
    }
    // rednia jako offset
    offset_cb[0] = (int16_t)(sum[0] / samples);
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	887b      	ldrh	r3, [r7, #2]
 80010ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	801a      	strh	r2, [r3, #0]
    offset_cb[1] = (int16_t)(sum[1] / samples);
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	fb92 f2f3 	sdiv	r2, r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3302      	adds	r3, #2
 80010e0:	b212      	sxth	r2, r2
 80010e2:	801a      	strh	r2, [r3, #0]
    offset_cb[2] = (int16_t)(sum[2] / samples);
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	887b      	ldrh	r3, [r7, #2]
 80010e8:	fb92 f2f3 	sdiv	r2, r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3304      	adds	r3, #4
 80010f0:	b212      	sxth	r2, r2
 80010f2:	801a      	strh	r2, [r3, #0]
    // zmienna lokalna:
    acc_offset[0] = offset_cb[0];
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010fa:	4b08      	ldr	r3, [pc, #32]	@ (800111c <accel_calibrate+0xb0>)
 80010fc:	801a      	strh	r2, [r3, #0]
    acc_offset[1] = offset_cb[1];
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <accel_calibrate+0xb0>)
 8001106:	805a      	strh	r2, [r3, #2]
    acc_offset[2] = offset_cb[2];
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800110e:	4b03      	ldr	r3, [pc, #12]	@ (800111c <accel_calibrate+0xb0>)
 8001110:	809a      	strh	r2, [r3, #4]
}
 8001112:	bf00      	nop
 8001114:	3720      	adds	r7, #32
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000418 	.word	0x20000418

08001120 <accel_lpf_int>:
 *   in     bieca surowa, ju wycentrowana warto,
 *   prev   wskanik na poprzedni warto filtra (i miejsce przechowywania wyniku),
 *   alpha  wspczynnik filtra w skali 0256.
 * Zwraca przefiltrowan warto.
 */
int16_t accel_lpf_int(int16_t in, int16_t *prev, uint8_t alpha){
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	6039      	str	r1, [r7, #0]
 800112a:	80fb      	strh	r3, [r7, #6]
 800112c:	4613      	mov	r3, r2
 800112e:	717b      	strb	r3, [r7, #5]
    // y[n] = y[n-1] + alpha*(x[n] - y[n-1]) ; alpha w [0..256]
    int32_t diff = (int32_t)in - *prev;
 8001130:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	f9b2 2000 	ldrsh.w	r2, [r2]
 800113a:	1a9b      	subs	r3, r3, r2
 800113c:	60fb      	str	r3, [r7, #12]
    int32_t delta = (diff * alpha) >> 8;  // podziel przez 256
 800113e:	797b      	ldrb	r3, [r7, #5]
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	fb02 f303 	mul.w	r3, r2, r3
 8001146:	121b      	asrs	r3, r3, #8
 8001148:	60bb      	str	r3, [r7, #8]
    *prev = (int16_t)((int32_t)*prev + delta);
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001150:	b29a      	uxth	r2, r3
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	b29b      	uxth	r3, r3
 8001156:	4413      	add	r3, r2
 8001158:	b29b      	uxth	r3, r3
 800115a:	b21a      	sxth	r2, r3
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	801a      	strh	r2, [r3, #0]
    return *prev;
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001166:	4618      	mov	r0, r3
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
	...

08001174 <AccGetData>:
 * -----------
 * Pobiera surowe pomiary X/Y/Z z akcelerometru, usuwa offset (kalibracj),
 * a nastpnie przepuszcza kad o przez integer-owy LPF.
 * Wynikiem s trzy wartoci cakowite w out[3], gotowe do dalszej obrbki.
 */
void AccGetData(int16_t out[3]){
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b087      	sub	sp, #28
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    int16_t raw[3];
    LSM303C_AccReadXYZ(raw);
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	4618      	mov	r0, r3
 8001182:	f001 f8d0 	bl	8002326 <LSM303C_AccReadXYZ>
    for(int i = 0; i < 3; ++i){
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	e021      	b.n	80011d0 <AccGetData+0x5c>
        int16_t centered = raw[i] - acc_offset[i];
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	3318      	adds	r3, #24
 8001192:	443b      	add	r3, r7
 8001194:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 8001198:	b29a      	uxth	r2, r3
 800119a:	4911      	ldr	r1, [pc, #68]	@ (80011e0 <AccGetData+0x6c>)
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	827b      	strh	r3, [r7, #18]
        out[i] = accel_lpf_int(centered, &acc_prev[i], LPF_ALPHA_I);
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4a0d      	ldr	r2, [pc, #52]	@ (80011e4 <AccGetData+0x70>)
 80011b0:	1899      	adds	r1, r3, r2
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	18d4      	adds	r4, r2, r3
 80011ba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80011be:	227a      	movs	r2, #122	@ 0x7a
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ffad 	bl	8001120 <accel_lpf_int>
 80011c6:	4603      	mov	r3, r0
 80011c8:	8023      	strh	r3, [r4, #0]
    for(int i = 0; i < 3; ++i){
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	3301      	adds	r3, #1
 80011ce:	617b      	str	r3, [r7, #20]
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	ddda      	ble.n	800118c <AccGetData+0x18>
    }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd90      	pop	{r4, r7, pc}
 80011e0:	20000418 	.word	0x20000418
 80011e4:	20000410 	.word	0x20000410

080011e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08c      	sub	sp, #48	@ 0x30
 80011ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
 80011fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011fe:	4b82      	ldr	r3, [pc, #520]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	4a81      	ldr	r2, [pc, #516]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001204:	f043 0304 	orr.w	r3, r3, #4
 8001208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120a:	4b7f      	ldr	r3, [pc, #508]	@ (8001408 <MX_GPIO_Init+0x220>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	61bb      	str	r3, [r7, #24]
 8001214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001216:	4b7c      	ldr	r3, [pc, #496]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	4a7b      	ldr	r2, [pc, #492]	@ (8001408 <MX_GPIO_Init+0x220>)
 800121c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001220:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001222:	4b79      	ldr	r3, [pc, #484]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	4b76      	ldr	r3, [pc, #472]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001232:	4a75      	ldr	r2, [pc, #468]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800123a:	4b73      	ldr	r3, [pc, #460]	@ (8001408 <MX_GPIO_Init+0x220>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001246:	4b70      	ldr	r3, [pc, #448]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124a:	4a6f      	ldr	r2, [pc, #444]	@ (8001408 <MX_GPIO_Init+0x220>)
 800124c:	f043 0302 	orr.w	r3, r3, #2
 8001250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001252:	4b6d      	ldr	r3, [pc, #436]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800125e:	4b6a      	ldr	r3, [pc, #424]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	4a69      	ldr	r2, [pc, #420]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001264:	f043 0310 	orr.w	r3, r3, #16
 8001268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800126a:	4b67      	ldr	r3, [pc, #412]	@ (8001408 <MX_GPIO_Init+0x220>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	f003 0310 	and.w	r3, r3, #16
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001276:	4b64      	ldr	r3, [pc, #400]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	4a63      	ldr	r2, [pc, #396]	@ (8001408 <MX_GPIO_Init+0x220>)
 800127c:	f043 0308 	orr.w	r3, r3, #8
 8001280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001282:	4b61      	ldr	r3, [pc, #388]	@ (8001408 <MX_GPIO_Init+0x220>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	f003 0308 	and.w	r3, r3, #8
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MAG_CS_Pin|OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f240 2101 	movw	r1, #513	@ 0x201
 8001294:	485d      	ldr	r0, [pc, #372]	@ (800140c <MX_GPIO_Init+0x224>)
 8001296:	f002 f9af 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	210c      	movs	r1, #12
 800129e:	485c      	ldr	r0, [pc, #368]	@ (8001410 <MX_GPIO_Init+0x228>)
 80012a0:	f002 f9aa 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	f240 1101 	movw	r1, #257	@ 0x101
 80012aa:	485a      	ldr	r0, [pc, #360]	@ (8001414 <MX_GPIO_Init+0x22c>)
 80012ac:	f002 f9a4 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80012b0:	2201      	movs	r2, #1
 80012b2:	2180      	movs	r1, #128	@ 0x80
 80012b4:	4858      	ldr	r0, [pc, #352]	@ (8001418 <MX_GPIO_Init+0x230>)
 80012b6:	f002 f99f 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MAG_CS_Pin|OTG_FS_PowerSwitchOn_Pin;
 80012ba:	f240 2301 	movw	r3, #513	@ 0x201
 80012be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c0:	2301      	movs	r3, #1
 80012c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012cc:	f107 031c 	add.w	r3, r7, #28
 80012d0:	4619      	mov	r1, r3
 80012d2:	484e      	ldr	r0, [pc, #312]	@ (800140c <MX_GPIO_Init+0x224>)
 80012d4:	f001 ffe6 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 80012d8:	232f      	movs	r3, #47	@ 0x2f
 80012da:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012e0:	2302      	movs	r3, #2
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	4619      	mov	r1, r3
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ee:	f001 ffd9 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80012f2:	2310      	movs	r3, #16
 80012f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80012f6:	4b49      	ldr	r3, [pc, #292]	@ (800141c <MX_GPIO_Init+0x234>)
 80012f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80012fe:	f107 031c 	add.w	r3, r7, #28
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001308:	f001 ffcc 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 800130c:	2304      	movs	r3, #4
 800130e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	2301      	movs	r3, #1
 8001312:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001314:	2301      	movs	r3, #1
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001318:	2303      	movs	r3, #3
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	483b      	ldr	r0, [pc, #236]	@ (8001410 <MX_GPIO_Init+0x228>)
 8001324:	f001 ffbe 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001328:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800132c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132e:	2301      	movs	r3, #1
 8001330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001332:	2301      	movs	r3, #1
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001336:	2303      	movs	r3, #3
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 800133a:	f107 031c 	add.w	r3, r7, #28
 800133e:	4619      	mov	r1, r3
 8001340:	4834      	ldr	r0, [pc, #208]	@ (8001414 <MX_GPIO_Init+0x22c>)
 8001342:	f001 ffaf 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001346:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800134a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800134c:	4b33      	ldr	r3, [pc, #204]	@ (800141c <MX_GPIO_Init+0x234>)
 800134e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001350:	2300      	movs	r3, #0
 8001352:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	4619      	mov	r1, r3
 800135a:	482c      	ldr	r0, [pc, #176]	@ (800140c <MX_GPIO_Init+0x224>)
 800135c:	f001 ffa2 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001360:	2305      	movs	r3, #5
 8001362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001364:	4b2d      	ldr	r3, [pc, #180]	@ (800141c <MX_GPIO_Init+0x234>)
 8001366:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4829      	ldr	r0, [pc, #164]	@ (8001418 <MX_GPIO_Init+0x230>)
 8001374:	f001 ff96 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001378:	2380      	movs	r3, #128	@ 0x80
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	4822      	ldr	r0, [pc, #136]	@ (8001418 <MX_GPIO_Init+0x230>)
 8001390:	f001 ff88 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8001394:	2308      	movs	r3, #8
 8001396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 80013a4:	f107 031c 	add.w	r3, r7, #28
 80013a8:	4619      	mov	r1, r3
 80013aa:	4819      	ldr	r0, [pc, #100]	@ (8001410 <MX_GPIO_Init+0x228>)
 80013ac:	f001 ff7a 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 80013b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013b6:	4b19      	ldr	r3, [pc, #100]	@ (800141c <MX_GPIO_Init+0x234>)
 80013b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	4812      	ldr	r0, [pc, #72]	@ (8001410 <MX_GPIO_Init+0x228>)
 80013c6:	f001 ff6d 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80013ca:	2301      	movs	r3, #1
 80013cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80013da:	f107 031c 	add.w	r3, r7, #28
 80013de:	4619      	mov	r1, r3
 80013e0:	480c      	ldr	r0, [pc, #48]	@ (8001414 <MX_GPIO_Init+0x22c>)
 80013e2:	f001 ff5f 	bl	80032a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80013ea:	4b0c      	ldr	r3, [pc, #48]	@ (800141c <MX_GPIO_Init+0x234>)
 80013ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	4619      	mov	r1, r3
 80013f8:	4806      	ldr	r0, [pc, #24]	@ (8001414 <MX_GPIO_Init+0x22c>)
 80013fa:	f001 ff53 	bl	80032a4 <HAL_GPIO_Init>

}
 80013fe:	bf00      	nop
 8001400:	3730      	adds	r7, #48	@ 0x30
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000
 800140c:	48000800 	.word	0x48000800
 8001410:	48000400 	.word	0x48000400
 8001414:	48001000 	.word	0x48001000
 8001418:	48000c00 	.word	0x48000c00
 800141c:	10120000 	.word	0x10120000

08001420 <GyroInit>:
#include "gyroscope.h"

#define LPF_ALPHA 0.1f

uint8_t GyroInit(){
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
	uint8_t idGyro = L3GD20_ReadID();
 8001426:	f000 fd4e 	bl	8001ec6 <L3GD20_ReadID>
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
	if(idGyro != I_AM_L3GD20){
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2bd4      	cmp	r3, #212	@ 0xd4
 8001432:	d006      	beq.n	8001442 <GyroInit+0x22>
		printf("ERR, gyro id: 0x%X\r\n",idGyro);
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	4619      	mov	r1, r3
 8001438:	480a      	ldr	r0, [pc, #40]	@ (8001464 <GyroInit+0x44>)
 800143a:	f00a fbfb 	bl	800bc34 <iprintf>
		return 1;
 800143e:	2301      	movs	r3, #1
 8001440:	e00c      	b.n	800145c <GyroInit+0x3c>
	}

	uint8_t stanGyro = BSP_GYRO_Init();
 8001442:	f001 fcd5 	bl	8002df0 <BSP_GYRO_Init>
 8001446:	4603      	mov	r3, r0
 8001448:	71bb      	strb	r3, [r7, #6]
//	uint16_t gyroInit = 0b0001000000001111;
//	L3GD20_Init(gyroInit);
	if(stanGyro == GYRO_ERROR){
 800144a:	79bb      	ldrb	r3, [r7, #6]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d104      	bne.n	800145a <GyroInit+0x3a>
		printf("ERR gyro init\r\n");
 8001450:	4805      	ldr	r0, [pc, #20]	@ (8001468 <GyroInit+0x48>)
 8001452:	f00a fc57 	bl	800bd04 <puts>
		return 2;
 8001456:	2302      	movs	r3, #2
 8001458:	e000      	b.n	800145c <GyroInit+0x3c>
	}
	return 0;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	0800f474 	.word	0x0800f474
 8001468:	0800f48c 	.word	0x0800f48c

0800146c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001470:	4b1b      	ldr	r3, [pc, #108]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001472:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <MX_I2C1_Init+0x78>)
 8001474:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001476:	4b1a      	ldr	r3, [pc, #104]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001478:	4a1b      	ldr	r2, [pc, #108]	@ (80014e8 <MX_I2C1_Init+0x7c>)
 800147a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800147c:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001482:	4b17      	ldr	r3, [pc, #92]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001484:	2201      	movs	r2, #1
 8001486:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001488:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800148e:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001490:	2200      	movs	r2, #0
 8001492:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001494:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <MX_I2C1_Init+0x74>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800149a:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_I2C1_Init+0x74>)
 800149c:	2200      	movs	r2, #0
 800149e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014a6:	480e      	ldr	r0, [pc, #56]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014a8:	f002 f8d8 	bl	800365c <HAL_I2C_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80014b2:	f000 f9f1 	bl	8001898 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014b6:	2100      	movs	r1, #0
 80014b8:	4809      	ldr	r0, [pc, #36]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014ba:	f002 f95e 	bl	800377a <HAL_I2CEx_ConfigAnalogFilter>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014c4:	f000 f9e8 	bl	8001898 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014c8:	2100      	movs	r1, #0
 80014ca:	4805      	ldr	r0, [pc, #20]	@ (80014e0 <MX_I2C1_Init+0x74>)
 80014cc:	f002 f9a0 	bl	8003810 <HAL_I2CEx_ConfigDigitalFilter>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014d6:	f000 f9df 	bl	8001898 <Error_Handler>
  }

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000420 	.word	0x20000420
 80014e4:	40005400 	.word	0x40005400
 80014e8:	10909cec 	.word	0x10909cec

080014ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08a      	sub	sp, #40	@ 0x28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a17      	ldr	r2, [pc, #92]	@ (8001568 <HAL_I2C_MspInit+0x7c>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d127      	bne.n	800155e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <HAL_I2C_MspInit+0x80>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	4a16      	ldr	r2, [pc, #88]	@ (800156c <HAL_I2C_MspInit+0x80>)
 8001514:	f043 0302 	orr.w	r3, r3, #2
 8001518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151a:	4b14      	ldr	r3, [pc, #80]	@ (800156c <HAL_I2C_MspInit+0x80>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001526:	23c0      	movs	r3, #192	@ 0xc0
 8001528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800152a:	2312      	movs	r3, #18
 800152c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800152e:	2301      	movs	r3, #1
 8001530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001536:	2304      	movs	r3, #4
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	480b      	ldr	r0, [pc, #44]	@ (8001570 <HAL_I2C_MspInit+0x84>)
 8001542:	f001 feaf 	bl	80032a4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <HAL_I2C_MspInit+0x80>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	4a08      	ldr	r2, [pc, #32]	@ (800156c <HAL_I2C_MspInit+0x80>)
 800154c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001550:	6593      	str	r3, [r2, #88]	@ 0x58
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_I2C_MspInit+0x80>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800155e:	bf00      	nop
 8001560:	3728      	adds	r7, #40	@ 0x28
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40005400 	.word	0x40005400
 800156c:	40021000 	.word	0x40021000
 8001570:	48000400 	.word	0x48000400

08001574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001578:	f001 fca2 	bl	8002ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800157c:	f000 f840 	bl	8001600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001580:	f7ff fe32 	bl	80011e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001584:	f7ff ff72 	bl	800146c <MX_I2C1_Init>
  MX_SPI2_Init();
 8001588:	f000 f99a 	bl	80018c0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800158c:	f000 fbcc 	bl	8001d28 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001590:	f000 fb74 	bl	8001c7c <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8001594:	f008 fd52 	bl	800a03c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  printf(" - - Start Programu - - ");
 8001598:	4815      	ldr	r0, [pc, #84]	@ (80015f0 <main+0x7c>)
 800159a:	f00a fb4b 	bl	800bc34 <iprintf>

//  extern USBD_HandleTypeDef hUsbDeviceFS;
  if(GyroInit()){Error_Handler();}
 800159e:	f7ff ff3f 	bl	8001420 <GyroInit>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <main+0x38>
 80015a8:	f000 f976 	bl	8001898 <Error_Handler>
  if(accInit()){Error_Handler();}
 80015ac:	f7ff fd38 	bl	8001020 <accInit>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <main+0x46>
 80015b6:	f000 f96f 	bl	8001898 <Error_Handler>

  accel_calibrate(offset, 100);
 80015ba:	2164      	movs	r1, #100	@ 0x64
 80015bc:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <main+0x80>)
 80015be:	f7ff fd55 	bl	800106c <accel_calibrate>
//	uint8_t message[] = "Hello\r\n";
//	CDC_Transmit_FS(message, strlen((char*)message));

//	GyroGetData(filteredGyro);
//	HAL_Delay(500);
	AccGetData(filteredAcc);
 80015c2:	480d      	ldr	r0, [pc, #52]	@ (80015f8 <main+0x84>)
 80015c4:	f7ff fdd6 	bl	8001174 <AccGetData>
	printf("A;%7d;%7d;%7d\n",filteredAcc[0],filteredAcc[1],filteredAcc[2]);
 80015c8:	4b0b      	ldr	r3, [pc, #44]	@ (80015f8 <main+0x84>)
 80015ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ce:	4619      	mov	r1, r3
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <main+0x84>)
 80015d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b07      	ldr	r3, [pc, #28]	@ (80015f8 <main+0x84>)
 80015da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015de:	4807      	ldr	r0, [pc, #28]	@ (80015fc <main+0x88>)
 80015e0:	f00a fb28 	bl	800bc34 <iprintf>
	HAL_Delay(500);
 80015e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015e8:	f001 fce6 	bl	8002fb8 <HAL_Delay>
	AccGetData(filteredAcc);
 80015ec:	bf00      	nop
 80015ee:	e7e8      	b.n	80015c2 <main+0x4e>
 80015f0:	0800f4b4 	.word	0x0800f4b4
 80015f4:	20000474 	.word	0x20000474
 80015f8:	2000046c 	.word	0x2000046c
 80015fc:	0800f4d0 	.word	0x0800f4d0

08001600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b0b8      	sub	sp, #224	@ 0xe0
 8001604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800160a:	2244      	movs	r2, #68	@ 0x44
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f00a fc7a 	bl	800bf08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001624:	463b      	mov	r3, r7
 8001626:	2288      	movs	r2, #136	@ 0x88
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f00a fc6c 	bl	800bf08 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001630:	f003 f9da 	bl	80049e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001634:	4b40      	ldr	r3, [pc, #256]	@ (8001738 <SystemClock_Config+0x138>)
 8001636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800163a:	4a3f      	ldr	r2, [pc, #252]	@ (8001738 <SystemClock_Config+0x138>)
 800163c:	f023 0318 	bic.w	r3, r3, #24
 8001640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001644:	2314      	movs	r3, #20
 8001646:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800164a:	2301      	movs	r3, #1
 800164c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001650:	2301      	movs	r3, #1
 8001652:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800165c:	2360      	movs	r3, #96	@ 0x60
 800165e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001662:	2302      	movs	r3, #2
 8001664:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001668:	2301      	movs	r3, #1
 800166a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800166e:	2301      	movs	r3, #1
 8001670:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001674:	2328      	movs	r3, #40	@ 0x28
 8001676:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800167a:	2307      	movs	r3, #7
 800167c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001680:	2302      	movs	r3, #2
 8001682:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001686:	2302      	movs	r3, #2
 8001688:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001690:	4618      	mov	r0, r3
 8001692:	f003 fa2d 	bl	8004af0 <HAL_RCC_OscConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800169c:	f000 f8fc 	bl	8001898 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a0:	230f      	movs	r3, #15
 80016a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a6:	2303      	movs	r3, #3
 80016a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b2:	2300      	movs	r3, #0
 80016b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016be:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80016c2:	2104      	movs	r1, #4
 80016c4:	4618      	mov	r0, r3
 80016c6:	f003 fdfb 	bl	80052c0 <HAL_RCC_ClockConfig>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80016d0:	f000 f8e2 	bl	8001898 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80016d4:	f242 0342 	movw	r3, #8258	@ 0x2042
 80016d8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016da:	2300      	movs	r3, #0
 80016dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016de:	2300      	movs	r3, #0
 80016e0:	653b      	str	r3, [r7, #80]	@ 0x50
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80016e2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80016e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80016e8:	2301      	movs	r3, #1
 80016ea:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016ec:	2301      	movs	r3, #1
 80016ee:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80016f0:	2318      	movs	r3, #24
 80016f2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80016f4:	2307      	movs	r3, #7
 80016f6:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016f8:	2302      	movs	r3, #2
 80016fa:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001700:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001704:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001706:	463b      	mov	r3, r7
 8001708:	4618      	mov	r0, r3
 800170a:	f003 ffdf 	bl	80056cc <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8001714:	f000 f8c0 	bl	8001898 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001718:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800171c:	f003 f982 	bl	8004a24 <HAL_PWREx_ControlVoltageScaling>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <SystemClock_Config+0x12a>
  {
    Error_Handler();
 8001726:	f000 f8b7 	bl	8001898 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800172a:	f004 fab9 	bl	8005ca0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800172e:	bf00      	nop
 8001730:	37e0      	adds	r7, #224	@ 0xe0
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40021000 	.word	0x40021000

0800173c <computeCRC8>:

/* USER CODE BEGIN 4 */

uint8_t computeCRC8(const uint8_t* data, size_t length) {
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0x00;
 8001746:	2300      	movs	r3, #0
 8001748:	75fb      	strb	r3, [r7, #23]
    uint8_t poly = 0x07;
 800174a:	2307      	movs	r3, #7
 800174c:	72fb      	strb	r3, [r7, #11]

    for(size_t i = 0; i < length; ++i){
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	e023      	b.n	800179c <computeCRC8+0x60>
        crc ^= data[i];
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	4413      	add	r3, r2
 800175a:	781a      	ldrb	r2, [r3, #0]
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	4053      	eors	r3, r2
 8001760:	75fb      	strb	r3, [r7, #23]
        for(int bit = 0; bit < 8; ++bit){
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	e013      	b.n	8001790 <computeCRC8+0x54>
            if(crc & 0x80){
 8001768:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800176c:	2b00      	cmp	r3, #0
 800176e:	da09      	bge.n	8001784 <computeCRC8+0x48>
                crc = ((crc << 1) ^ poly) & 0xFF;
 8001770:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	b25a      	sxtb	r2, r3
 8001778:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800177c:	4053      	eors	r3, r2
 800177e:	b25b      	sxtb	r3, r3
 8001780:	75fb      	strb	r3, [r7, #23]
 8001782:	e002      	b.n	800178a <computeCRC8+0x4e>
            }else{
                crc = (crc << 1) & 0xFF;
 8001784:	7dfb      	ldrb	r3, [r7, #23]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	75fb      	strb	r3, [r7, #23]
        for(int bit = 0; bit < 8; ++bit){
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	2b07      	cmp	r3, #7
 8001794:	dde8      	ble.n	8001768 <computeCRC8+0x2c>
    for(size_t i = 0; i < length; ++i){
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	3301      	adds	r3, #1
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d3d7      	bcc.n	8001754 <computeCRC8+0x18>
            }
        }
    }

    return crc;
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	371c      	adds	r7, #28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <_write>:

int _write(int file, char *ptr, int len) {
 80017b2:	b580      	push	{r7, lr}
 80017b4:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80017be:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80017c2:	6018      	str	r0, [r3, #0]
 80017c4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80017c8:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80017cc:	6019      	str	r1, [r3, #0]
 80017ce:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80017d2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80017d6:	601a      	str	r2, [r3, #0]
    uint8_t buffer[512];

    if(len + 1 > sizeof(buffer)){
 80017d8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80017dc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017e8:	d902      	bls.n	80017f0 <_write+0x3e>
        return -1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	e04d      	b.n	800188c <_write+0xda>
    }

    for(int i = 0; i < len; ++i){
 80017f0:	2300      	movs	r3, #0
 80017f2:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 80017f6:	e016      	b.n	8001826 <_write+0x74>
        buffer[i] = (uint8_t)ptr[i];
 80017f8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80017fc:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8001800:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8001804:	6812      	ldr	r2, [r2, #0]
 8001806:	4413      	add	r3, r2
 8001808:	7819      	ldrb	r1, [r3, #0]
 800180a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800180e:	f5a3 7201 	sub.w	r2, r3, #516	@ 0x204
 8001812:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8001816:	4413      	add	r3, r2
 8001818:	460a      	mov	r2, r1
 800181a:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < len; ++i){
 800181c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8001820:	3301      	adds	r3, #1
 8001822:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8001826:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800182a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800182e:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	429a      	cmp	r2, r3
 8001836:	dbdf      	blt.n	80017f8 <_write+0x46>
    }

    buffer[len] = computeCRC8(buffer, len);
 8001838:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800183c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff77 	bl	800173c <computeCRC8>
 800184e:	4603      	mov	r3, r0
 8001850:	4619      	mov	r1, r3
 8001852:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001856:	f5a3 7201 	sub.w	r2, r3, #516	@ 0x204
 800185a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800185e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4413      	add	r3, r2
 8001866:	460a      	mov	r2, r1
 8001868:	701a      	strb	r2, [r3, #0]

    CDC_Transmit_FS(buffer, len + 1);
 800186a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800186e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f008 fc9b 	bl	800a1b8 <CDC_Transmit_FS>

    return len;
 8001882:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001886:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800188a:	681b      	ldr	r3, [r3, #0]
}
 800188c:	4618      	mov	r0, r3
 800188e:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800189c:	2104      	movs	r1, #4
 800189e:	4806      	ldr	r0, [pc, #24]	@ (80018b8 <Error_Handler+0x20>)
 80018a0:	f001 fec2 	bl	8003628 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80018a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018a8:	f001 fb86 	bl	8002fb8 <HAL_Delay>
	printf("ERR\r\n");
 80018ac:	4803      	ldr	r0, [pc, #12]	@ (80018bc <Error_Handler+0x24>)
 80018ae:	f00a fa29 	bl	800bd04 <puts>

  /* USER CODE END Error_Handler_Debug */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	48000400 	.word	0x48000400
 80018bc:	0800f4e0 	.word	0x0800f4e0

080018c0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80018c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001938 <MX_SPI2_Init+0x78>)
 80018c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018d2:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d8:	4b16      	ldr	r3, [pc, #88]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018de:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018e0:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018e2:	2202      	movs	r2, #2
 80018e4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018e6:	4b13      	ldr	r3, [pc, #76]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80018ec:	4b11      	ldr	r3, [pc, #68]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018f2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018f6:	2220      	movs	r2, #32
 80018f8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <MX_SPI2_Init+0x74>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001900:	4b0c      	ldr	r3, [pc, #48]	@ (8001934 <MX_SPI2_Init+0x74>)
 8001902:	2200      	movs	r2, #0
 8001904:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001906:	4b0b      	ldr	r3, [pc, #44]	@ (8001934 <MX_SPI2_Init+0x74>)
 8001908:	2200      	movs	r2, #0
 800190a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800190c:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <MX_SPI2_Init+0x74>)
 800190e:	2207      	movs	r2, #7
 8001910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <MX_SPI2_Init+0x74>)
 8001914:	2200      	movs	r2, #0
 8001916:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001918:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <MX_SPI2_Init+0x74>)
 800191a:	2200      	movs	r2, #0
 800191c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800191e:	4805      	ldr	r0, [pc, #20]	@ (8001934 <MX_SPI2_Init+0x74>)
 8001920:	f004 fba0 	bl	8006064 <HAL_SPI_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800192a:	f7ff ffb5 	bl	8001898 <Error_Handler>
  }

}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	2000047c 	.word	0x2000047c
 8001938:	40003800 	.word	0x40003800

0800193c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	@ 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a1b      	ldr	r2, [pc, #108]	@ (80019c8 <HAL_SPI_MspInit+0x8c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d12f      	bne.n	80019be <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800195e:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 8001960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001962:	4a1a      	ldr	r2, [pc, #104]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 8001964:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001968:	6593      	str	r3, [r2, #88]	@ 0x58
 800196a:	4b18      	ldr	r3, [pc, #96]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 800196c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 8001978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197a:	4a14      	ldr	r2, [pc, #80]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 800197c:	f043 0308 	orr.w	r3, r3, #8
 8001980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001982:	4b12      	ldr	r3, [pc, #72]	@ (80019cc <HAL_SPI_MspInit+0x90>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001986:	f003 0308 	and.w	r3, r3, #8
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 800198e:	231a      	movs	r3, #26
 8001990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800199e:	2305      	movs	r3, #5
 80019a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	4809      	ldr	r0, [pc, #36]	@ (80019d0 <HAL_SPI_MspInit+0x94>)
 80019aa:	f001 fc7b 	bl	80032a4 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	2024      	movs	r0, #36	@ 0x24
 80019b4:	f001 fbff 	bl	80031b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80019b8:	2024      	movs	r0, #36	@ 0x24
 80019ba:	f001 fc18 	bl	80031ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80019be:	bf00      	nop
 80019c0:	3728      	adds	r7, #40	@ 0x28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40003800 	.word	0x40003800
 80019cc:	40021000 	.word	0x40021000
 80019d0:	48000c00 	.word	0x48000c00

080019d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019da:	4b0f      	ldr	r3, [pc, #60]	@ (8001a18 <HAL_MspInit+0x44>)
 80019dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019de:	4a0e      	ldr	r2, [pc, #56]	@ (8001a18 <HAL_MspInit+0x44>)
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <HAL_MspInit+0x44>)
 80019e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <HAL_MspInit+0x44>)
 80019f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f6:	4a08      	ldr	r2, [pc, #32]	@ (8001a18 <HAL_MspInit+0x44>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fe:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <HAL_MspInit+0x44>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	40021000 	.word	0x40021000

08001a1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a2e:	bf00      	nop
 8001a30:	e7fd      	b.n	8001a2e <HardFault_Handler+0x4>

08001a32 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a36:	bf00      	nop
 8001a38:	e7fd      	b.n	8001a36 <MemManage_Handler+0x4>

08001a3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a3e:	bf00      	nop
 8001a40:	e7fd      	b.n	8001a3e <BusFault_Handler+0x4>

08001a42 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a46:	bf00      	nop
 8001a48:	e7fd      	b.n	8001a46 <UsageFault_Handler+0x4>

08001a4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a78:	f001 fa7e 	bl	8002f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a7c:	bf00      	nop
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <SPI2_IRQHandler+0x10>)
 8001a86:	f004 fb91 	bl	80061ac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000047c 	.word	0x2000047c

08001a94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <USART2_IRQHandler+0x10>)
 8001a9a:	f004 fe7b 	bl	8006794 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000530 	.word	0x20000530

08001aa8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <OTG_FS_IRQHandler+0x10>)
 8001aae:	f002 f84e 	bl	8003b4e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20001af8 	.word	0x20001af8

08001abc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_kill>:

int _kill(int pid, int sig)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ad6:	f00a fa79 	bl	800bfcc <__errno>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2216      	movs	r2, #22
 8001ade:	601a      	str	r2, [r3, #0]
  return -1;
 8001ae0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <_exit>:

void _exit (int status)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f7ff ffe7 	bl	8001acc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001afe:	bf00      	nop
 8001b00:	e7fd      	b.n	8001afe <_exit+0x12>

08001b02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b086      	sub	sp, #24
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	e00a      	b.n	8001b2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b14:	f3af 8000 	nop.w
 8001b18:	4601      	mov	r1, r0
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	1c5a      	adds	r2, r3, #1
 8001b1e:	60ba      	str	r2, [r7, #8]
 8001b20:	b2ca      	uxtb	r2, r1
 8001b22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	3301      	adds	r3, #1
 8001b28:	617b      	str	r3, [r7, #20]
 8001b2a:	697a      	ldr	r2, [r7, #20]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	dbf0      	blt.n	8001b14 <_read+0x12>
  }

  return len;
 8001b32:	687b      	ldr	r3, [r7, #4]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b64:	605a      	str	r2, [r3, #4]
  return 0;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <_isatty>:

int _isatty(int file)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b085      	sub	sp, #20
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	60f8      	str	r0, [r7, #12]
 8001b92:	60b9      	str	r1, [r7, #8]
 8001b94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bac:	4a14      	ldr	r2, [pc, #80]	@ (8001c00 <_sbrk+0x5c>)
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <_sbrk+0x60>)
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb8:	4b13      	ldr	r3, [pc, #76]	@ (8001c08 <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d102      	bne.n	8001bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc0:	4b11      	ldr	r3, [pc, #68]	@ (8001c08 <_sbrk+0x64>)
 8001bc2:	4a12      	ldr	r2, [pc, #72]	@ (8001c0c <_sbrk+0x68>)
 8001bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc6:	4b10      	ldr	r3, [pc, #64]	@ (8001c08 <_sbrk+0x64>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4413      	add	r3, r2
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d207      	bcs.n	8001be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd4:	f00a f9fa 	bl	800bfcc <__errno>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	220c      	movs	r2, #12
 8001bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
 8001be2:	e009      	b.n	8001bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be4:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <_sbrk+0x64>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bea:	4b07      	ldr	r3, [pc, #28]	@ (8001c08 <_sbrk+0x64>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	4a05      	ldr	r2, [pc, #20]	@ (8001c08 <_sbrk+0x64>)
 8001bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3718      	adds	r7, #24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20018000 	.word	0x20018000
 8001c04:	00000400 	.word	0x00000400
 8001c08:	200004e0 	.word	0x200004e0
 8001c0c:	20002050 	.word	0x20002050

08001c10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c14:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <SystemInit+0x64>)
 8001c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c1a:	4a16      	ldr	r2, [pc, #88]	@ (8001c74 <SystemInit+0x64>)
 8001c1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001c24:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <SystemInit+0x68>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a13      	ldr	r2, [pc, #76]	@ (8001c78 <SystemInit+0x68>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <SystemInit+0x68>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <SystemInit+0x68>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c78 <SystemInit+0x68>)
 8001c3c:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001c40:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001c44:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001c46:	4b0c      	ldr	r3, [pc, #48]	@ (8001c78 <SystemInit+0x68>)
 8001c48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c4c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <SystemInit+0x68>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a09      	ldr	r2, [pc, #36]	@ (8001c78 <SystemInit+0x68>)
 8001c54:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c58:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001c5a:	4b07      	ldr	r3, [pc, #28]	@ (8001c78 <SystemInit+0x68>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c60:	4b04      	ldr	r3, [pc, #16]	@ (8001c74 <SystemInit+0x64>)
 8001c62:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c66:	609a      	str	r2, [r3, #8]
#endif
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	e000ed00 	.word	0xe000ed00
 8001c78:	40021000 	.word	0x40021000

08001c7c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8001c8c:	4b14      	ldr	r3, [pc, #80]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001c8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ce4 <MX_TIM6_Init+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c98:	4b11      	ldr	r3, [pc, #68]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001c9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001ca0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cac:	480c      	ldr	r0, [pc, #48]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001cae:	f004 fbaa 	bl	8006406 <HAL_TIM_Base_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001cb8:	f7ff fdee 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cc4:	1d3b      	adds	r3, r7, #4
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <MX_TIM6_Init+0x64>)
 8001cca:	f004 fc8d 	bl	80065e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001cd4:	f7ff fde0 	bl	8001898 <Error_Handler>
  }

}
 8001cd8:	bf00      	nop
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	200004e4 	.word	0x200004e4
 8001ce4:	40001000 	.word	0x40001000

08001ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <HAL_TIM_Base_MspInit+0x38>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d10b      	bne.n	8001d12 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001d24 <HAL_TIM_Base_MspInit+0x3c>)
 8001cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfe:	4a09      	ldr	r2, [pc, #36]	@ (8001d24 <HAL_TIM_Base_MspInit+0x3c>)
 8001d00:	f043 0310 	orr.w	r3, r3, #16
 8001d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d06:	4b07      	ldr	r3, [pc, #28]	@ (8001d24 <HAL_TIM_Base_MspInit+0x3c>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001d12:	bf00      	nop
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40001000 	.word	0x40001000
 8001d24:	40021000 	.word	0x40021000

08001d28 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001d2c:	4b14      	ldr	r3, [pc, #80]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d2e:	4a15      	ldr	r2, [pc, #84]	@ (8001d84 <MX_USART2_UART_Init+0x5c>)
 8001d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d32:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d46:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d4e:	220c      	movs	r2, #12
 8001d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d52:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d58:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d5e:	4b08      	ldr	r3, [pc, #32]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d64:	4b06      	ldr	r3, [pc, #24]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d6a:	4805      	ldr	r0, [pc, #20]	@ (8001d80 <MX_USART2_UART_Init+0x58>)
 8001d6c:	f004 fcc4 	bl	80066f8 <HAL_UART_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d76:	f7ff fd8f 	bl	8001898 <Error_Handler>
  }

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000530 	.word	0x20000530
 8001d84:	40004400 	.word	0x40004400

08001d88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08a      	sub	sp, #40	@ 0x28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e14 <HAL_UART_MspInit+0x8c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d12f      	bne.n	8001e0a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dae:	4a1a      	ldr	r2, [pc, #104]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db6:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc2:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dce:	4b12      	ldr	r3, [pc, #72]	@ (8001e18 <HAL_UART_MspInit+0x90>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dda:	2360      	movs	r3, #96	@ 0x60
 8001ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de2:	2301      	movs	r3, #1
 8001de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de6:	2303      	movs	r3, #3
 8001de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dea:	2307      	movs	r3, #7
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <HAL_UART_MspInit+0x94>)
 8001df6:	f001 fa55 	bl	80032a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	2026      	movs	r0, #38	@ 0x26
 8001e00:	f001 f9d9 	bl	80031b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e04:	2026      	movs	r0, #38	@ 0x26
 8001e06:	f001 f9f2 	bl	80031ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e0a:	bf00      	nop
 8001e0c:	3728      	adds	r7, #40	@ 0x28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40004400 	.word	0x40004400
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000c00 	.word	0x48000c00

08001e20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e58 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e24:	f7ff fef4 	bl	8001c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e28:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e2a:	e003      	b.n	8001e34 <LoopCopyDataInit>

08001e2c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e2e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e30:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e32:	3104      	adds	r1, #4

08001e34 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e34:	480a      	ldr	r0, [pc, #40]	@ (8001e60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e36:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e38:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e3a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e3c:	d3f6      	bcc.n	8001e2c <CopyDataInit>
	ldr	r2, =_sbss
 8001e3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e40:	e002      	b.n	8001e48 <LoopFillZerobss>

08001e42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e42:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e44:	f842 3b04 	str.w	r3, [r2], #4

08001e48 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e48:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <LoopForever+0x16>)
	cmp	r2, r3
 8001e4a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e4c:	d3f9      	bcc.n	8001e42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e4e:	f00a f8c3 	bl	800bfd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e52:	f7ff fb8f 	bl	8001574 <main>

08001e56 <LoopForever>:

LoopForever:
    b LoopForever
 8001e56:	e7fe      	b.n	8001e56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e58:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001e5c:	0800f9b4 	.word	0x0800f9b4
	ldr	r0, =_sdata
 8001e60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001e64:	200003f4 	.word	0x200003f4
	ldr	r2, =_sbss
 8001e68:	200003f4 	.word	0x200003f4
	ldr	r3, = _ebss
 8001e6c:	2000204c 	.word	0x2000204c

08001e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e70:	e7fe      	b.n	8001e70 <ADC1_2_IRQHandler>

08001e72 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b084      	sub	sp, #16
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001e80:	f000 fe1a 	bl	8002ab8 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001e84:	88fb      	ldrh	r3, [r7, #6]
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001e8a:	f107 030f 	add.w	r3, r7, #15
 8001e8e:	2201      	movs	r2, #1
 8001e90:	2120      	movs	r1, #32
 8001e92:	4618      	mov	r0, r3
 8001e94:	f000 feb0 	bl	8002bf8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8001ea2:	f107 030f 	add.w	r3, r7, #15
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	2123      	movs	r1, #35	@ 0x23
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f000 fea4 	bl	8002bf8 <GYRO_IO_Write>
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8001ecc:	f000 fdf4 	bl	8002ab8 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8001ed0:	1dfb      	adds	r3, r7, #7
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	210f      	movs	r1, #15
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 feca 	bl	8002c70 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 8001edc:	79fb      	ldrb	r3, [r7, #7]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b082      	sub	sp, #8
 8001eea:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001eec:	1dfb      	adds	r3, r7, #7
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2124      	movs	r1, #36	@ 0x24
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 febc 	bl	8002c70 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8001f02:	1dfb      	adds	r3, r7, #7
 8001f04:	2201      	movs	r2, #1
 8001f06:	2124      	movs	r1, #36	@ 0x24
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f000 fe75 	bl	8002bf8 <GYRO_IO_Write>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8001f16:	b580      	push	{r7, lr}
 8001f18:	b084      	sub	sp, #16
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001f20:	2300      	movs	r3, #0
 8001f22:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8001f2a:	f107 030f 	add.w	r3, r7, #15
 8001f2e:	2201      	movs	r2, #1
 8001f30:	2120      	movs	r1, #32
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fe60 	bl	8002bf8 <GYRO_IO_Write>
}
 8001f38:	bf00      	nop
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	73fb      	strb	r3, [r7, #15]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001f52:	f107 030f 	add.w	r3, r7, #15
 8001f56:	2201      	movs	r2, #1
 8001f58:	2130      	movs	r1, #48	@ 0x30
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f000 fe88 	bl	8002c70 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001f60:	f107 030e 	add.w	r3, r7, #14
 8001f64:	2201      	movs	r2, #1
 8001f66:	2122      	movs	r1, #34	@ 0x22
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 fe81 	bl	8002c70 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8001f78:	88fb      	ldrh	r3, [r7, #6]
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	121b      	asrs	r3, r3, #8
 8001f7e:	b25a      	sxtb	r2, r3
 8001f80:	7bfb      	ldrb	r3, [r7, #15]
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	4313      	orrs	r3, r2
 8001f86:	b25b      	sxtb	r3, r3
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 8001f8c:	7bbb      	ldrb	r3, [r7, #14]
 8001f8e:	f023 0320 	bic.w	r3, r3, #32
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8001f96:	88fb      	ldrh	r3, [r7, #6]
 8001f98:	b2da      	uxtb	r2, r3
 8001f9a:	7bbb      	ldrb	r3, [r7, #14]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8001fa2:	f107 030f 	add.w	r3, r7, #15
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	2130      	movs	r1, #48	@ 0x30
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fe24 	bl	8002bf8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8001fb0:	f107 030e 	add.w	r3, r7, #14
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	2122      	movs	r1, #34	@ 0x22
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f000 fe1d 	bl	8002bf8 <GYRO_IO_Write>
}
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b084      	sub	sp, #16
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	4603      	mov	r3, r0
 8001fce:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8001fd0:	f107 030f 	add.w	r3, r7, #15
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	2122      	movs	r1, #34	@ 0x22
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 fe49 	bl	8002c70 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d10a      	bne.n	8001ffa <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
 8001ff0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	e00c      	b.n	8002014 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d109      	bne.n	8002014 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	f023 0308 	bic.w	r3, r3, #8
 8002006:	b2db      	uxtb	r3, r3
 8002008:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	f043 0308 	orr.w	r3, r3, #8
 8002010:	b2db      	uxtb	r3, r3
 8002012:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8002014:	f107 030f 	add.w	r3, r7, #15
 8002018:	2201      	movs	r2, #1
 800201a:	2122      	movs	r1, #34	@ 0x22
 800201c:	4618      	mov	r0, r3
 800201e:	f000 fdeb 	bl	8002bf8 <GYRO_IO_Write>
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 800202a:	b580      	push	{r7, lr}
 800202c:	b084      	sub	sp, #16
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8002034:	f107 030f 	add.w	r3, r7, #15
 8002038:	2201      	movs	r2, #1
 800203a:	2122      	movs	r1, #34	@ 0x22
 800203c:	4618      	mov	r0, r3
 800203e:	f000 fe17 	bl	8002c70 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d107      	bne.n	8002058 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800204e:	b2db      	uxtb	r3, r3
 8002050:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8002052:	7bfb      	ldrb	r3, [r7, #15]
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e009      	b.n	800206c <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8002058:	79fb      	ldrb	r3, [r7, #7]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d106      	bne.n	800206c <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	f023 0308 	bic.w	r3, r3, #8
 8002064:	b2db      	uxtb	r3, r3
 8002066:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800206c:	f107 030f 	add.w	r3, r7, #15
 8002070:	2201      	movs	r2, #1
 8002072:	2122      	movs	r1, #34	@ 0x22
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fdbf 	bl	8002bf8 <GYRO_IO_Write>
}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	4603      	mov	r3, r0
 800208a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800208c:	f107 030f 	add.w	r3, r7, #15
 8002090:	2201      	movs	r2, #1
 8002092:	2121      	movs	r1, #33	@ 0x21
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fdeb 	bl	8002c70 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
 800209c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80020a4:	7bfa      	ldrb	r2, [r7, #15]
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80020ae:	f107 030f 	add.w	r3, r7, #15
 80020b2:	2201      	movs	r2, #1
 80020b4:	2121      	movs	r1, #33	@ 0x21
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 fd9e 	bl	8002bf8 <GYRO_IO_Write>
}
 80020bc:	bf00      	nop
 80020be:	3710      	adds	r7, #16
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80020ce:	f107 030f 	add.w	r3, r7, #15
 80020d2:	2201      	movs	r2, #1
 80020d4:	2124      	movs	r1, #36	@ 0x24
 80020d6:	4618      	mov	r0, r3
 80020d8:	f000 fdca 	bl	8002c70 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	f023 0310 	bic.w	r3, r3, #16
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80020e6:	7bfa      	ldrb	r2, [r7, #15]
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80020f0:	f107 030f 	add.w	r3, r7, #15
 80020f4:	2201      	movs	r2, #1
 80020f6:	2124      	movs	r1, #36	@ 0x24
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fd7d 	bl	8002bf8 <GYRO_IO_Write>
}
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	@ 0x28
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8002110:	f107 0318 	add.w	r3, r7, #24
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	809a      	strh	r2, [r3, #4]
  int16_t RawData[3] = {0};
 800211a:	f107 0310 	add.w	r3, r7, #16
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8002128:	f04f 0300 	mov.w	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
  int i =0;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8002132:	f107 030f 	add.w	r3, r7, #15
 8002136:	2201      	movs	r2, #1
 8002138:	2123      	movs	r1, #35	@ 0x23
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fd98 	bl	8002c70 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8002140:	f107 0318 	add.w	r3, r7, #24
 8002144:	2206      	movs	r2, #6
 8002146:	2128      	movs	r1, #40	@ 0x28
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fd91 	bl	8002c70 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 800214e:	7bfb      	ldrb	r3, [r7, #15]
 8002150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002154:	2b00      	cmp	r3, #0
 8002156:	d121      	bne.n	800219c <L3GD20_ReadXYZAngRate+0x94>
  {
    for(i=0; i<3; i++)
 8002158:	2300      	movs	r3, #0
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	e01a      	b.n	8002194 <L3GD20_ReadXYZAngRate+0x8c>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 800215e:	6a3b      	ldr	r3, [r7, #32]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	3301      	adds	r3, #1
 8002164:	3328      	adds	r3, #40	@ 0x28
 8002166:	443b      	add	r3, r7
 8002168:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800216c:	021b      	lsls	r3, r3, #8
 800216e:	b29b      	uxth	r3, r3
 8002170:	6a3a      	ldr	r2, [r7, #32]
 8002172:	0052      	lsls	r2, r2, #1
 8002174:	3228      	adds	r2, #40	@ 0x28
 8002176:	443a      	add	r2, r7
 8002178:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800217c:	4413      	add	r3, r2
 800217e:	b29b      	uxth	r3, r3
 8002180:	b21a      	sxth	r2, r3
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	3328      	adds	r3, #40	@ 0x28
 8002188:	443b      	add	r3, r7
 800218a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	3301      	adds	r3, #1
 8002192:	623b      	str	r3, [r7, #32]
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	2b02      	cmp	r3, #2
 8002198:	dde1      	ble.n	800215e <L3GD20_ReadXYZAngRate+0x56>
 800219a:	e020      	b.n	80021de <L3GD20_ReadXYZAngRate+0xd6>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 800219c:	2300      	movs	r3, #0
 800219e:	623b      	str	r3, [r7, #32]
 80021a0:	e01a      	b.n	80021d8 <L3GD20_ReadXYZAngRate+0xd0>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	3328      	adds	r3, #40	@ 0x28
 80021a8:	443b      	add	r3, r7
 80021aa:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80021ae:	021b      	lsls	r3, r3, #8
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	6a3a      	ldr	r2, [r7, #32]
 80021b4:	0052      	lsls	r2, r2, #1
 80021b6:	3201      	adds	r2, #1
 80021b8:	3228      	adds	r2, #40	@ 0x28
 80021ba:	443a      	add	r2, r7
 80021bc:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80021c0:	4413      	add	r3, r2
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	b21a      	sxth	r2, r3
 80021c6:	6a3b      	ldr	r3, [r7, #32]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	3328      	adds	r3, #40	@ 0x28
 80021cc:	443b      	add	r3, r7
 80021ce:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80021d2:	6a3b      	ldr	r3, [r7, #32]
 80021d4:	3301      	adds	r3, #1
 80021d6:	623b      	str	r3, [r7, #32]
 80021d8:	6a3b      	ldr	r3, [r7, #32]
 80021da:	2b02      	cmp	r3, #2
 80021dc:	dde1      	ble.n	80021a2 <L3GD20_ReadXYZAngRate+0x9a>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d00c      	beq.n	8002202 <L3GD20_ReadXYZAngRate+0xfa>
 80021e8:	2b20      	cmp	r3, #32
 80021ea:	dc0d      	bgt.n	8002208 <L3GD20_ReadXYZAngRate+0x100>
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <L3GD20_ReadXYZAngRate+0xee>
 80021f0:	2b10      	cmp	r3, #16
 80021f2:	d003      	beq.n	80021fc <L3GD20_ReadXYZAngRate+0xf4>
 80021f4:	e008      	b.n	8002208 <L3GD20_ReadXYZAngRate+0x100>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 80021f6:	4b15      	ldr	r3, [pc, #84]	@ (800224c <L3GD20_ReadXYZAngRate+0x144>)
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 80021fa:	e005      	b.n	8002208 <L3GD20_ReadXYZAngRate+0x100>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 80021fc:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <L3GD20_ReadXYZAngRate+0x148>)
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8002200:	e002      	b.n	8002208 <L3GD20_ReadXYZAngRate+0x100>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8002202:	4b14      	ldr	r3, [pc, #80]	@ (8002254 <L3GD20_ReadXYZAngRate+0x14c>)
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
    break;
 8002206:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
 800220c:	e016      	b.n	800223c <L3GD20_ReadXYZAngRate+0x134>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 800220e:	6a3b      	ldr	r3, [r7, #32]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	3328      	adds	r3, #40	@ 0x28
 8002214:	443b      	add	r3, r7
 8002216:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800221a:	ee07 3a90 	vmov	s15, r3
 800221e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002222:	6a3b      	ldr	r3, [r7, #32]
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	4413      	add	r3, r2
 800222a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800222e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002232:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	3301      	adds	r3, #1
 800223a:	623b      	str	r3, [r7, #32]
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	2b02      	cmp	r3, #2
 8002240:	dde5      	ble.n	800220e <L3GD20_ReadXYZAngRate+0x106>
  }
}
 8002242:	bf00      	nop
 8002244:	bf00      	nop
 8002246:	3728      	adds	r7, #40	@ 0x28
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	410c0000 	.word	0x410c0000
 8002250:	418c0000 	.word	0x418c0000
 8002254:	428c0000 	.word	0x428c0000

08002258 <LSM303C_AccInit>:
  * @brief  Set LSM303C Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  * @retval None
  */
void LSM303C_AccInit(uint16_t InitStruct)
{  
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002262:	2300      	movs	r3, #0
 8002264:	73fb      	strb	r3, [r7, #15]
  
  /*  Low level init */
  ACCELERO_IO_Init();
 8002266:	f000 fae3 	bl	8002830 <ACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	73fb      	strb	r3, [r7, #15]
  ACCELERO_IO_Write(LSM303C_CTRL_REG1_A, ctrl);
 800226e:	7bfb      	ldrb	r3, [r7, #15]
 8002270:	4619      	mov	r1, r3
 8002272:	2020      	movs	r0, #32
 8002274:	f000 fb08 	bl	8002888 <ACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002278:	88fb      	ldrh	r3, [r7, #6]
 800227a:	0a1b      	lsrs	r3, r3, #8
 800227c:	b29b      	uxth	r3, r3
 800227e:	73fb      	strb	r3, [r7, #15]
  ACCELERO_IO_Write(LSM303C_CTRL_REG4_A, ctrl);
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	4619      	mov	r1, r3
 8002284:	2023      	movs	r0, #35	@ 0x23
 8002286:	f000 faff 	bl	8002888 <ACCELERO_IO_Write>
}
 800228a:	bf00      	nop
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <LSM303C_AccDeInit>:
  * @brief  LSM303C Accelerometer De-initialization.
  * @param  None
  * @retval None
  */
void LSM303C_AccDeInit(void)
{  
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0
}
 8002296:	bf00      	nop
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <LSM303C_AccReadID>:
  * @brief  Read LSM303C ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303C_AccReadID(void)
{  
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80022a6:	2300      	movs	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
  
  /* Low level init */
  ACCELERO_IO_Init();
 80022aa:	f000 fac1 	bl	8002830 <ACCELERO_IO_Init>
  
  /* Enabled SPI/I2C read communication */
  ACCELERO_IO_Write(LSM303C_CTRL_REG4_A, 0x5);
 80022ae:	2105      	movs	r1, #5
 80022b0:	2023      	movs	r0, #35	@ 0x23
 80022b2:	f000 fae9 	bl	8002888 <ACCELERO_IO_Write>
  
  /* Read value at Who am I register address */
  ctrl = ACCELERO_IO_Read(LSM303C_WHO_AM_I_ADDR);
 80022b6:	200f      	movs	r0, #15
 80022b8:	f000 fb18 	bl	80028ec <ACCELERO_IO_Read>
 80022bc:	4603      	mov	r3, r0
 80022be:	71fb      	strb	r3, [r7, #7]
  
  return ctrl;
 80022c0:	79fb      	ldrb	r3, [r7, #7]
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <LSM303C_AccLowPower>:
  * @param  Mode equal to LSM303C_ACC_ODR_OFF means enable Low Power Mode, otherwise Output data rate is set.
  *         This parameter can be a value of @ref Acc_OutPut_DataRate_Selection
  * @retval None 
  */
void LSM303C_AccLowPower(uint16_t Mode)
{  
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b084      	sub	sp, #16
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	4603      	mov	r3, r0
 80022d2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80022d4:	2300      	movs	r3, #0
 80022d6:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = ACCELERO_IO_Read(LSM303C_CTRL_REG1_A);
 80022d8:	2020      	movs	r0, #32
 80022da:	f000 fb07 	bl	80028ec <ACCELERO_IO_Read>
 80022de:	4603      	mov	r3, r0
 80022e0:	73fb      	strb	r3, [r7, #15]

  /* Clear ODR bits */
  ctrl &= ~(LSM303C_ACC_ODR_BITPOSITION);
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022e8:	73fb      	strb	r3, [r7, #15]

  /* Set Power down */
  ctrl |= (uint8_t)Mode;
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	73fb      	strb	r3, [r7, #15]
  
  /* write back control register */
  ACCELERO_IO_Write(LSM303C_CTRL_REG1_A, ctrl);
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	4619      	mov	r1, r3
 80022f8:	2020      	movs	r0, #32
 80022fa:	f000 fac5 	bl	8002888 <ACCELERO_IO_Write>
}
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <LSM303C_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303C_AccFilterConfig(uint8_t FilterStruct) 
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	71fb      	strb	r3, [r7, #7]
  
//  /* Read CTRL_REG2 register */
//  tmpreg = ACCELERO_IO_Read(LSM303C_CTRL_REG2_A);
//  
//  tmpreg &= 0x0C;
  tmpreg = FilterStruct;
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(LSM303C_CTRL_REG2_A, tmpreg);
 8002314:	7bfb      	ldrb	r3, [r7, #15]
 8002316:	4619      	mov	r1, r3
 8002318:	2021      	movs	r0, #33	@ 0x21
 800231a:	f000 fab5 	bl	8002888 <ACCELERO_IO_Write>
}
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <LSM303C_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303C_AccReadXYZ(int16_t* pData)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b088      	sub	sp, #32
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
 800232e:	2300      	movs	r3, #0
 8002330:	82bb      	strh	r3, [r7, #20]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	77fb      	strb	r3, [r7, #31]
  uint8_t sensitivity = LSM303C_ACC_SENSITIVITY_2G;
 8002336:	2301      	movs	r3, #1
 8002338:	77bb      	strb	r3, [r7, #30]
  
  /* Read the acceleration control register content */
  ctrlx[0] = ACCELERO_IO_Read(LSM303C_CTRL_REG4_A);
 800233a:	2023      	movs	r0, #35	@ 0x23
 800233c:	f000 fad6 	bl	80028ec <ACCELERO_IO_Read>
 8002340:	4603      	mov	r3, r0
 8002342:	753b      	strb	r3, [r7, #20]
  ctrlx[1] = ACCELERO_IO_Read(LSM303C_CTRL_REG5_A);
 8002344:	2024      	movs	r0, #36	@ 0x24
 8002346:	f000 fad1 	bl	80028ec <ACCELERO_IO_Read>
 800234a:	4603      	mov	r3, r0
 800234c:	757b      	strb	r3, [r7, #21]
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = ACCELERO_IO_Read(LSM303C_OUT_X_L_A); 
 800234e:	2028      	movs	r0, #40	@ 0x28
 8002350:	f000 facc 	bl	80028ec <ACCELERO_IO_Read>
 8002354:	4603      	mov	r3, r0
 8002356:	733b      	strb	r3, [r7, #12]
  buffer[1] = ACCELERO_IO_Read(LSM303C_OUT_X_H_A);
 8002358:	2029      	movs	r0, #41	@ 0x29
 800235a:	f000 fac7 	bl	80028ec <ACCELERO_IO_Read>
 800235e:	4603      	mov	r3, r0
 8002360:	737b      	strb	r3, [r7, #13]
  buffer[2] = ACCELERO_IO_Read(LSM303C_OUT_Y_L_A);
 8002362:	202a      	movs	r0, #42	@ 0x2a
 8002364:	f000 fac2 	bl	80028ec <ACCELERO_IO_Read>
 8002368:	4603      	mov	r3, r0
 800236a:	73bb      	strb	r3, [r7, #14]
  buffer[3] = ACCELERO_IO_Read(LSM303C_OUT_Y_H_A);
 800236c:	202b      	movs	r0, #43	@ 0x2b
 800236e:	f000 fabd 	bl	80028ec <ACCELERO_IO_Read>
 8002372:	4603      	mov	r3, r0
 8002374:	73fb      	strb	r3, [r7, #15]
  buffer[4] = ACCELERO_IO_Read(LSM303C_OUT_Z_L_A);
 8002376:	202c      	movs	r0, #44	@ 0x2c
 8002378:	f000 fab8 	bl	80028ec <ACCELERO_IO_Read>
 800237c:	4603      	mov	r3, r0
 800237e:	743b      	strb	r3, [r7, #16]
  buffer[5] = ACCELERO_IO_Read(LSM303C_OUT_Z_H_A);
 8002380:	202d      	movs	r0, #45	@ 0x2d
 8002382:	f000 fab3 	bl	80028ec <ACCELERO_IO_Read>
 8002386:	4603      	mov	r3, r0
 8002388:	747b      	strb	r3, [r7, #17]
  
  for(i=0; i<3; i++)
 800238a:	2300      	movs	r3, #0
 800238c:	77fb      	strb	r3, [r7, #31]
 800238e:	e01a      	b.n	80023c6 <LSM303C_AccReadXYZ+0xa0>
  {
    pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8002390:	7ffb      	ldrb	r3, [r7, #31]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	3301      	adds	r3, #1
 8002396:	3320      	adds	r3, #32
 8002398:	443b      	add	r3, r7
 800239a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800239e:	021b      	lsls	r3, r3, #8
 80023a0:	b29b      	uxth	r3, r3
 80023a2:	7ffa      	ldrb	r2, [r7, #31]
 80023a4:	0052      	lsls	r2, r2, #1
 80023a6:	3220      	adds	r2, #32
 80023a8:	443a      	add	r2, r7
 80023aa:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80023ae:	4413      	add	r3, r2
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	7ffb      	ldrb	r3, [r7, #31]
 80023b4:	b212      	sxth	r2, r2
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	3320      	adds	r3, #32
 80023ba:	443b      	add	r3, r7
 80023bc:	f823 2c08 	strh.w	r2, [r3, #-8]
  for(i=0; i<3; i++)
 80023c0:	7ffb      	ldrb	r3, [r7, #31]
 80023c2:	3301      	adds	r3, #1
 80023c4:	77fb      	strb	r3, [r7, #31]
 80023c6:	7ffb      	ldrb	r3, [r7, #31]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d9e1      	bls.n	8002390 <LSM303C_AccReadXYZ+0x6a>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303C_ACC_FULLSCALE_8G)
 80023cc:	7d3b      	ldrb	r3, [r7, #20]
 80023ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80023d2:	2b30      	cmp	r3, #48	@ 0x30
 80023d4:	d00c      	beq.n	80023f0 <LSM303C_AccReadXYZ+0xca>
 80023d6:	2b30      	cmp	r3, #48	@ 0x30
 80023d8:	dc0d      	bgt.n	80023f6 <LSM303C_AccReadXYZ+0xd0>
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d002      	beq.n	80023e4 <LSM303C_AccReadXYZ+0xbe>
 80023de:	2b20      	cmp	r3, #32
 80023e0:	d003      	beq.n	80023ea <LSM303C_AccReadXYZ+0xc4>
 80023e2:	e008      	b.n	80023f6 <LSM303C_AccReadXYZ+0xd0>
  {
  case LSM303C_ACC_FULLSCALE_2G:
    sensitivity = LSM303C_ACC_SENSITIVITY_2G;
 80023e4:	2301      	movs	r3, #1
 80023e6:	77bb      	strb	r3, [r7, #30]
    break;
 80023e8:	e005      	b.n	80023f6 <LSM303C_AccReadXYZ+0xd0>
  case LSM303C_ACC_FULLSCALE_4G:
    sensitivity = LSM303C_ACC_SENSITIVITY_4G;
 80023ea:	2302      	movs	r3, #2
 80023ec:	77bb      	strb	r3, [r7, #30]
    break;
 80023ee:	e002      	b.n	80023f6 <LSM303C_AccReadXYZ+0xd0>
  case LSM303C_ACC_FULLSCALE_8G:
    sensitivity = LSM303C_ACC_SENSITIVITY_8G;
 80023f0:	2304      	movs	r3, #4
 80023f2:	77bb      	strb	r3, [r7, #30]
    break;
 80023f4:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	77fb      	strb	r3, [r7, #31]
 80023fa:	e014      	b.n	8002426 <LSM303C_AccReadXYZ+0x100>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 80023fc:	7ffb      	ldrb	r3, [r7, #31]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	3320      	adds	r3, #32
 8002402:	443b      	add	r3, r7
 8002404:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8002408:	b29a      	uxth	r2, r3
 800240a:	7fbb      	ldrb	r3, [r7, #30]
 800240c:	b29b      	uxth	r3, r3
 800240e:	fb12 f303 	smulbb	r3, r2, r3
 8002412:	b299      	uxth	r1, r3
 8002414:	7ffb      	ldrb	r3, [r7, #31]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	4413      	add	r3, r2
 800241c:	b20a      	sxth	r2, r1
 800241e:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002420:	7ffb      	ldrb	r3, [r7, #31]
 8002422:	3301      	adds	r3, #1
 8002424:	77fb      	strb	r3, [r7, #31]
 8002426:	7ffb      	ldrb	r3, [r7, #31]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d9e7      	bls.n	80023fc <LSM303C_AccReadXYZ+0xd6>
  }
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	3720      	adds	r7, #32
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <LSM303C_MagInit>:
  * @param  LSM303C_InitStruct: pointer to a LSM303C_MagInitTypeDef structure 
  *         that contains the configuration setting for the LSM303C.
  * @retval None
  */
void LSM303C_MagInit(MAGNETO_InitTypeDef LSM303C_InitStruct)
{  
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	463b      	mov	r3, r7
 800243e:	e883 0003 	stmia.w	r3, {r0, r1}
  MAGNETO_IO_Write(LSM303C_CTRL_REG1_M, LSM303C_InitStruct.Register1);
 8002442:	783b      	ldrb	r3, [r7, #0]
 8002444:	4619      	mov	r1, r3
 8002446:	2020      	movs	r0, #32
 8002448:	f000 fac0 	bl	80029cc <MAGNETO_IO_Write>
  MAGNETO_IO_Write(LSM303C_CTRL_REG2_M, LSM303C_InitStruct.Register2);
 800244c:	787b      	ldrb	r3, [r7, #1]
 800244e:	4619      	mov	r1, r3
 8002450:	2021      	movs	r0, #33	@ 0x21
 8002452:	f000 fabb 	bl	80029cc <MAGNETO_IO_Write>
  MAGNETO_IO_Write(LSM303C_CTRL_REG3_M, LSM303C_InitStruct.Register3);
 8002456:	78bb      	ldrb	r3, [r7, #2]
 8002458:	4619      	mov	r1, r3
 800245a:	2022      	movs	r0, #34	@ 0x22
 800245c:	f000 fab6 	bl	80029cc <MAGNETO_IO_Write>
  MAGNETO_IO_Write(LSM303C_CTRL_REG4_M, LSM303C_InitStruct.Register4);
 8002460:	78fb      	ldrb	r3, [r7, #3]
 8002462:	4619      	mov	r1, r3
 8002464:	2023      	movs	r0, #35	@ 0x23
 8002466:	f000 fab1 	bl	80029cc <MAGNETO_IO_Write>
  MAGNETO_IO_Write(LSM303C_CTRL_REG5_M, LSM303C_InitStruct.Register5);
 800246a:	793b      	ldrb	r3, [r7, #4]
 800246c:	4619      	mov	r1, r3
 800246e:	2024      	movs	r0, #36	@ 0x24
 8002470:	f000 faac 	bl	80029cc <MAGNETO_IO_Write>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <LSM303C_MagDeInit>:
  * @brief  LSM303C Magnetometer De-initialization.
  * @param  None
  * @retval None
  */
void LSM303C_MagDeInit(void)
{  
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <LSM303C_MagReadID>:
  * @brief  Read LSM303C ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303C_MagReadID(void)
{  
 800248a:	b580      	push	{r7, lr}
 800248c:	af00      	add	r7, sp, #0
  /* Low level init */
  MAGNETO_IO_Init();
 800248e:	f000 fa71 	bl	8002974 <MAGNETO_IO_Init>
  
  /* Enabled the SPI/I2C read operation */
  MAGNETO_IO_Write(LSM303C_CTRL_REG3_M, 0x84);
 8002492:	2184      	movs	r1, #132	@ 0x84
 8002494:	2022      	movs	r0, #34	@ 0x22
 8002496:	f000 fa99 	bl	80029cc <MAGNETO_IO_Write>
  
  /* Read value at Who am I register address */
  return MAGNETO_IO_Read(LSM303C_WHO_AM_I_ADDR);
 800249a:	200f      	movs	r0, #15
 800249c:	f000 fac8 	bl	8002a30 <MAGNETO_IO_Read>
 80024a0:	4603      	mov	r3, r0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <LSM303C_MagLowPower>:
  * @param  Mode equal to LSM303C_MAG_POWERDOWN2_MODE means enable deepest Low Power Mode, otherwise other mode is set.
  *         This parameter can be a value of @ref Mag_Operation_Mode
  * @retval None 
  */
void LSM303C_MagLowPower(uint16_t Mode)
{  
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b084      	sub	sp, #16
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80024b0:	2300      	movs	r3, #0
 80024b2:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = MAGNETO_IO_Read(LSM303C_CTRL_REG3_M);
 80024b4:	2022      	movs	r0, #34	@ 0x22
 80024b6:	f000 fabb 	bl	8002a30 <MAGNETO_IO_Read>
 80024ba:	4603      	mov	r3, r0
 80024bc:	73fb      	strb	r3, [r7, #15]

  /* Clear ODR bits */
  ctrl &= ~(LSM303C_MAG_SELECTION_MODE);
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	f023 0303 	bic.w	r3, r3, #3
 80024c4:	73fb      	strb	r3, [r7, #15]

  /* Set mode */
  ctrl |= (uint8_t)Mode;
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	73fb      	strb	r3, [r7, #15]
  
  /* write back control register */
  MAGNETO_IO_Write(LSM303C_CTRL_REG3_M, ctrl);
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	4619      	mov	r1, r3
 80024d4:	2022      	movs	r0, #34	@ 0x22
 80024d6:	f000 fa79 	bl	80029cc <MAGNETO_IO_Write>
}
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <LSM303C_MagReadXYZ>:
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303C_MagReadXYZ(int16_t* pData)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  uint8_t ctrlx;
  uint8_t buffer[6];
  uint8_t i=0;
 80024ea:	2300      	movs	r3, #0
 80024ec:	73fb      	strb	r3, [r7, #15]
  
  /* Read the magnetometer control register content */
  ctrlx = MAGNETO_IO_Read(LSM303C_CTRL_REG4_M);
 80024ee:	2023      	movs	r0, #35	@ 0x23
 80024f0:	f000 fa9e 	bl	8002a30 <MAGNETO_IO_Read>
 80024f4:	4603      	mov	r3, r0
 80024f6:	73bb      	strb	r3, [r7, #14]

  /* Read output register X, Y & Z magnetometer */
  buffer[0] = MAGNETO_IO_Read(LSM303C_OUT_X_L_M); 
 80024f8:	2028      	movs	r0, #40	@ 0x28
 80024fa:	f000 fa99 	bl	8002a30 <MAGNETO_IO_Read>
 80024fe:	4603      	mov	r3, r0
 8002500:	723b      	strb	r3, [r7, #8]
  buffer[1] = MAGNETO_IO_Read(LSM303C_OUT_X_H_M);
 8002502:	2029      	movs	r0, #41	@ 0x29
 8002504:	f000 fa94 	bl	8002a30 <MAGNETO_IO_Read>
 8002508:	4603      	mov	r3, r0
 800250a:	727b      	strb	r3, [r7, #9]
  buffer[2] = MAGNETO_IO_Read(LSM303C_OUT_Y_L_M);
 800250c:	202a      	movs	r0, #42	@ 0x2a
 800250e:	f000 fa8f 	bl	8002a30 <MAGNETO_IO_Read>
 8002512:	4603      	mov	r3, r0
 8002514:	72bb      	strb	r3, [r7, #10]
  buffer[3] = MAGNETO_IO_Read(LSM303C_OUT_Y_H_M);
 8002516:	202b      	movs	r0, #43	@ 0x2b
 8002518:	f000 fa8a 	bl	8002a30 <MAGNETO_IO_Read>
 800251c:	4603      	mov	r3, r0
 800251e:	72fb      	strb	r3, [r7, #11]
  buffer[4] = MAGNETO_IO_Read(LSM303C_OUT_Z_L_M);
 8002520:	202c      	movs	r0, #44	@ 0x2c
 8002522:	f000 fa85 	bl	8002a30 <MAGNETO_IO_Read>
 8002526:	4603      	mov	r3, r0
 8002528:	733b      	strb	r3, [r7, #12]
  buffer[5] = MAGNETO_IO_Read(LSM303C_OUT_Z_H_M);
 800252a:	202d      	movs	r0, #45	@ 0x2d
 800252c:	f000 fa80 	bl	8002a30 <MAGNETO_IO_Read>
 8002530:	4603      	mov	r3, r0
 8002532:	737b      	strb	r3, [r7, #13]
  
  /* Check in the control register4 the data alignment*/
  if((ctrlx & LSM303C_MAG_BLE_MSB)) 
 8002534:	7bbb      	ldrb	r3, [r7, #14]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d020      	beq.n	8002580 <LSM303C_MagReadXYZ+0x9e>
  {
    for(i=0; i<3; i++)
 800253e:	2300      	movs	r3, #0
 8002540:	73fb      	strb	r3, [r7, #15]
 8002542:	e019      	b.n	8002578 <LSM303C_MagReadXYZ+0x96>
    {
      pData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8002544:	7bfb      	ldrb	r3, [r7, #15]
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	3310      	adds	r3, #16
 800254a:	443b      	add	r3, r7
 800254c:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002550:	021b      	lsls	r3, r3, #8
 8002552:	b29b      	uxth	r3, r3
 8002554:	7bfa      	ldrb	r2, [r7, #15]
 8002556:	0052      	lsls	r2, r2, #1
 8002558:	3201      	adds	r2, #1
 800255a:	3210      	adds	r2, #16
 800255c:	443a      	add	r2, r7
 800255e:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8002562:	4413      	add	r3, r2
 8002564:	b299      	uxth	r1, r3
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	b20a      	sxth	r2, r1
 8002570:	801a      	strh	r2, [r3, #0]
    for(i=0; i<3; i++)
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	3301      	adds	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d9e2      	bls.n	8002544 <LSM303C_MagReadXYZ+0x62>
    for(i=0; i<3; i++)
    {
      pData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
    }
  }
}
 800257e:	e01f      	b.n	80025c0 <LSM303C_MagReadXYZ+0xde>
    for(i=0; i<3; i++)
 8002580:	2300      	movs	r3, #0
 8002582:	73fb      	strb	r3, [r7, #15]
 8002584:	e019      	b.n	80025ba <LSM303C_MagReadXYZ+0xd8>
      pData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	3301      	adds	r3, #1
 800258c:	3310      	adds	r3, #16
 800258e:	443b      	add	r3, r7
 8002590:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	b29b      	uxth	r3, r3
 8002598:	7bfa      	ldrb	r2, [r7, #15]
 800259a:	0052      	lsls	r2, r2, #1
 800259c:	3210      	adds	r2, #16
 800259e:	443a      	add	r2, r7
 80025a0:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 80025a4:	4413      	add	r3, r2
 80025a6:	b299      	uxth	r1, r3
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	4413      	add	r3, r2
 80025b0:	b20a      	sxth	r2, r1
 80025b2:	801a      	strh	r2, [r3, #0]
    for(i=0; i<3; i++)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	3301      	adds	r3, #1
 80025b8:	73fb      	strb	r3, [r7, #15]
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d9e2      	bls.n	8002586 <LSM303C_MagReadXYZ+0xa4>
}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80025cc:	481a      	ldr	r0, [pc, #104]	@ (8002638 <SPIx_Init+0x70>)
 80025ce:	f003 fef7 	bl	80063c0 <HAL_SPI_GetState>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d12c      	bne.n	8002632 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80025d8:	4b17      	ldr	r3, [pc, #92]	@ (8002638 <SPIx_Init+0x70>)
 80025da:	4a18      	ldr	r2, [pc, #96]	@ (800263c <SPIx_Init+0x74>)
 80025dc:	601a      	str	r2, [r3, #0]
    /* SPI baudrate is set to 10 MHz (PCLK1/SPI_BaudRatePrescaler = 80/8 = 10 MHz)
      to verify these constraints:
      lsm303c SPI interface max baudrate is 10MHz for write/read
      PCLK1 max frequency is set to 80 MHz
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80025de:	4b16      	ldr	r3, [pc, #88]	@ (8002638 <SPIx_Init+0x70>)
 80025e0:	2210      	movs	r2, #16
 80025e2:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 80025e4:	4b14      	ldr	r3, [pc, #80]	@ (8002638 <SPIx_Init+0x70>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025ea:	4b13      	ldr	r3, [pc, #76]	@ (8002638 <SPIx_Init+0x70>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025f0:	4b11      	ldr	r3, [pc, #68]	@ (8002638 <SPIx_Init+0x70>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f6:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <SPIx_Init+0x70>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 80025fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <SPIx_Init+0x70>)
 80025fe:	2207      	movs	r2, #7
 8002600:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8002602:	4b0d      	ldr	r3, [pc, #52]	@ (8002638 <SPIx_Init+0x70>)
 8002604:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002608:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800260a:	4b0b      	ldr	r3, [pc, #44]	@ (8002638 <SPIx_Init+0x70>)
 800260c:	2200      	movs	r2, #0
 800260e:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8002610:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <SPIx_Init+0x70>)
 8002612:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002616:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8002618:	4b07      	ldr	r3, [pc, #28]	@ (8002638 <SPIx_Init+0x70>)
 800261a:	2200      	movs	r2, #0
 800261c:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <SPIx_Init+0x70>)
 8002620:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002624:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8002626:	4804      	ldr	r0, [pc, #16]	@ (8002638 <SPIx_Init+0x70>)
 8002628:	f000 f80a 	bl	8002640 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800262c:	4802      	ldr	r0, [pc, #8]	@ (8002638 <SPIx_Init+0x70>)
 800262e:	f003 fd19 	bl	8006064 <HAL_SPI_Init>
  }
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200005b0 	.word	0x200005b0
 800263c:	40003800 	.word	0x40003800

08002640 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08a      	sub	sp, #40	@ 0x28
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 8002648:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <SPIx_MspInit+0x60>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	4a14      	ldr	r2, [pc, #80]	@ (80026a0 <SPIx_MspInit+0x60>)
 800264e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002652:	6593      	str	r3, [r2, #88]	@ 0x58
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <SPIx_MspInit+0x60>)
 8002656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	693b      	ldr	r3, [r7, #16]

  /* enable SPIx gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002660:	4b0f      	ldr	r3, [pc, #60]	@ (80026a0 <SPIx_MspInit+0x60>)
 8002662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002664:	4a0e      	ldr	r2, [pc, #56]	@ (80026a0 <SPIx_MspInit+0x60>)
 8002666:	f043 0308 	orr.w	r3, r3, #8
 800266a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800266c:	4b0c      	ldr	r3, [pc, #48]	@ (80026a0 <SPIx_MspInit+0x60>)
 800266e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]

  /* configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002678:	231a      	movs	r3, #26
 800267a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800267c:	2302      	movs	r3, #2
 800267e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; // GPIO_PULLDOWN;
 8002680:	2300      	movs	r3, #0
 8002682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002684:	2302      	movs	r3, #2
 8002686:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002688:	2305      	movs	r3, #5
 800268a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 800268c:	f107 0314 	add.w	r3, r7, #20
 8002690:	4619      	mov	r1, r3
 8002692:	4804      	ldr	r0, [pc, #16]	@ (80026a4 <SPIx_MspInit+0x64>)
 8002694:	f000 fe06 	bl	80032a4 <HAL_GPIO_Init>
}
 8002698:	bf00      	nop
 800269a:	3728      	adds	r7, #40	@ 0x28
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40021000 	.word	0x40021000
 80026a4:	48000c00 	.word	0x48000c00

080026a8 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval none.
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte;

  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 80026b2:	4b20      	ldr	r3, [pc, #128]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026c0:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80026c2:	bf00      	nop
 80026c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d1f8      	bne.n	80026c4 <SPIx_WriteRead+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 80026d2:	4b18      	ldr	r3, [pc, #96]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	330c      	adds	r3, #12
 80026d8:	79fa      	ldrb	r2, [r7, #7]
 80026da:	701a      	strb	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80026dc:	bf00      	nop
 80026de:	4b15      	ldr	r3, [pc, #84]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 0301 	and.w	r3, r3, #1
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d1f8      	bne.n	80026de <SPIx_WriteRead+0x36>
  receivedbyte = *((__IO uint8_t *)&SpiHandle.Instance->DR);
 80026ec:	4b11      	ldr	r3, [pc, #68]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	330c      	adds	r3, #12
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	73fb      	strb	r3, [r7, #15]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 80026f6:	bf00      	nop
 80026f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002734 <SPIx_WriteRead+0x8c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f8      	bne.n	80026f8 <SPIx_WriteRead+0x50>
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8002706:	bf00      	nop
 8002708:	4b0a      	ldr	r3, [pc, #40]	@ (8002734 <SPIx_WriteRead+0x8c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002712:	2b80      	cmp	r3, #128	@ 0x80
 8002714:	d0f8      	beq.n	8002708 <SPIx_WriteRead+0x60>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 8002716:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <SPIx_WriteRead+0x8c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b05      	ldr	r3, [pc, #20]	@ (8002734 <SPIx_WriteRead+0x8c>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002724:	601a      	str	r2, [r3, #0]

  return receivedbyte;
 8002726:	7bfb      	ldrb	r3, [r7, #15]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	200005b0 	.word	0x200005b0

08002738 <SPIx_Write>:
  * @brief  Sends a Byte through the SPI interface.
  * @param  Byte : Byte to send.
  * @retval none.
  */
static void SPIx_Write(uint8_t Byte)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <SPIx_Write+0x60>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b13      	ldr	r3, [pc, #76]	@ (8002798 <SPIx_Write+0x60>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002750:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8002752:	bf00      	nop
 8002754:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <SPIx_Write+0x60>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b02      	cmp	r3, #2
 8002760:	d1f8      	bne.n	8002754 <SPIx_Write+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 8002762:	4b0d      	ldr	r3, [pc, #52]	@ (8002798 <SPIx_Write+0x60>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	330c      	adds	r3, #12
 8002768:	79fa      	ldrb	r2, [r7, #7]
 800276a:	701a      	strb	r2, [r3, #0]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800276c:	bf00      	nop
 800276e:	4b0a      	ldr	r3, [pc, #40]	@ (8002798 <SPIx_Write+0x60>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002778:	2b80      	cmp	r3, #128	@ 0x80
 800277a:	d0f8      	beq.n	800276e <SPIx_Write+0x36>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 800277c:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <SPIx_Write+0x60>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	4b05      	ldr	r3, [pc, #20]	@ (8002798 <SPIx_Write+0x60>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800278a:	601a      	str	r2, [r3, #0]
}
 800278c:	bf00      	nop
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr
 8002798:	200005b0 	.word	0x200005b0

0800279c <SPIx_Read>:
/**
  * @brief  Receives a Byte from the SPI bus.
  * @retval The received byte value
  */
static uint8_t SPIx_Read(void)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
  uint8_t receivedbyte;

  __HAL_SPI_ENABLE(&SpiHandle);
 80027a2:	4b22      	ldr	r3, [pc, #136]	@ (800282c <SPIx_Read+0x90>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4b20      	ldr	r3, [pc, #128]	@ (800282c <SPIx_Read+0x90>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027b0:	601a      	str	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027b2:	f3bf 8f4f 	dsb	sy
}
 80027b6:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027b8:	f3bf 8f4f 	dsb	sy
}
 80027bc:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027be:	f3bf 8f4f 	dsb	sy
}
 80027c2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027c4:	f3bf 8f4f 	dsb	sy
}
 80027c8:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027ca:	f3bf 8f4f 	dsb	sy
}
 80027ce:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027d0:	f3bf 8f4f 	dsb	sy
}
 80027d4:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027d6:	f3bf 8f4f 	dsb	sy
}
 80027da:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80027dc:	f3bf 8f4f 	dsb	sy
}
 80027e0:	bf00      	nop
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(&SpiHandle);
 80027e2:	4b12      	ldr	r3, [pc, #72]	@ (800282c <SPIx_Read+0x90>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	4b10      	ldr	r3, [pc, #64]	@ (800282c <SPIx_Read+0x90>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027f0:	601a      	str	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80027f2:	bf00      	nop
 80027f4:	4b0d      	ldr	r3, [pc, #52]	@ (800282c <SPIx_Read+0x90>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d1f8      	bne.n	80027f4 <SPIx_Read+0x58>
  /* read the received data */
  receivedbyte = *(__IO uint8_t *)&SpiHandle.Instance->DR;
 8002802:	4b0a      	ldr	r3, [pc, #40]	@ (800282c <SPIx_Read+0x90>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	330c      	adds	r3, #12
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	71fb      	strb	r3, [r7, #7]

  /* Wait for the BSY flag reset */
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 800280c:	bf00      	nop
 800280e:	4b07      	ldr	r3, [pc, #28]	@ (800282c <SPIx_Read+0x90>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002818:	2b80      	cmp	r3, #128	@ 0x80
 800281a:	d0f8      	beq.n	800280e <SPIx_Read+0x72>


  return receivedbyte;
 800281c:	79fb      	ldrb	r3, [r7, #7]
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	200005b0 	.word	0x200005b0

08002830 <ACCELERO_IO_Init>:
/**
  * @brief  Configures COMPASS/ACCELEROMETER io interface.
  * @retval None
  */
void ACCELERO_IO_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b086      	sub	sp, #24
 8002834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8002836:	4b12      	ldr	r3, [pc, #72]	@ (8002880 <ACCELERO_IO_Init+0x50>)
 8002838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800283a:	4a11      	ldr	r2, [pc, #68]	@ (8002880 <ACCELERO_IO_Init+0x50>)
 800283c:	f043 0310 	orr.w	r3, r3, #16
 8002840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002842:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <ACCELERO_IO_Init+0x50>)
 8002844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	603b      	str	r3, [r7, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 800284e:	2301      	movs	r3, #1
 8002850:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002852:	2301      	movs	r3, #1
 8002854:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800285a:	2303      	movs	r3, #3
 800285c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 800285e:	1d3b      	adds	r3, r7, #4
 8002860:	4619      	mov	r1, r3
 8002862:	4808      	ldr	r0, [pc, #32]	@ (8002884 <ACCELERO_IO_Init+0x54>)
 8002864:	f000 fd1e 	bl	80032a4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  ACCELERO_CS_HIGH();
 8002868:	2201      	movs	r2, #1
 800286a:	2101      	movs	r1, #1
 800286c:	4805      	ldr	r0, [pc, #20]	@ (8002884 <ACCELERO_IO_Init+0x54>)
 800286e:	f000 fec3 	bl	80035f8 <HAL_GPIO_WritePin>

  SPIx_Init();
 8002872:	f7ff fea9 	bl	80025c8 <SPIx_Init>
}
 8002876:	bf00      	nop
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000
 8002884:	48001000 	.word	0x48001000

08002888 <ACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void ACCELERO_IO_Write(uint8_t RegisterAddr, uint8_t Value)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	460a      	mov	r2, r1
 8002892:	71fb      	strb	r3, [r7, #7]
 8002894:	4613      	mov	r3, r2
 8002896:	71bb      	strb	r3, [r7, #6]
  ACCELERO_CS_LOW();
 8002898:	2200      	movs	r2, #0
 800289a:	2101      	movs	r1, #1
 800289c:	4811      	ldr	r0, [pc, #68]	@ (80028e4 <ACCELERO_IO_Write+0x5c>)
 800289e:	f000 feab 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 80028a2:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <ACCELERO_IO_Write+0x60>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4b0f      	ldr	r3, [pc, #60]	@ (80028e8 <ACCELERO_IO_Write+0x60>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <ACCELERO_IO_Write+0x60>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <ACCELERO_IO_Write+0x60>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 80028c0:	601a      	str	r2, [r3, #0]
  /* call SPI Read data bus function */
  SPIx_Write(RegisterAddr);
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff ff37 	bl	8002738 <SPIx_Write>
  SPIx_Write(Value);
 80028ca:	79bb      	ldrb	r3, [r7, #6]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ff33 	bl	8002738 <SPIx_Write>
  ACCELERO_CS_HIGH();
 80028d2:	2201      	movs	r2, #1
 80028d4:	2101      	movs	r1, #1
 80028d6:	4803      	ldr	r0, [pc, #12]	@ (80028e4 <ACCELERO_IO_Write+0x5c>)
 80028d8:	f000 fe8e 	bl	80035f8 <HAL_GPIO_WritePin>
}
 80028dc:	bf00      	nop
 80028de:	3708      	adds	r7, #8
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	48001000 	.word	0x48001000
 80028e8:	200005b0 	.word	0x200005b0

080028ec <ACCELERO_IO_Read>:
  * @brief  Reads a block of data from the COMPASS / ACCELEROMETER.
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */
uint8_t ACCELERO_IO_Read(uint8_t RegisterAddr)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
  RegisterAddr = RegisterAddr | ((uint8_t)0x80);
 80028f6:	79fb      	ldrb	r3, [r7, #7]
 80028f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028fc:	71fb      	strb	r3, [r7, #7]
  ACCELERO_CS_LOW();
 80028fe:	2200      	movs	r2, #0
 8002900:	2101      	movs	r1, #1
 8002902:	481a      	ldr	r0, [pc, #104]	@ (800296c <ACCELERO_IO_Read+0x80>)
 8002904:	f000 fe78 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8002908:	4b19      	ldr	r3, [pc, #100]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	4b14      	ldr	r3, [pc, #80]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8002926:	601a      	str	r2, [r3, #0]
  SPIx_Write(RegisterAddr);
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	4618      	mov	r0, r3
 800292c:	f7ff ff04 	bl	8002738 <SPIx_Write>
  __SPI_DIRECTION_1LINE_RX(&SpiHandle);
 8002930:	4b0f      	ldr	r3, [pc, #60]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <ACCELERO_IO_Read+0x84>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800294e:	601a      	str	r2, [r3, #0]
  uint8_t val = SPIx_Read();
 8002950:	f7ff ff24 	bl	800279c <SPIx_Read>
 8002954:	4603      	mov	r3, r0
 8002956:	73fb      	strb	r3, [r7, #15]
  ACCELERO_CS_HIGH();
 8002958:	2201      	movs	r2, #1
 800295a:	2101      	movs	r1, #1
 800295c:	4803      	ldr	r0, [pc, #12]	@ (800296c <ACCELERO_IO_Read+0x80>)
 800295e:	f000 fe4b 	bl	80035f8 <HAL_GPIO_WritePin>
  return val;
 8002962:	7bfb      	ldrb	r3, [r7, #15]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3710      	adds	r7, #16
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	48001000 	.word	0x48001000
 8002970:	200005b0 	.word	0x200005b0

08002974 <MAGNETO_IO_Init>:
/**
  * @brief  Configures COMPASS/MAGNETO SPI interface.
  * @retval None
  */
void MAGNETO_IO_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <MAGNETO_IO_Init+0x50>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	4a11      	ldr	r2, [pc, #68]	@ (80029c4 <MAGNETO_IO_Init+0x50>)
 8002980:	f043 0304 	orr.w	r3, r3, #4
 8002984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002986:	4b0f      	ldr	r3, [pc, #60]	@ (80029c4 <MAGNETO_IO_Init+0x50>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 8002992:	2301      	movs	r3, #1
 8002994:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002996:	2301      	movs	r3, #1
 8002998:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299e:	2303      	movs	r3, #3
 80029a0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	4619      	mov	r1, r3
 80029a6:	4808      	ldr	r0, [pc, #32]	@ (80029c8 <MAGNETO_IO_Init+0x54>)
 80029a8:	f000 fc7c 	bl	80032a4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 80029ac:	2201      	movs	r2, #1
 80029ae:	2101      	movs	r1, #1
 80029b0:	4805      	ldr	r0, [pc, #20]	@ (80029c8 <MAGNETO_IO_Init+0x54>)
 80029b2:	f000 fe21 	bl	80035f8 <HAL_GPIO_WritePin>

  SPIx_Init();
 80029b6:	f7ff fe07 	bl	80025c8 <SPIx_Init>
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	48000800 	.word	0x48000800

080029cc <MAGNETO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS/MAGNETO register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void MAGNETO_IO_Write(uint8_t RegisterAddr, uint8_t Value)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	460a      	mov	r2, r1
 80029d6:	71fb      	strb	r3, [r7, #7]
 80029d8:	4613      	mov	r3, r2
 80029da:	71bb      	strb	r3, [r7, #6]
  MAGNETO_CS_LOW();
 80029dc:	2200      	movs	r2, #0
 80029de:	2101      	movs	r1, #1
 80029e0:	4811      	ldr	r0, [pc, #68]	@ (8002a28 <MAGNETO_IO_Write+0x5c>)
 80029e2:	f000 fe09 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 80029e6:	4b11      	ldr	r3, [pc, #68]	@ (8002a2c <MAGNETO_IO_Write+0x60>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	4b0f      	ldr	r3, [pc, #60]	@ (8002a2c <MAGNETO_IO_Write+0x60>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a2c <MAGNETO_IO_Write+0x60>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4b0b      	ldr	r3, [pc, #44]	@ (8002a2c <MAGNETO_IO_Write+0x60>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8002a04:	601a      	str	r2, [r3, #0]
  /* call SPI Read data bus function */
  SPIx_Write(RegisterAddr);
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fe95 	bl	8002738 <SPIx_Write>
  SPIx_Write(Value);
 8002a0e:	79bb      	ldrb	r3, [r7, #6]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff fe91 	bl	8002738 <SPIx_Write>
  MAGNETO_CS_HIGH();
 8002a16:	2201      	movs	r2, #1
 8002a18:	2101      	movs	r1, #1
 8002a1a:	4803      	ldr	r0, [pc, #12]	@ (8002a28 <MAGNETO_IO_Write+0x5c>)
 8002a1c:	f000 fdec 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8002a20:	bf00      	nop
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	48000800 	.word	0x48000800
 8002a2c:	200005b0 	.word	0x200005b0

08002a30 <MAGNETO_IO_Read>:
  * @brief  Reads a block of data from the COMPASS/MAGNETO.
  * @param  RegisterAddr : specifies the COMPASS/MAGNETO internal address register to read from
  * @retval ACCELEROMETER register value
  */
uint8_t MAGNETO_IO_Read(uint8_t RegisterAddr)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	71fb      	strb	r3, [r7, #7]
  MAGNETO_CS_LOW();
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	481c      	ldr	r0, [pc, #112]	@ (8002ab0 <MAGNETO_IO_Read+0x80>)
 8002a40:	f000 fdda 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_1LINE_TX(&SpiHandle);
 8002a44:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8002a62:	601a      	str	r2, [r3, #0]
  SPIx_Write(RegisterAddr | 0x80);
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fe63 	bl	8002738 <SPIx_Write>
  __SPI_DIRECTION_1LINE_RX(&SpiHandle);
 8002a72:	4b10      	ldr	r3, [pc, #64]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <MAGNETO_IO_Read+0x84>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a90:	601a      	str	r2, [r3, #0]
  uint8_t val = SPIx_Read();
 8002a92:	f7ff fe83 	bl	800279c <SPIx_Read>
 8002a96:	4603      	mov	r3, r0
 8002a98:	73fb      	strb	r3, [r7, #15]
  MAGNETO_CS_HIGH();
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	4804      	ldr	r0, [pc, #16]	@ (8002ab0 <MAGNETO_IO_Read+0x80>)
 8002aa0:	f000 fdaa 	bl	80035f8 <HAL_GPIO_WritePin>
  return val;
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	48000800 	.word	0x48000800
 8002ab4:	200005b0 	.word	0x200005b0

08002ab8 <GYRO_IO_Init>:
/**
  * @brief  Configures the GYRO SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08a      	sub	sp, #40	@ 0x28
 8002abc:	af00      	add	r7, sp, #0

  /* Case GYRO not used in the demonstration software except being set in
     low power mode.
     To avoid access conflicts with accelerometer and magnetometer,
     initialize  XL_CS and MAG_CS pins then deselect these I/O */
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8002abe:	4b49      	ldr	r3, [pc, #292]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac2:	4a48      	ldr	r2, [pc, #288]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002ac4:	f043 0310 	orr.w	r3, r3, #16
 8002ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aca:	4b46      	ldr	r3, [pc, #280]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	693b      	ldr	r3, [r7, #16]
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002ada:	2301      	movs	r3, #1
 8002adc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 8002ae6:	f107 0314 	add.w	r3, r7, #20
 8002aea:	4619      	mov	r1, r3
 8002aec:	483e      	ldr	r0, [pc, #248]	@ (8002be8 <GYRO_IO_Init+0x130>)
 8002aee:	f000 fbd9 	bl	80032a4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  ACCELERO_CS_HIGH();
 8002af2:	2201      	movs	r2, #1
 8002af4:	2101      	movs	r1, #1
 8002af6:	483c      	ldr	r0, [pc, #240]	@ (8002be8 <GYRO_IO_Init+0x130>)
 8002af8:	f000 fd7e 	bl	80035f8 <HAL_GPIO_WritePin>

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 8002afc:	4b39      	ldr	r3, [pc, #228]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b00:	4a38      	ldr	r2, [pc, #224]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b08:	4b36      	ldr	r3, [pc, #216]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 8002b14:	2301      	movs	r3, #1
 8002b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b20:	2303      	movs	r3, #3
 8002b22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 8002b24:	f107 0314 	add.w	r3, r7, #20
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4830      	ldr	r0, [pc, #192]	@ (8002bec <GYRO_IO_Init+0x134>)
 8002b2c:	f000 fbba 	bl	80032a4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 8002b30:	2201      	movs	r2, #1
 8002b32:	2101      	movs	r1, #1
 8002b34:	482d      	ldr	r0, [pc, #180]	@ (8002bec <GYRO_IO_Init+0x134>)
 8002b36:	f000 fd5f 	bl	80035f8 <HAL_GPIO_WritePin>


  /* Configure the Gyroscope Control pins ---------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  GYRO_CS_GPIO_CLK_ENABLE();
 8002b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3e:	4a29      	ldr	r2, [pc, #164]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b40:	f043 0308 	orr.w	r3, r3, #8
 8002b44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b46:	4b27      	ldr	r3, [pc, #156]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8002b52:	2380      	movs	r3, #128	@ 0x80
 8002b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8002b56:	2301      	movs	r3, #1
 8002b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8002b62:	f107 0314 	add.w	r3, r7, #20
 8002b66:	4619      	mov	r1, r3
 8002b68:	4821      	ldr	r0, [pc, #132]	@ (8002bf0 <GYRO_IO_Init+0x138>)
 8002b6a:	f000 fb9b 	bl	80032a4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8002b6e:	2201      	movs	r2, #1
 8002b70:	2180      	movs	r1, #128	@ 0x80
 8002b72:	481f      	ldr	r0, [pc, #124]	@ (8002bf0 <GYRO_IO_Init+0x138>)
 8002b74:	f000 fd40 	bl	80035f8 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT1_GPIO_CLK_ENABLE();
 8002b78:	4b1a      	ldr	r3, [pc, #104]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b7c:	4a19      	ldr	r2, [pc, #100]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b7e:	f043 0308 	orr.w	r3, r3, #8
 8002b82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b84:	4b17      	ldr	r3, [pc, #92]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	607b      	str	r3, [r7, #4]
 8002b8e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN;
 8002b90:	2304      	movs	r3, #4
 8002b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT1_GPIO_PORT, &GPIO_InitStructure);
 8002ba0:	f107 0314 	add.w	r3, r7, #20
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4812      	ldr	r0, [pc, #72]	@ (8002bf0 <GYRO_IO_Init+0x138>)
 8002ba8:	f000 fb7c 	bl	80032a4 <HAL_GPIO_Init>

  GYRO_INT2_GPIO_CLK_ENABLE();
 8002bac:	4b0d      	ldr	r3, [pc, #52]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002bb2:	f043 0302 	orr.w	r3, r3, #2
 8002bb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002be4 <GYRO_IO_Init+0x12c>)
 8002bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	603b      	str	r3, [r7, #0]
 8002bc2:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = GYRO_INT2_PIN;
 8002bc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bc8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT2_GPIO_PORT, &GPIO_InitStructure);
 8002bca:	f107 0314 	add.w	r3, r7, #20
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4808      	ldr	r0, [pc, #32]	@ (8002bf4 <GYRO_IO_Init+0x13c>)
 8002bd2:	f000 fb67 	bl	80032a4 <HAL_GPIO_Init>

  SPIx_Init();
 8002bd6:	f7ff fcf7 	bl	80025c8 <SPIx_Init>

}
 8002bda:	bf00      	nop
 8002bdc:	3728      	adds	r7, #40	@ 0x28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	48001000 	.word	0x48001000
 8002bec:	48000800 	.word	0x48000800
 8002bf0:	48000c00 	.word	0x48000c00
 8002bf4:	48000400 	.word	0x48000400

08002bf8 <GYRO_IO_Write>:
  * @param  WriteAddr : GYRO's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	70fb      	strb	r3, [r7, #3]
 8002c04:	4613      	mov	r3, r2
 8002c06:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit:
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if (NumByteToWrite > 0x01)
 8002c08:	883b      	ldrh	r3, [r7, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d903      	bls.n	8002c16 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8002c0e:	78fb      	ldrb	r3, [r7, #3]
 8002c10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c14:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002c16:	2200      	movs	r2, #0
 8002c18:	2180      	movs	r1, #128	@ 0x80
 8002c1a:	4813      	ldr	r0, [pc, #76]	@ (8002c68 <GYRO_IO_Write+0x70>)
 8002c1c:	f000 fcec 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8002c20:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <GYRO_IO_Write+0x74>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	4b11      	ldr	r3, [pc, #68]	@ (8002c6c <GYRO_IO_Write+0x74>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 8002c2e:	601a      	str	r2, [r3, #0]

  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7ff fd38 	bl	80026a8 <SPIx_WriteRead>

  /* Send the data that will be written into the device (MSB First) */
  while (NumByteToWrite >= 0x01)
 8002c38:	e00a      	b.n	8002c50 <GYRO_IO_Write+0x58>
  {
    SPIx_WriteRead(*pBuffer);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7ff fd32 	bl	80026a8 <SPIx_WriteRead>
    NumByteToWrite--;
 8002c44:	883b      	ldrh	r3, [r7, #0]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	607b      	str	r3, [r7, #4]
  while (NumByteToWrite >= 0x01)
 8002c50:	883b      	ldrh	r3, [r7, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1f1      	bne.n	8002c3a <GYRO_IO_Write+0x42>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8002c56:	2201      	movs	r2, #1
 8002c58:	2180      	movs	r1, #128	@ 0x80
 8002c5a:	4803      	ldr	r0, [pc, #12]	@ (8002c68 <GYRO_IO_Write+0x70>)
 8002c5c:	f000 fccc 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8002c60:	bf00      	nop
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	48000c00 	.word	0x48000c00
 8002c6c:	200005b0 	.word	0x200005b0

08002c70 <GYRO_IO_Read>:
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	460b      	mov	r3, r1
 8002c7a:	70fb      	strb	r3, [r7, #3]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	803b      	strh	r3, [r7, #0]
  if (NumByteToRead > 0x01)
 8002c80:	883b      	ldrh	r3, [r7, #0]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d904      	bls.n	8002c90 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8002c86:	78fb      	ldrb	r3, [r7, #3]
 8002c88:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8002c8c:	70fb      	strb	r3, [r7, #3]
 8002c8e:	e003      	b.n	8002c98 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8002c90:	78fb      	ldrb	r3, [r7, #3]
 8002c92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c96:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2180      	movs	r1, #128	@ 0x80
 8002c9c:	4814      	ldr	r0, [pc, #80]	@ (8002cf0 <GYRO_IO_Read+0x80>)
 8002c9e:	f000 fcab 	bl	80035f8 <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8002ca2:	4b14      	ldr	r3, [pc, #80]	@ (8002cf4 <GYRO_IO_Read+0x84>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <GYRO_IO_Read+0x84>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 4244 	bic.w	r2, r2, #50176	@ 0xc400
 8002cb0:	601a      	str	r2, [r3, #0]
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff fcf7 	bl	80026a8 <SPIx_WriteRead>

  /* Receive the data that will be read from the device (MSB First) */
  while (NumByteToRead > 0x00)
 8002cba:	e00c      	b.n	8002cd6 <GYRO_IO_Read+0x66>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(0x00);
 8002cbc:	2000      	movs	r0, #0
 8002cbe:	f7ff fcf3 	bl	80026a8 <SPIx_WriteRead>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8002cca:	883b      	ldrh	r3, [r7, #0]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	607b      	str	r3, [r7, #4]
  while (NumByteToRead > 0x00)
 8002cd6:	883b      	ldrh	r3, [r7, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1ef      	bne.n	8002cbc <GYRO_IO_Read+0x4c>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8002cdc:	2201      	movs	r2, #1
 8002cde:	2180      	movs	r1, #128	@ 0x80
 8002ce0:	4803      	ldr	r0, [pc, #12]	@ (8002cf0 <GYRO_IO_Read+0x80>)
 8002ce2:	f000 fc89 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8002ce6:	bf00      	nop
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	48000c00 	.word	0x48000c00
 8002cf4:	200005b0 	.word	0x200005b0

08002cf8 <BSP_COMPASS_Init>:
/**
  * @brief  Initialize the COMPASS.
  * @retval COMPASS_OK or COMPASS_ERROR
  */
COMPASS_StatusTypeDef BSP_COMPASS_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
  COMPASS_StatusTypeDef ret = COMPASS_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	77fb      	strb	r3, [r7, #31]
  uint16_t ctrl = 0x0000;
 8002d02:	2300      	movs	r3, #0
 8002d04:	83bb      	strh	r3, [r7, #28]
  ACCELERO_InitTypeDef LSM303C_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303C_FilterStructure;
  MAGNETO_InitTypeDef LSM303C_InitStructureMag;

  if (Lsm303cDrv_accelero.ReadID() != LMS303C_ACC_ID)
 8002d06:	4b36      	ldr	r3, [pc, #216]	@ (8002de0 <BSP_COMPASS_Init+0xe8>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	4798      	blx	r3
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b41      	cmp	r3, #65	@ 0x41
 8002d10:	d002      	beq.n	8002d18 <BSP_COMPASS_Init+0x20>
  {
    ret = COMPASS_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	77fb      	strb	r3, [r7, #31]
 8002d16:	e040      	b.n	8002d9a <BSP_COMPASS_Init+0xa2>
  }
  else
  {
    /* Initialize the COMPASS accelerometer driver structure */
    AccelerometerDrv = &Lsm303cDrv_accelero;
 8002d18:	4b32      	ldr	r3, [pc, #200]	@ (8002de4 <BSP_COMPASS_Init+0xec>)
 8002d1a:	4a31      	ldr	r2, [pc, #196]	@ (8002de0 <BSP_COMPASS_Init+0xe8>)
 8002d1c:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the COMPASS accelerometer structure */
    LSM303C_InitStructure.AccOutput_DataRate = LSM303C_ACC_ODR_50_HZ;
 8002d1e:	2320      	movs	r3, #32
 8002d20:	757b      	strb	r3, [r7, #21]
    LSM303C_InitStructure.Axes_Enable = LSM303C_ACC_AXES_ENABLE;
 8002d22:	2307      	movs	r3, #7
 8002d24:	75bb      	strb	r3, [r7, #22]
    LSM303C_InitStructure.AccFull_Scale = LSM303C_ACC_FULLSCALE_2G;
 8002d26:	2300      	movs	r3, #0
 8002d28:	76bb      	strb	r3, [r7, #26]
    LSM303C_InitStructure.BlockData_Update = LSM303C_ACC_BDU_CONTINUOUS;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	763b      	strb	r3, [r7, #24]
    LSM303C_InitStructure.High_Resolution = LSM303C_ACC_HR_DISABLE;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	75fb      	strb	r3, [r7, #23]
    LSM303C_InitStructure.Communication_Mode = LSM303C_ACC_SPI_MODE;
 8002d32:	2301      	movs	r3, #1
 8002d34:	76fb      	strb	r3, [r7, #27]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8002d36:	7dfa      	ldrb	r2, [r7, #23]
 8002d38:	7d7b      	ldrb	r3, [r7, #21]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	b2da      	uxtb	r2, r3
            LSM303C_InitStructure.Axes_Enable | LSM303C_InitStructure.BlockData_Update);
 8002d3e:	7dbb      	ldrb	r3, [r7, #22]
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8002d40:	4313      	orrs	r3, r2
 8002d42:	b2da      	uxtb	r2, r3
            LSM303C_InitStructure.Axes_Enable | LSM303C_InitStructure.BlockData_Update);
 8002d44:	7e3b      	ldrb	r3, [r7, #24]
    ctrl = (LSM303C_InitStructure.High_Resolution | LSM303C_InitStructure.AccOutput_DataRate | \
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	83bb      	strh	r3, [r7, #28]

    ctrl |= (LSM303C_InitStructure.AccFull_Scale | LSM303C_InitStructure.Communication_Mode) << 8;
 8002d4c:	7eba      	ldrb	r2, [r7, #26]
 8002d4e:	7efb      	ldrb	r3, [r7, #27]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	b21b      	sxth	r3, r3
 8002d56:	021b      	lsls	r3, r3, #8
 8002d58:	b21a      	sxth	r2, r3
 8002d5a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	b21b      	sxth	r3, r3
 8002d62:	83bb      	strh	r3, [r7, #28]

    /* Configure the COMPASS accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8002d64:	4b1f      	ldr	r3, [pc, #124]	@ (8002de4 <BSP_COMPASS_Init+0xec>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	8bba      	ldrh	r2, [r7, #28]
 8002d6c:	4610      	mov	r0, r2
 8002d6e:	4798      	blx	r3

    /* Fill the COMPASS accelerometer HPF structure */
    LSM303C_FilterStructure.HighPassFilter_Mode_Selection = LSM303C_ACC_HPM_NORMAL_MODE;
 8002d70:	2300      	movs	r3, #0
 8002d72:	733b      	strb	r3, [r7, #12]
    LSM303C_FilterStructure.HighPassFilter_CutOff_Frequency = LSM303C_ACC_DFC1_ODRDIV50;
 8002d74:	2300      	movs	r3, #0
 8002d76:	737b      	strb	r3, [r7, #13]
    LSM303C_FilterStructure.HighPassFilter_Stat = LSM303C_ACC_HPI2S_INT1_DISABLE | LSM303C_ACC_HPI2S_INT2_DISABLE;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	747b      	strb	r3, [r7, #17]

    /* Configure MEMS: mode, cutoff frequency, Filter status, Click, AOI1 and AOI2 */
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8002d7c:	7b3a      	ldrb	r2, [r7, #12]
                     LSM303C_FilterStructure.HighPassFilter_CutOff_Frequency | \
 8002d7e:	7b7b      	ldrb	r3, [r7, #13]
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8002d80:	4313      	orrs	r3, r2
 8002d82:	b2da      	uxtb	r2, r3
                     LSM303C_FilterStructure.HighPassFilter_Stat);
 8002d84:	7c7b      	ldrb	r3, [r7, #17]
    ctrl = (uint8_t)(LSM303C_FilterStructure.HighPassFilter_Mode_Selection | \
 8002d86:	4313      	orrs	r3, r2
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	83bb      	strh	r3, [r7, #28]

    /* Configure the COMPASS accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8002d8c:	4b15      	ldr	r3, [pc, #84]	@ (8002de4 <BSP_COMPASS_Init+0xec>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d92:	8bba      	ldrh	r2, [r7, #28]
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	4610      	mov	r0, r2
 8002d98:	4798      	blx	r3
  }

  if (Lsm303cDrv_magneto.ReadID() != LMS303C_MAG_ID)
 8002d9a:	4b13      	ldr	r3, [pc, #76]	@ (8002de8 <BSP_COMPASS_Init+0xf0>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	4798      	blx	r3
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b3d      	cmp	r3, #61	@ 0x3d
 8002da4:	d002      	beq.n	8002dac <BSP_COMPASS_Init+0xb4>
  {
    ret = COMPASS_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	77fb      	strb	r3, [r7, #31]
 8002daa:	e013      	b.n	8002dd4 <BSP_COMPASS_Init+0xdc>
  }
  else
  {
    /* Initialize the COMPASS magnetometer driver structure */
    MagnetoDrv = &Lsm303cDrv_magneto;
 8002dac:	4b0f      	ldr	r3, [pc, #60]	@ (8002dec <BSP_COMPASS_Init+0xf4>)
 8002dae:	4a0e      	ldr	r2, [pc, #56]	@ (8002de8 <BSP_COMPASS_Init+0xf0>)
 8002db0:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the COMPASS magnetometer structure */
    LSM303C_InitStructureMag.Register1 = LSM303C_MAG_TEMPSENSOR_DISABLE | LSM303C_MAG_OM_XY_ULTRAHIGH | LSM303C_MAG_ODR_40_HZ;
 8002db2:	2378      	movs	r3, #120	@ 0x78
 8002db4:	713b      	strb	r3, [r7, #4]
    LSM303C_InitStructureMag.Register2 = LSM303C_MAG_FS_16_GA | LSM303C_MAG_REBOOT_DEFAULT | LSM303C_MAG_SOFT_RESET_DEFAULT;
 8002db6:	2360      	movs	r3, #96	@ 0x60
 8002db8:	717b      	strb	r3, [r7, #5]
    LSM303C_InitStructureMag.Register3 = LSM303C_MAG_SPI_MODE | LSM303C_MAG_CONFIG_NORMAL_MODE | LSM303C_MAG_CONTINUOUS_MODE;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	71bb      	strb	r3, [r7, #6]
    LSM303C_InitStructureMag.Register4 = LSM303C_MAG_OM_Z_ULTRAHIGH | LSM303C_MAG_BLE_LSB;
 8002dbe:	230c      	movs	r3, #12
 8002dc0:	71fb      	strb	r3, [r7, #7]
    LSM303C_InitStructureMag.Register5 = LSM303C_MAG_BDU_CONTINUOUS;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	723b      	strb	r3, [r7, #8]
    /* Configure the COMPASS magnetometer main parameters */
    MagnetoDrv->Init(LSM303C_InitStructureMag);
 8002dc6:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <BSP_COMPASS_Init+0xf4>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	1d3a      	adds	r2, r7, #4
 8002dce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002dd2:	4798      	blx	r3
  }

  return ret;
 8002dd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3720      	adds	r7, #32
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000038 	.word	0x20000038
 8002de4:	20000614 	.word	0x20000614
 8002de8:	2000006c 	.word	0x2000006c
 8002dec:	20000618 	.word	0x20000618

08002df0 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure = {0, 0};
 8002dfe:	2300      	movs	r3, #0
 8002e00:	703b      	strb	r3, [r7, #0]
 8002e02:	2300      	movs	r3, #0
 8002e04:	707b      	strb	r3, [r7, #1]

  if ((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8002e06:	4b2c      	ldr	r3, [pc, #176]	@ (8002eb8 <BSP_GYRO_Init+0xc8>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	4798      	blx	r3
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2bd4      	cmp	r3, #212	@ 0xd4
 8002e10:	d005      	beq.n	8002e1e <BSP_GYRO_Init+0x2e>
 8002e12:	4b29      	ldr	r3, [pc, #164]	@ (8002eb8 <BSP_GYRO_Init+0xc8>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	4798      	blx	r3
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2bd5      	cmp	r3, #213	@ 0xd5
 8002e1c:	d145      	bne.n	8002eaa <BSP_GYRO_Init+0xba>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8002e1e:	4b27      	ldr	r3, [pc, #156]	@ (8002ebc <BSP_GYRO_Init+0xcc>)
 8002e20:	4a25      	ldr	r2, [pc, #148]	@ (8002eb8 <BSP_GYRO_Init+0xc8>)
 8002e22:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    L3GD20_InitStructure.Power_Mode = L3GD20_MODE_ACTIVE;
 8002e24:	2308      	movs	r3, #8
 8002e26:	713b      	strb	r3, [r7, #4]
    L3GD20_InitStructure.Output_DataRate = L3GD20_OUTPUT_DATARATE_1;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	717b      	strb	r3, [r7, #5]
    L3GD20_InitStructure.Axes_Enable = L3GD20_AXES_ENABLE;
 8002e2c:	2307      	movs	r3, #7
 8002e2e:	71bb      	strb	r3, [r7, #6]
    L3GD20_InitStructure.Band_Width = L3GD20_BANDWIDTH_4;
 8002e30:	2330      	movs	r3, #48	@ 0x30
 8002e32:	71fb      	strb	r3, [r7, #7]
    L3GD20_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8002e34:	2300      	movs	r3, #0
 8002e36:	723b      	strb	r3, [r7, #8]
    L3GD20_InitStructure.Endianness = L3GD20_BLE_LSB;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	727b      	strb	r3, [r7, #9]
    L3GD20_InitStructure.Full_Scale = L3GD20_FULLSCALE_500;
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8002e40:	793a      	ldrb	r2, [r7, #4]
 8002e42:	797b      	ldrb	r3, [r7, #5]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8002e48:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8002e56:	7a3a      	ldrb	r2, [r7, #8]
 8002e58:	7a7b      	ldrb	r3, [r7, #9]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	b2da      	uxtb	r2, r3
                        L3GD20_InitStructure.Full_Scale) << 8);
 8002e5e:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8002e60:	4313      	orrs	r3, r2
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	89bb      	ldrh	r3, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8002e6e:	4b13      	ldr	r3, [pc, #76]	@ (8002ebc <BSP_GYRO_Init+0xcc>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	89ba      	ldrh	r2, [r7, #12]
 8002e76:	4610      	mov	r0, r2
 8002e78:	4798      	blx	r3

    L3GD20_FilterStructure.HighPassFilter_Mode_Selection = L3GD20_HPM_NORMAL_MODE_RES;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	703b      	strb	r3, [r7, #0]
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8002e82:	783a      	ldrb	r2, [r7, #0]
                      L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));
 8002e84:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8002e86:	4313      	orrs	r3, r2
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	81bb      	strh	r3, [r7, #12]

    /* Configure component filter */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ebc <BSP_GYRO_Init+0xcc>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e92:	89ba      	ldrh	r2, [r7, #12]
 8002e94:	b2d2      	uxtb	r2, r2
 8002e96:	4610      	mov	r0, r2
 8002e98:	4798      	blx	r3

    /* Enable component filter */
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8002e9a:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <BSP_GYRO_Init+0xcc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea0:	2010      	movs	r0, #16
 8002ea2:	4798      	blx	r3

    ret = GYRO_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73fb      	strb	r3, [r7, #15]
 8002ea8:	e001      	b.n	8002eae <BSP_GYRO_Init+0xbe>
  }
  else
  {
    ret = GYRO_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000004 	.word	0x20000004
 8002ebc:	2000061c 	.word	0x2000061c

08002ec0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eca:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <HAL_Init+0x3c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a0b      	ldr	r2, [pc, #44]	@ (8002efc <HAL_Init+0x3c>)
 8002ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ed4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ed6:	2003      	movs	r0, #3
 8002ed8:	f000 f962 	bl	80031a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002edc:	2000      	movs	r0, #0
 8002ede:	f000 f80f 	bl	8002f00 <HAL_InitTick>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	71fb      	strb	r3, [r7, #7]
 8002eec:	e001      	b.n	8002ef2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002eee:	f7fe fd71 	bl	80019d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3708      	adds	r7, #8
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40022000 	.word	0x40022000

08002f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f0c:	4b17      	ldr	r3, [pc, #92]	@ (8002f6c <HAL_InitTick+0x6c>)
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d023      	beq.n	8002f5c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f14:	4b16      	ldr	r3, [pc, #88]	@ (8002f70 <HAL_InitTick+0x70>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <HAL_InitTick+0x6c>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f000 f96d 	bl	800320a <HAL_SYSTICK_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10f      	bne.n	8002f56 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b0f      	cmp	r3, #15
 8002f3a:	d809      	bhi.n	8002f50 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	f000 f937 	bl	80031b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f48:	4a0a      	ldr	r2, [pc, #40]	@ (8002f74 <HAL_InitTick+0x74>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	e007      	b.n	8002f60 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
 8002f54:	e004      	b.n	8002f60 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	73fb      	strb	r3, [r7, #15]
 8002f5a:	e001      	b.n	8002f60 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	200000a4 	.word	0x200000a4
 8002f70:	20000000 	.word	0x20000000
 8002f74:	200000a0 	.word	0x200000a0

08002f78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	@ (8002f98 <HAL_IncTick+0x20>)
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	4b06      	ldr	r3, [pc, #24]	@ (8002f9c <HAL_IncTick+0x24>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4413      	add	r3, r2
 8002f88:	4a04      	ldr	r2, [pc, #16]	@ (8002f9c <HAL_IncTick+0x24>)
 8002f8a:	6013      	str	r3, [r2, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	200000a4 	.word	0x200000a4
 8002f9c:	20000620 	.word	0x20000620

08002fa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fa4:	4b03      	ldr	r3, [pc, #12]	@ (8002fb4 <HAL_GetTick+0x14>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	20000620 	.word	0x20000620

08002fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fc0:	f7ff ffee 	bl	8002fa0 <HAL_GetTick>
 8002fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd0:	d005      	beq.n	8002fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ffc <HAL_Delay+0x44>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4413      	add	r3, r2
 8002fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fde:	bf00      	nop
 8002fe0:	f7ff ffde 	bl	8002fa0 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d8f7      	bhi.n	8002fe0 <HAL_Delay+0x28>
  {
  }
}
 8002ff0:	bf00      	nop
 8002ff2:	bf00      	nop
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200000a4 	.word	0x200000a4

08003000 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003010:	4b0c      	ldr	r3, [pc, #48]	@ (8003044 <__NVIC_SetPriorityGrouping+0x44>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003016:	68ba      	ldr	r2, [r7, #8]
 8003018:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800301c:	4013      	ands	r3, r2
 800301e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003028:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800302c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003032:	4a04      	ldr	r2, [pc, #16]	@ (8003044 <__NVIC_SetPriorityGrouping+0x44>)
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	60d3      	str	r3, [r2, #12]
}
 8003038:	bf00      	nop
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800304c:	4b04      	ldr	r3, [pc, #16]	@ (8003060 <__NVIC_GetPriorityGrouping+0x18>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	0a1b      	lsrs	r3, r3, #8
 8003052:	f003 0307 	and.w	r3, r3, #7
}
 8003056:	4618      	mov	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr
 8003060:	e000ed00 	.word	0xe000ed00

08003064 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800306e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003072:	2b00      	cmp	r3, #0
 8003074:	db0b      	blt.n	800308e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	f003 021f 	and.w	r2, r3, #31
 800307c:	4907      	ldr	r1, [pc, #28]	@ (800309c <__NVIC_EnableIRQ+0x38>)
 800307e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	2001      	movs	r0, #1
 8003086:	fa00 f202 	lsl.w	r2, r0, r2
 800308a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800308e:	bf00      	nop
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000e100 	.word	0xe000e100

080030a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	4603      	mov	r3, r0
 80030a8:	6039      	str	r1, [r7, #0]
 80030aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	db0a      	blt.n	80030ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	490c      	ldr	r1, [pc, #48]	@ (80030ec <__NVIC_SetPriority+0x4c>)
 80030ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030be:	0112      	lsls	r2, r2, #4
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	440b      	add	r3, r1
 80030c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030c8:	e00a      	b.n	80030e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	4908      	ldr	r1, [pc, #32]	@ (80030f0 <__NVIC_SetPriority+0x50>)
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	3b04      	subs	r3, #4
 80030d8:	0112      	lsls	r2, r2, #4
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	440b      	add	r3, r1
 80030de:	761a      	strb	r2, [r3, #24]
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	e000e100 	.word	0xe000e100
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b089      	sub	sp, #36	@ 0x24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	f1c3 0307 	rsb	r3, r3, #7
 800310e:	2b04      	cmp	r3, #4
 8003110:	bf28      	it	cs
 8003112:	2304      	movcs	r3, #4
 8003114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3304      	adds	r3, #4
 800311a:	2b06      	cmp	r3, #6
 800311c:	d902      	bls.n	8003124 <NVIC_EncodePriority+0x30>
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3b03      	subs	r3, #3
 8003122:	e000      	b.n	8003126 <NVIC_EncodePriority+0x32>
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003128:	f04f 32ff 	mov.w	r2, #4294967295
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	43da      	mvns	r2, r3
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	401a      	ands	r2, r3
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800313c:	f04f 31ff 	mov.w	r1, #4294967295
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	fa01 f303 	lsl.w	r3, r1, r3
 8003146:	43d9      	mvns	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800314c:	4313      	orrs	r3, r2
         );
}
 800314e:	4618      	mov	r0, r3
 8003150:	3724      	adds	r7, #36	@ 0x24
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
	...

0800315c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3b01      	subs	r3, #1
 8003168:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800316c:	d301      	bcc.n	8003172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800316e:	2301      	movs	r3, #1
 8003170:	e00f      	b.n	8003192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003172:	4a0a      	ldr	r2, [pc, #40]	@ (800319c <SysTick_Config+0x40>)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3b01      	subs	r3, #1
 8003178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800317a:	210f      	movs	r1, #15
 800317c:	f04f 30ff 	mov.w	r0, #4294967295
 8003180:	f7ff ff8e 	bl	80030a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003184:	4b05      	ldr	r3, [pc, #20]	@ (800319c <SysTick_Config+0x40>)
 8003186:	2200      	movs	r2, #0
 8003188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800318a:	4b04      	ldr	r3, [pc, #16]	@ (800319c <SysTick_Config+0x40>)
 800318c:	2207      	movs	r2, #7
 800318e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	e000e010 	.word	0xe000e010

080031a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7ff ff29 	bl	8003000 <__NVIC_SetPriorityGrouping>
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	4603      	mov	r3, r0
 80031be:	60b9      	str	r1, [r7, #8]
 80031c0:	607a      	str	r2, [r7, #4]
 80031c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031c4:	2300      	movs	r3, #0
 80031c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031c8:	f7ff ff3e 	bl	8003048 <__NVIC_GetPriorityGrouping>
 80031cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	6978      	ldr	r0, [r7, #20]
 80031d4:	f7ff ff8e 	bl	80030f4 <NVIC_EncodePriority>
 80031d8:	4602      	mov	r2, r0
 80031da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031de:	4611      	mov	r1, r2
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7ff ff5d 	bl	80030a0 <__NVIC_SetPriority>
}
 80031e6:	bf00      	nop
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b082      	sub	sp, #8
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	4603      	mov	r3, r0
 80031f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff ff31 	bl	8003064 <__NVIC_EnableIRQ>
}
 8003202:	bf00      	nop
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320a:	b580      	push	{r7, lr}
 800320c:	b082      	sub	sp, #8
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff ffa2 	bl	800315c <SysTick_Config>
 8003218:	4603      	mov	r3, r0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b084      	sub	sp, #16
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800322a:	2300      	movs	r3, #0
 800322c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d005      	beq.n	8003246 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2204      	movs	r2, #4
 800323e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	73fb      	strb	r3, [r7, #15]
 8003244:	e029      	b.n	800329a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 020e 	bic.w	r2, r2, #14
 8003254:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800326a:	f003 021c 	and.w	r2, r3, #28
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003272:	2101      	movs	r1, #1
 8003274:	fa01 f202 	lsl.w	r2, r1, r2
 8003278:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	4798      	blx	r3
    }
  }
  return status;
 800329a:	7bfb      	ldrb	r3, [r7, #15]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032ae:	2300      	movs	r3, #0
 80032b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032b2:	e17f      	b.n	80035b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	fa01 f303 	lsl.w	r3, r1, r3
 80032c0:	4013      	ands	r3, r2
 80032c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 8171 	beq.w	80035ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d00b      	beq.n	80032ec <HAL_GPIO_Init+0x48>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d007      	beq.n	80032ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032e0:	2b11      	cmp	r3, #17
 80032e2:	d003      	beq.n	80032ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b12      	cmp	r3, #18
 80032ea:	d130      	bne.n	800334e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	4013      	ands	r3, r2
 8003302:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003322:	2201      	movs	r2, #1
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43db      	mvns	r3, r3
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	4013      	ands	r3, r2
 8003330:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	091b      	lsrs	r3, r3, #4
 8003338:	f003 0201 	and.w	r2, r3, #1
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	2b03      	cmp	r3, #3
 8003358:	d118      	bne.n	800338c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003360:	2201      	movs	r2, #1
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4013      	ands	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	08db      	lsrs	r3, r3, #3
 8003376:	f003 0201 	and.w	r2, r3, #1
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	2203      	movs	r2, #3
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_Init+0x128>
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b12      	cmp	r3, #18
 80033ca:	d123      	bne.n	8003414 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	08da      	lsrs	r2, r3, #3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3208      	adds	r2, #8
 80033d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f003 0307 	and.w	r3, r3, #7
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	220f      	movs	r2, #15
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	4013      	ands	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	691a      	ldr	r2, [r3, #16]
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f003 0307 	and.w	r3, r3, #7
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	08da      	lsrs	r2, r3, #3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	3208      	adds	r2, #8
 800340e:	6939      	ldr	r1, [r7, #16]
 8003410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	2203      	movs	r2, #3
 8003420:	fa02 f303 	lsl.w	r3, r2, r3
 8003424:	43db      	mvns	r3, r3
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4013      	ands	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f003 0203 	and.w	r2, r3, #3
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	4313      	orrs	r3, r2
 8003440:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 80ac 	beq.w	80035ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003456:	4b5f      	ldr	r3, [pc, #380]	@ (80035d4 <HAL_GPIO_Init+0x330>)
 8003458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345a:	4a5e      	ldr	r2, [pc, #376]	@ (80035d4 <HAL_GPIO_Init+0x330>)
 800345c:	f043 0301 	orr.w	r3, r3, #1
 8003460:	6613      	str	r3, [r2, #96]	@ 0x60
 8003462:	4b5c      	ldr	r3, [pc, #368]	@ (80035d4 <HAL_GPIO_Init+0x330>)
 8003464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	60bb      	str	r3, [r7, #8]
 800346c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800346e:	4a5a      	ldr	r2, [pc, #360]	@ (80035d8 <HAL_GPIO_Init+0x334>)
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	089b      	lsrs	r3, r3, #2
 8003474:	3302      	adds	r3, #2
 8003476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	f003 0303 	and.w	r3, r3, #3
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	220f      	movs	r2, #15
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003498:	d025      	beq.n	80034e6 <HAL_GPIO_Init+0x242>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a4f      	ldr	r2, [pc, #316]	@ (80035dc <HAL_GPIO_Init+0x338>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d01f      	beq.n	80034e2 <HAL_GPIO_Init+0x23e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a4e      	ldr	r2, [pc, #312]	@ (80035e0 <HAL_GPIO_Init+0x33c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d019      	beq.n	80034de <HAL_GPIO_Init+0x23a>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a4d      	ldr	r2, [pc, #308]	@ (80035e4 <HAL_GPIO_Init+0x340>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d013      	beq.n	80034da <HAL_GPIO_Init+0x236>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a4c      	ldr	r2, [pc, #304]	@ (80035e8 <HAL_GPIO_Init+0x344>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00d      	beq.n	80034d6 <HAL_GPIO_Init+0x232>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a4b      	ldr	r2, [pc, #300]	@ (80035ec <HAL_GPIO_Init+0x348>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d007      	beq.n	80034d2 <HAL_GPIO_Init+0x22e>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a4a      	ldr	r2, [pc, #296]	@ (80035f0 <HAL_GPIO_Init+0x34c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d101      	bne.n	80034ce <HAL_GPIO_Init+0x22a>
 80034ca:	2306      	movs	r3, #6
 80034cc:	e00c      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034ce:	2307      	movs	r3, #7
 80034d0:	e00a      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034d2:	2305      	movs	r3, #5
 80034d4:	e008      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034d6:	2304      	movs	r3, #4
 80034d8:	e006      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034da:	2303      	movs	r3, #3
 80034dc:	e004      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034de:	2302      	movs	r3, #2
 80034e0:	e002      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <HAL_GPIO_Init+0x244>
 80034e6:	2300      	movs	r3, #0
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	f002 0203 	and.w	r2, r2, #3
 80034ee:	0092      	lsls	r2, r2, #2
 80034f0:	4093      	lsls	r3, r2
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034f8:	4937      	ldr	r1, [pc, #220]	@ (80035d8 <HAL_GPIO_Init+0x334>)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	089b      	lsrs	r3, r3, #2
 80034fe:	3302      	adds	r3, #2
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003506:	4b3b      	ldr	r3, [pc, #236]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	43db      	mvns	r3, r3
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4013      	ands	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800352a:	4a32      	ldr	r2, [pc, #200]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003530:	4b30      	ldr	r3, [pc, #192]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	43db      	mvns	r3, r3
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003554:	4a27      	ldr	r2, [pc, #156]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800355a:	4b26      	ldr	r3, [pc, #152]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	43db      	mvns	r3, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4013      	ands	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800357e:	4a1d      	ldr	r2, [pc, #116]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003584:	4b1b      	ldr	r3, [pc, #108]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035a8:	4a12      	ldr	r2, [pc, #72]	@ (80035f4 <HAL_GPIO_Init+0x350>)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	3301      	adds	r3, #1
 80035b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	fa22 f303 	lsr.w	r3, r2, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f47f ae78 	bne.w	80032b4 <HAL_GPIO_Init+0x10>
  }
}
 80035c4:	bf00      	nop
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000
 80035d8:	40010000 	.word	0x40010000
 80035dc:	48000400 	.word	0x48000400
 80035e0:	48000800 	.word	0x48000800
 80035e4:	48000c00 	.word	0x48000c00
 80035e8:	48001000 	.word	0x48001000
 80035ec:	48001400 	.word	0x48001400
 80035f0:	48001800 	.word	0x48001800
 80035f4:	40010400 	.word	0x40010400

080035f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
 8003604:	4613      	mov	r3, r2
 8003606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003608:	787b      	ldrb	r3, [r7, #1]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800360e:	887a      	ldrh	r2, [r7, #2]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003614:	e002      	b.n	800361c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003616:	887a      	ldrh	r2, [r7, #2]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	460b      	mov	r3, r1
 8003632:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800363a:	887a      	ldrh	r2, [r7, #2]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4013      	ands	r3, r2
 8003640:	041a      	lsls	r2, r3, #16
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	43d9      	mvns	r1, r3
 8003646:	887b      	ldrh	r3, [r7, #2]
 8003648:	400b      	ands	r3, r1
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	619a      	str	r2, [r3, #24]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e081      	b.n	8003772 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d106      	bne.n	8003688 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7fd ff32 	bl	80014ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2224      	movs	r2, #36	@ 0x24
 800368c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0201 	bic.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036ac:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036bc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d107      	bne.n	80036d6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036d2:	609a      	str	r2, [r3, #8]
 80036d4:	e006      	b.n	80036e4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80036e2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d104      	bne.n	80036f6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6812      	ldr	r2, [r2, #0]
 8003700:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003704:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003708:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003718:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691a      	ldr	r2, [r3, #16]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	ea42 0103 	orr.w	r1, r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	021a      	lsls	r2, r3, #8
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69d9      	ldr	r1, [r3, #28]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a1a      	ldr	r2, [r3, #32]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
 8003782:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b20      	cmp	r3, #32
 800378e:	d138      	bne.n	8003802 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003796:	2b01      	cmp	r3, #1
 8003798:	d101      	bne.n	800379e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800379a:	2302      	movs	r3, #2
 800379c:	e032      	b.n	8003804 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2224      	movs	r2, #36	@ 0x24
 80037aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80037cc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6819      	ldr	r1, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	e000      	b.n	8003804 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003802:	2302      	movs	r3, #2
  }
}
 8003804:	4618      	mov	r0, r3
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b20      	cmp	r3, #32
 8003824:	d139      	bne.n	800389a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382c:	2b01      	cmp	r3, #1
 800382e:	d101      	bne.n	8003834 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003830:	2302      	movs	r3, #2
 8003832:	e033      	b.n	800389c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	@ 0x24
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0201 	bic.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003862:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	021b      	lsls	r3, r3, #8
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	4313      	orrs	r3, r2
 800386c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68fa      	ldr	r2, [r7, #12]
 8003874:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800389a:	2302      	movs	r3, #2
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80038a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038aa:	b08f      	sub	sp, #60	@ 0x3c
 80038ac:	af0a      	add	r7, sp, #40	@ 0x28
 80038ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e116      	b.n	8003ae8 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 33bd 	ldrb.w	r3, [r3, #957]	@ 0x3bd
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f006 fdc9 	bl	800a46c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2203      	movs	r2, #3
 80038de:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d102      	bne.n	80038f4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f003 fe1a 	bl	8007532 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	603b      	str	r3, [r7, #0]
 8003904:	687e      	ldr	r6, [r7, #4]
 8003906:	466d      	mov	r5, sp
 8003908:	f106 0410 	add.w	r4, r6, #16
 800390c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800390e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003910:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003912:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003914:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003918:	e885 0003 	stmia.w	r5, {r0, r1}
 800391c:	1d33      	adds	r3, r6, #4
 800391e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003920:	6838      	ldr	r0, [r7, #0]
 8003922:	f003 fd06 	bl	8007332 <USB_CoreInit>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d005      	beq.n	8003938 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2202      	movs	r2, #2
 8003930:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0d7      	b.n	8003ae8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f003 fe08 	bl	8007554 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
 8003948:	e04a      	b.n	80039e0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800394a:	7bfa      	ldrb	r2, [r7, #15]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	333d      	adds	r3, #61	@ 0x3d
 800395a:	2201      	movs	r2, #1
 800395c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800395e:	7bfa      	ldrb	r2, [r7, #15]
 8003960:	6879      	ldr	r1, [r7, #4]
 8003962:	4613      	mov	r3, r2
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	1a9b      	subs	r3, r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	440b      	add	r3, r1
 800396c:	333c      	adds	r3, #60	@ 0x3c
 800396e:	7bfa      	ldrb	r2, [r7, #15]
 8003970:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003972:	7bfa      	ldrb	r2, [r7, #15]
 8003974:	7bfb      	ldrb	r3, [r7, #15]
 8003976:	b298      	uxth	r0, r3
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	4613      	mov	r3, r2
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	1a9b      	subs	r3, r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	440b      	add	r3, r1
 8003984:	3342      	adds	r3, #66	@ 0x42
 8003986:	4602      	mov	r2, r0
 8003988:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800398a:	7bfa      	ldrb	r2, [r7, #15]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	440b      	add	r3, r1
 8003998:	333f      	adds	r3, #63	@ 0x3f
 800399a:	2200      	movs	r2, #0
 800399c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800399e:	7bfa      	ldrb	r2, [r7, #15]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3344      	adds	r3, #68	@ 0x44
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80039b2:	7bfa      	ldrb	r2, [r7, #15]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	00db      	lsls	r3, r3, #3
 80039ba:	1a9b      	subs	r3, r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	440b      	add	r3, r1
 80039c0:	3348      	adds	r3, #72	@ 0x48
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80039c6:	7bfa      	ldrb	r2, [r7, #15]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3350      	adds	r3, #80	@ 0x50
 80039d6:	2200      	movs	r2, #0
 80039d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039da:	7bfb      	ldrb	r3, [r7, #15]
 80039dc:	3301      	adds	r3, #1
 80039de:	73fb      	strb	r3, [r7, #15]
 80039e0:	7bfa      	ldrb	r2, [r7, #15]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d3af      	bcc.n	800394a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
 80039ee:	e044      	b.n	8003a7a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80039f0:	7bfa      	ldrb	r2, [r7, #15]
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	4613      	mov	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	1a9b      	subs	r3, r3, r2
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	f203 13fd 	addw	r3, r3, #509	@ 0x1fd
 8003a02:	2200      	movs	r2, #0
 8003a04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a06:	7bfa      	ldrb	r2, [r7, #15]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	1a9b      	subs	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	440b      	add	r3, r1
 8003a14:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8003a18:	7bfa      	ldrb	r2, [r7, #15]
 8003a1a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003a1c:	7bfa      	ldrb	r2, [r7, #15]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003a32:	7bfa      	ldrb	r2, [r7, #15]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003a5e:	7bfa      	ldrb	r2, [r7, #15]
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	4613      	mov	r3, r2
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	1a9b      	subs	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	440b      	add	r3, r1
 8003a6c:	f503 7304 	add.w	r3, r3, #528	@ 0x210
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	3301      	adds	r3, #1
 8003a78:	73fb      	strb	r3, [r7, #15]
 8003a7a:	7bfa      	ldrb	r2, [r7, #15]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d3b5      	bcc.n	80039f0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	603b      	str	r3, [r7, #0]
 8003a8a:	687e      	ldr	r6, [r7, #4]
 8003a8c:	466d      	mov	r5, sp
 8003a8e:	f106 0410 	add.w	r4, r6, #16
 8003a92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a9a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003a9e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003aa2:	1d33      	adds	r3, r6, #4
 8003aa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003aa6:	6838      	ldr	r0, [r7, #0]
 8003aa8:	f003 fd7e 	bl	80075a8 <USB_DevInit>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e014      	b.n	8003ae8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 23bd 	strb.w	r2, [r3, #957]	@ 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d102      	bne.n	8003adc <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 ff62 	bl	80049a0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f004 fd00 	bl	80084e6 <USB_DevDisconnect>

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003af0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d101      	bne.n	8003b0c <HAL_PCD_Start+0x1c>
 8003b08:	2302      	movs	r3, #2
 8003b0a:	e01c      	b.n	8003b46 <HAL_PCD_Start+0x56>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d105      	bne.n	8003b28 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b20:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f003 fcef 	bl	8007510 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f004 fcb4 	bl	80084a4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003b4e:	b590      	push	{r4, r7, lr}
 8003b50:	b08d      	sub	sp, #52	@ 0x34
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f004 fd72 	bl	800864e <USB_GetMode>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f040 838f 	bne.w	8004290 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f004 fcd6 	bl	8008528 <USB_ReadInterrupts>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 8385 	beq.w	800428e <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f004 fccd 	bl	8008528 <USB_ReadInterrupts>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d107      	bne.n	8003ba8 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695a      	ldr	r2, [r3, #20]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f002 0202 	and.w	r2, r2, #2
 8003ba6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f004 fcbb 	bl	8008528 <USB_ReadInterrupts>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	f003 0310 	and.w	r3, r3, #16
 8003bb8:	2b10      	cmp	r3, #16
 8003bba:	d161      	bne.n	8003c80 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0210 	bic.w	r2, r2, #16
 8003bca:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	f003 020f 	and.w	r2, r3, #15
 8003bd8:	4613      	mov	r3, r2
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	4413      	add	r3, r2
 8003be8:	3304      	adds	r3, #4
 8003bea:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003bf2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003bf6:	d124      	bne.n	8003c42 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003bfe:	4013      	ands	r3, r2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d035      	beq.n	8003c70 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003c08:	69bb      	ldr	r3, [r7, #24]
 8003c0a:	091b      	lsrs	r3, r3, #4
 8003c0c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	461a      	mov	r2, r3
 8003c16:	6a38      	ldr	r0, [r7, #32]
 8003c18:	f004 fb21 	bl	800825e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	091b      	lsrs	r3, r3, #4
 8003c24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c28:	441a      	add	r2, r3
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c3a:	441a      	add	r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	619a      	str	r2, [r3, #24]
 8003c40:	e016      	b.n	8003c70 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003c48:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c4c:	d110      	bne.n	8003c70 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8003c54:	2208      	movs	r2, #8
 8003c56:	4619      	mov	r1, r3
 8003c58:	6a38      	ldr	r0, [r7, #32]
 8003c5a:	f004 fb00 	bl	800825e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	091b      	lsrs	r3, r3, #4
 8003c66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c6a:	441a      	add	r2, r3
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699a      	ldr	r2, [r3, #24]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0210 	orr.w	r2, r2, #16
 8003c7e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f004 fc4f 	bl	8008528 <USB_ReadInterrupts>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c90:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c94:	d16e      	bne.n	8003d74 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f004 fc55 	bl	800854e <USB_ReadDevAllOutEpInterrupt>
 8003ca4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003ca6:	e062      	b.n	8003d6e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d057      	beq.n	8003d62 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb8:	b2d2      	uxtb	r2, r2
 8003cba:	4611      	mov	r1, r2
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f004 fc7a 	bl	80085b6 <USB_ReadDevOutEPInterrupt>
 8003cc2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00c      	beq.n	8003ce8 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd0:	015a      	lsls	r2, r3, #5
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cda:	461a      	mov	r2, r3
 8003cdc:	2301      	movs	r3, #1
 8003cde:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003ce0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f000 fd82 	bl	80047ec <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d00c      	beq.n	8003d0c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf4:	015a      	lsls	r2, r3, #5
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2308      	movs	r3, #8
 8003d02:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003d04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fdbe 	bl	8004888 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	f003 0310 	and.w	r3, r3, #16
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d008      	beq.n	8003d28 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	015a      	lsls	r2, r3, #5
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d22:	461a      	mov	r2, r3
 8003d24:	2310      	movs	r3, #16
 8003d26:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d008      	beq.n	8003d44 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d34:	015a      	lsls	r2, r3, #5
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d3e:	461a      	mov	r2, r3
 8003d40:	2320      	movs	r3, #32
 8003d42:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	015a      	lsls	r2, r3, #5
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	4413      	add	r3, r2
 8003d56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d60:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d64:	3301      	adds	r3, #1
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d6a:	085b      	lsrs	r3, r3, #1
 8003d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d199      	bne.n	8003ca8 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f004 fbd5 	bl	8008528 <USB_ReadInterrupts>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d88:	f040 8087 	bne.w	8003e9a <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f004 fbf6 	bl	8008582 <USB_ReadDevAllInEpInterrupt>
 8003d96:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003d9c:	e07a      	b.n	8003e94 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d06f      	beq.n	8003e88 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	4611      	mov	r1, r2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f004 fc1d 	bl	80085f2 <USB_ReadDevInEPInterrupt>
 8003db8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d020      	beq.n	8003e06 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc6:	f003 030f 	and.w	r3, r3, #15
 8003dca:	2201      	movs	r2, #1
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69f9      	ldr	r1, [r7, #28]
 8003de0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003de4:	4013      	ands	r3, r2
 8003de6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003df4:	461a      	mov	r2, r3
 8003df6:	2301      	movs	r3, #1
 8003df8:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f006 fbc6 	bl	800a592 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d008      	beq.n	8003e22 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2308      	movs	r3, #8
 8003e20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	f003 0310 	and.w	r3, r3, #16
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d008      	beq.n	8003e3e <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2e:	015a      	lsls	r2, r3, #5
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	4413      	add	r3, r2
 8003e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e38:	461a      	mov	r2, r3
 8003e3a:	2310      	movs	r3, #16
 8003e3c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d008      	beq.n	8003e5a <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4a:	015a      	lsls	r2, r3, #5
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	4413      	add	r3, r2
 8003e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e54:	461a      	mov	r2, r3
 8003e56:	2340      	movs	r3, #64	@ 0x40
 8003e58:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e66:	015a      	lsls	r2, r3, #5
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e70:	461a      	mov	r2, r3
 8003e72:	2302      	movs	r3, #2
 8003e74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003e80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 fc29 	bl	80046da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e90:	085b      	lsrs	r3, r3, #1
 8003e92:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d181      	bne.n	8003d9e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 fb42 	bl	8008528 <USB_ReadInterrupts>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003eae:	d122      	bne.n	8003ef6 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	69fa      	ldr	r2, [r7, #28]
 8003eba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ebe:	f023 0301 	bic.w	r3, r3, #1
 8003ec2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	@ 0x3f4
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d108      	bne.n	8003ee0 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f006 fe73 	bl	800abc4 <HAL_PCDEx_LPM_Callback>
 8003ede:	e002      	b.n	8003ee6 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f006 fbc3 	bl	800a66c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 fb14 	bl	8008528 <USB_ReadInterrupts>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f0a:	d112      	bne.n	8003f32 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d102      	bne.n	8003f22 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f006 fb7f 	bl	800a620 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695a      	ldr	r2, [r3, #20]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003f30:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f004 faf6 	bl	8008528 <USB_ReadInterrupts>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f46:	d121      	bne.n	8003f8c <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695a      	ldr	r2, [r3, #20]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8003f56:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	@ 0x3f4
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d111      	bne.n	8003f86 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f70:	089b      	lsrs	r3, r3, #2
 8003f72:	f003 020f 	and.w	r2, r3, #15
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f8c3 23f8 	str.w	r2, [r3, #1016]	@ 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f006 fe20 	bl	800abc4 <HAL_PCDEx_LPM_Callback>
 8003f84:	e002      	b.n	8003f8c <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f006 fb4a 	bl	800a620 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f004 fac9 	bl	8008528 <USB_ReadInterrupts>
 8003f96:	4603      	mov	r3, r0
 8003f98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa0:	f040 80c5 	bne.w	800412e <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	69fa      	ldr	r2, [r7, #28]
 8003fae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fb2:	f023 0301 	bic.w	r3, r3, #1
 8003fb6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2110      	movs	r1, #16
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f003 fc3e 	bl	8007840 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fc8:	e056      	b.n	8004078 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fcc:	015a      	lsls	r2, r3, #5
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fdc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe0:	015a      	lsls	r2, r3, #5
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fee:	0151      	lsls	r1, r2, #5
 8003ff0:	69fa      	ldr	r2, [r7, #28]
 8003ff2:	440a      	add	r2, r1
 8003ff4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003ff8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003ffc:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004000:	015a      	lsls	r2, r3, #5
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	4413      	add	r3, r2
 8004006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800400e:	0151      	lsls	r1, r2, #5
 8004010:	69fa      	ldr	r2, [r7, #28]
 8004012:	440a      	add	r2, r1
 8004014:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004018:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800401c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800401e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	4413      	add	r3, r2
 8004026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800402a:	461a      	mov	r2, r3
 800402c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004030:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004034:	015a      	lsls	r2, r3, #5
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	4413      	add	r3, r2
 800403a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004042:	0151      	lsls	r1, r2, #5
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	440a      	add	r2, r1
 8004048:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800404c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004050:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	015a      	lsls	r2, r3, #5
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	4413      	add	r3, r2
 800405a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004062:	0151      	lsls	r1, r2, #5
 8004064:	69fa      	ldr	r2, [r7, #28]
 8004066:	440a      	add	r2, r1
 8004068:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800406c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004070:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004074:	3301      	adds	r3, #1
 8004076:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800407e:	429a      	cmp	r2, r3
 8004080:	d3a3      	bcc.n	8003fca <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	69fa      	ldr	r2, [r7, #28]
 800408c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004090:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004094:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409a:	2b00      	cmp	r3, #0
 800409c:	d016      	beq.n	80040cc <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040ae:	f043 030b 	orr.w	r3, r3, #11
 80040b2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040be:	69fa      	ldr	r2, [r7, #28]
 80040c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040c4:	f043 030b 	orr.w	r3, r3, #11
 80040c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80040ca:	e015      	b.n	80040f8 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040d2:	695b      	ldr	r3, [r3, #20]
 80040d4:	69fa      	ldr	r2, [r7, #28]
 80040d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040de:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80040e2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	69fa      	ldr	r2, [r7, #28]
 80040ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040f2:	f043 030b 	orr.w	r3, r3, #11
 80040f6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004106:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800410a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8004116:	4619      	mov	r1, r3
 8004118:	4610      	mov	r0, r2
 800411a:	f004 fac9 	bl	80086b0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695a      	ldr	r2, [r3, #20]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800412c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4618      	mov	r0, r3
 8004134:	f004 f9f8 	bl	8008528 <USB_ReadInterrupts>
 8004138:	4603      	mov	r3, r0
 800413a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800413e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004142:	d124      	bne.n	800418e <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f004 fa8e 	bl	800866a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4618      	mov	r0, r3
 8004154:	f003 fbd5 	bl	8007902 <USB_GetDevSpeed>
 8004158:	4603      	mov	r3, r0
 800415a:	461a      	mov	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681c      	ldr	r4, [r3, #0]
 8004164:	f001 fa1a 	bl	800559c <HAL_RCC_GetHCLKFreq>
 8004168:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800416e:	b2db      	uxtb	r3, r3
 8004170:	461a      	mov	r2, r3
 8004172:	4620      	mov	r0, r4
 8004174:	f003 f930 	bl	80073d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f006 fa32 	bl	800a5e2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695a      	ldr	r2, [r3, #20]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800418c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f004 f9c8 	bl	8008528 <USB_ReadInterrupts>
 8004198:	4603      	mov	r3, r0
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b08      	cmp	r3, #8
 80041a0:	d10a      	bne.n	80041b8 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f006 fa0f 	bl	800a5c6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f002 0208 	and.w	r2, r2, #8
 80041b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4618      	mov	r0, r3
 80041be:	f004 f9b3 	bl	8008528 <USB_ReadInterrupts>
 80041c2:	4603      	mov	r3, r0
 80041c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041cc:	d10f      	bne.n	80041ee <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80041ce:	2300      	movs	r3, #0
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80041d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	4619      	mov	r1, r3
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f006 fa81 	bl	800a6e0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	695a      	ldr	r2, [r3, #20]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80041ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f004 f998 	bl	8008528 <USB_ReadInterrupts>
 80041f8:	4603      	mov	r3, r0
 80041fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004202:	d10f      	bne.n	8004224 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	627b      	str	r3, [r7, #36]	@ 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420a:	b2db      	uxtb	r3, r3
 800420c:	4619      	mov	r1, r3
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f006 fa54 	bl	800a6bc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	695a      	ldr	r2, [r3, #20]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004222:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f004 f97d 	bl	8008528 <USB_ReadInterrupts>
 800422e:	4603      	mov	r3, r0
 8004230:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004238:	d10a      	bne.n	8004250 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f006 fa62 	bl	800a704 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800424e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f004 f967 	bl	8008528 <USB_ReadInterrupts>
 800425a:	4603      	mov	r3, r0
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b04      	cmp	r3, #4
 8004262:	d115      	bne.n	8004290 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	f003 0304 	and.w	r3, r3, #4
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f006 fa52 	bl	800a720 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6859      	ldr	r1, [r3, #4]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	430a      	orrs	r2, r1
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	e000      	b.n	8004290 <HAL_PCD_IRQHandler+0x742>
      return;
 800428e:	bf00      	nop
    }
  }
}
 8004290:	3734      	adds	r7, #52	@ 0x34
 8004292:	46bd      	mov	sp, r7
 8004294:	bd90      	pop	{r4, r7, pc}

08004296 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b082      	sub	sp, #8
 800429a:	af00      	add	r7, sp, #0
 800429c:	6078      	str	r0, [r7, #4]
 800429e:	460b      	mov	r3, r1
 80042a0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d101      	bne.n	80042b0 <HAL_PCD_SetAddress+0x1a>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e013      	b.n	80042d8 <HAL_PCD_SetAddress+0x42>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  hpcd->USB_Address = address;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	78fa      	ldrb	r2, [r7, #3]
 80042bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	78fa      	ldrb	r2, [r7, #3]
 80042c6:	4611      	mov	r1, r2
 80042c8:	4618      	mov	r0, r3
 80042ca:	f004 f8c5 	bl	8008458 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	4608      	mov	r0, r1
 80042ea:	4611      	mov	r1, r2
 80042ec:	461a      	mov	r2, r3
 80042ee:	4603      	mov	r3, r0
 80042f0:	70fb      	strb	r3, [r7, #3]
 80042f2:	460b      	mov	r3, r1
 80042f4:	803b      	strh	r3, [r7, #0]
 80042f6:	4613      	mov	r3, r2
 80042f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80042fa:	2300      	movs	r3, #0
 80042fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80042fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004302:	2b00      	cmp	r3, #0
 8004304:	da0f      	bge.n	8004326 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	f003 020f 	and.w	r2, r3, #15
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	3338      	adds	r3, #56	@ 0x38
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	4413      	add	r3, r2
 800431a:	3304      	adds	r3, #4
 800431c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2201      	movs	r2, #1
 8004322:	705a      	strb	r2, [r3, #1]
 8004324:	e00f      	b.n	8004346 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	f003 020f 	and.w	r2, r3, #15
 800432c:	4613      	mov	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	1a9b      	subs	r3, r3, r2
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	4413      	add	r3, r2
 800433c:	3304      	adds	r3, #4
 800433e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004346:	78fb      	ldrb	r3, [r7, #3]
 8004348:	f003 030f 	and.w	r3, r3, #15
 800434c:	b2da      	uxtb	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004352:	883a      	ldrh	r2, [r7, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	78ba      	ldrb	r2, [r7, #2]
 800435c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	785b      	ldrb	r3, [r3, #1]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d004      	beq.n	8004370 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004370:	78bb      	ldrb	r3, [r7, #2]
 8004372:	2b02      	cmp	r3, #2
 8004374:	d102      	bne.n	800437c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8004382:	2b01      	cmp	r3, #1
 8004384:	d101      	bne.n	800438a <HAL_PCD_EP_Open+0xaa>
 8004386:	2302      	movs	r3, #2
 8004388:	e00e      	b.n	80043a8 <HAL_PCD_EP_Open+0xc8>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68f9      	ldr	r1, [r7, #12]
 8004398:	4618      	mov	r0, r3
 800439a:	f003 fad1 	bl	8007940 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return ret;
 80043a6:	7afb      	ldrb	r3, [r7, #11]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b084      	sub	sp, #16
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	460b      	mov	r3, r1
 80043ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	da0f      	bge.n	80043e4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	f003 020f 	and.w	r2, r3, #15
 80043ca:	4613      	mov	r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	3338      	adds	r3, #56	@ 0x38
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	4413      	add	r3, r2
 80043d8:	3304      	adds	r3, #4
 80043da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2201      	movs	r2, #1
 80043e0:	705a      	strb	r2, [r3, #1]
 80043e2:	e00f      	b.n	8004404 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	f003 020f 	and.w	r2, r3, #15
 80043ea:	4613      	mov	r3, r2
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	4413      	add	r3, r2
 80043fa:	3304      	adds	r3, #4
 80043fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004404:	78fb      	ldrb	r3, [r7, #3]
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	b2da      	uxtb	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_PCD_EP_Close+0x6e>
 800441a:	2302      	movs	r3, #2
 800441c:	e00e      	b.n	800443c <HAL_PCD_EP_Close+0x8c>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68f9      	ldr	r1, [r7, #12]
 800442c:	4618      	mov	r0, r3
 800442e:	f003 fb0f 	bl	8007a50 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	607a      	str	r2, [r7, #4]
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	460b      	mov	r3, r1
 8004452:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004454:	7afb      	ldrb	r3, [r7, #11]
 8004456:	f003 020f 	and.w	r2, r3, #15
 800445a:	4613      	mov	r3, r2
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	4413      	add	r3, r2
 800446a:	3304      	adds	r3, #4
 800446c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	2200      	movs	r2, #0
 800447e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	2200      	movs	r2, #0
 8004484:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004486:	7afb      	ldrb	r3, [r7, #11]
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	b2da      	uxtb	r2, r3
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004492:	7afb      	ldrb	r3, [r7, #11]
 8004494:	f003 030f 	and.w	r3, r3, #15
 8004498:	2b00      	cmp	r3, #0
 800449a:	d106      	bne.n	80044aa <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6979      	ldr	r1, [r7, #20]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f003 fd8c 	bl	8007fc0 <USB_EP0StartXfer>
 80044a8:	e005      	b.n	80044b6 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	6979      	ldr	r1, [r7, #20]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f003 fba9 	bl	8007c08 <USB_EPStartXfer>
  }

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3718      	adds	r7, #24
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80044cc:	78fb      	ldrb	r3, [r7, #3]
 80044ce:	f003 020f 	and.w	r2, r3, #15
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	00db      	lsls	r3, r3, #3
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 80044e2:	681b      	ldr	r3, [r3, #0]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	603b      	str	r3, [r7, #0]
 80044fc:	460b      	mov	r3, r1
 80044fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004500:	7afb      	ldrb	r3, [r7, #11]
 8004502:	f003 020f 	and.w	r2, r3, #15
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	3338      	adds	r3, #56	@ 0x38
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	3304      	adds	r3, #4
 8004516:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	2200      	movs	r2, #0
 8004528:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2201      	movs	r2, #1
 800452e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004530:	7afb      	ldrb	r3, [r7, #11]
 8004532:	f003 030f 	and.w	r3, r3, #15
 8004536:	b2da      	uxtb	r2, r3
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800453c:	7afb      	ldrb	r3, [r7, #11]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	2b00      	cmp	r3, #0
 8004544:	d106      	bne.n	8004554 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6979      	ldr	r1, [r7, #20]
 800454c:	4618      	mov	r0, r3
 800454e:	f003 fd37 	bl	8007fc0 <USB_EP0StartXfer>
 8004552:	e005      	b.n	8004560 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6979      	ldr	r1, [r7, #20]
 800455a:	4618      	mov	r0, r3
 800455c:	f003 fb54 	bl	8007c08 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
 8004572:	460b      	mov	r3, r1
 8004574:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004576:	78fb      	ldrb	r3, [r7, #3]
 8004578:	f003 020f 	and.w	r2, r3, #15
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	429a      	cmp	r2, r3
 8004582:	d901      	bls.n	8004588 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e04e      	b.n	8004626 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004588:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800458c:	2b00      	cmp	r3, #0
 800458e:	da0f      	bge.n	80045b0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004590:	78fb      	ldrb	r3, [r7, #3]
 8004592:	f003 020f 	and.w	r2, r3, #15
 8004596:	4613      	mov	r3, r2
 8004598:	00db      	lsls	r3, r3, #3
 800459a:	1a9b      	subs	r3, r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	3338      	adds	r3, #56	@ 0x38
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	4413      	add	r3, r2
 80045a4:	3304      	adds	r3, #4
 80045a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	705a      	strb	r2, [r3, #1]
 80045ae:	e00d      	b.n	80045cc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045b0:	78fa      	ldrb	r2, [r7, #3]
 80045b2:	4613      	mov	r3, r2
 80045b4:	00db      	lsls	r3, r3, #3
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	4413      	add	r3, r2
 80045c2:	3304      	adds	r3, #4
 80045c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045d2:	78fb      	ldrb	r3, [r7, #3]
 80045d4:	f003 030f 	and.w	r3, r3, #15
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_PCD_EP_SetStall+0x82>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e01c      	b.n	8004626 <HAL_PCD_EP_SetStall+0xbc>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68f9      	ldr	r1, [r7, #12]
 80045fa:	4618      	mov	r0, r3
 80045fc:	f003 fe58 	bl	80082b0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004600:	78fb      	ldrb	r3, [r7, #3]
 8004602:	f003 030f 	and.w	r3, r3, #15
 8004606:	2b00      	cmp	r3, #0
 8004608:	d108      	bne.n	800461c <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 8004614:	4619      	mov	r1, r3
 8004616:	4610      	mov	r0, r2
 8004618:	f004 f84a 	bl	80086b0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	460b      	mov	r3, r1
 8004638:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800463a:	78fb      	ldrb	r3, [r7, #3]
 800463c:	f003 020f 	and.w	r2, r3, #15
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	429a      	cmp	r2, r3
 8004646:	d901      	bls.n	800464c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e042      	b.n	80046d2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800464c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004650:	2b00      	cmp	r3, #0
 8004652:	da0f      	bge.n	8004674 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004654:	78fb      	ldrb	r3, [r7, #3]
 8004656:	f003 020f 	and.w	r2, r3, #15
 800465a:	4613      	mov	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	1a9b      	subs	r3, r3, r2
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	3338      	adds	r3, #56	@ 0x38
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	4413      	add	r3, r2
 8004668:	3304      	adds	r3, #4
 800466a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2201      	movs	r2, #1
 8004670:	705a      	strb	r2, [r3, #1]
 8004672:	e00f      	b.n	8004694 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004674:	78fb      	ldrb	r3, [r7, #3]
 8004676:	f003 020f 	and.w	r2, r3, #15
 800467a:	4613      	mov	r3, r2
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	1a9b      	subs	r3, r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	4413      	add	r3, r2
 800468a:	3304      	adds	r3, #4
 800468c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800469a:	78fb      	ldrb	r3, [r7, #3]
 800469c:	f003 030f 	and.w	r3, r3, #15
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	@ 0x3bc
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_PCD_EP_ClrStall+0x86>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e00e      	b.n	80046d2 <HAL_PCD_EP_ClrStall+0xa4>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68f9      	ldr	r1, [r7, #12]
 80046c2:	4618      	mov	r0, r3
 80046c4:	f003 fe62 	bl	800838c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 23bc 	strb.w	r2, [r3, #956]	@ 0x3bc

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b088      	sub	sp, #32
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
 80046e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	4613      	mov	r3, r2
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	3338      	adds	r3, #56	@ 0x38
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	3304      	adds	r3, #4
 8004700:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	699a      	ldr	r2, [r3, #24]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	429a      	cmp	r2, r3
 800470c:	d901      	bls.n	8004712 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e067      	b.n	80047e2 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	695a      	ldr	r2, [r3, #20]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	69fa      	ldr	r2, [r7, #28]
 8004724:	429a      	cmp	r2, r3
 8004726:	d902      	bls.n	800472e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	3303      	adds	r3, #3
 8004732:	089b      	lsrs	r3, r3, #2
 8004734:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004736:	e026      	b.n	8004786 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	429a      	cmp	r2, r3
 800474c:	d902      	bls.n	8004754 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	3303      	adds	r3, #3
 8004758:	089b      	lsrs	r3, r3, #2
 800475a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	68d9      	ldr	r1, [r3, #12]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	b2da      	uxtb	r2, r3
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	b29b      	uxth	r3, r3
 8004768:	6978      	ldr	r0, [r7, #20]
 800476a:	f003 fd47 	bl	80081fc <USB_WritePacket>

    ep->xfer_buff  += len;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	441a      	add	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	699a      	ldr	r2, [r3, #24]
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	441a      	add	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4413      	add	r3, r2
 800478e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004796:	69ba      	ldr	r2, [r7, #24]
 8004798:	429a      	cmp	r2, r3
 800479a:	d809      	bhi.n	80047b0 <PCD_WriteEmptyTxFifo+0xd6>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	699a      	ldr	r2, [r3, #24]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d203      	bcs.n	80047b0 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1c3      	bne.n	8004738 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	695a      	ldr	r2, [r3, #20]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d811      	bhi.n	80047e0 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	f003 030f 	and.w	r3, r3, #15
 80047c2:	2201      	movs	r2, #1
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	43db      	mvns	r3, r3
 80047d6:	6939      	ldr	r1, [r7, #16]
 80047d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047dc:	4013      	ands	r3, r2
 80047de:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3720      	adds	r7, #32
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	333c      	adds	r3, #60	@ 0x3c
 8004804:	3304      	adds	r3, #4
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	015a      	lsls	r2, r3, #5
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	4413      	add	r3, r2
 8004812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	4a19      	ldr	r2, [pc, #100]	@ (8004884 <PCD_EP_OutXfrComplete_int+0x98>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d124      	bne.n	800486c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	015a      	lsls	r2, r3, #5
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	4413      	add	r3, r2
 8004834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004838:	461a      	mov	r2, r3
 800483a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800483e:	6093      	str	r3, [r2, #8]
 8004840:	e01a      	b.n	8004878 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	4413      	add	r3, r2
 8004854:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004858:	461a      	mov	r2, r3
 800485a:	2320      	movs	r3, #32
 800485c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	4619      	mov	r1, r3
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f005 fe79 	bl	800a55c <HAL_PCD_DataOutStageCallback>
 800486a:	e005      	b.n	8004878 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	b2db      	uxtb	r3, r3
 8004870:	4619      	mov	r1, r3
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f005 fe72 	bl	800a55c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	4f54310a 	.word	0x4f54310a

08004888 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	333c      	adds	r3, #60	@ 0x3c
 80048a0:	3304      	adds	r3, #4
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	015a      	lsls	r2, r3, #5
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	4413      	add	r3, r2
 80048ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	4a0c      	ldr	r2, [pc, #48]	@ (80048ec <PCD_EP_OutSetupPacket_int+0x64>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d90e      	bls.n	80048dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d009      	beq.n	80048dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048d4:	461a      	mov	r2, r3
 80048d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f005 fe2b 	bl	800a538 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3718      	adds	r7, #24
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	4f54300a 	.word	0x4f54300a

080048f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	460b      	mov	r3, r1
 80048fa:	70fb      	strb	r3, [r7, #3]
 80048fc:	4613      	mov	r3, r2
 80048fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004906:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004908:	78fb      	ldrb	r3, [r7, #3]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d107      	bne.n	800491e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800490e:	883b      	ldrh	r3, [r7, #0]
 8004910:	0419      	lsls	r1, r3, #16
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	430a      	orrs	r2, r1
 800491a:	629a      	str	r2, [r3, #40]	@ 0x28
 800491c:	e028      	b.n	8004970 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	4413      	add	r3, r2
 800492a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800492c:	2300      	movs	r3, #0
 800492e:	73fb      	strb	r3, [r7, #15]
 8004930:	e00d      	b.n	800494e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	3340      	adds	r3, #64	@ 0x40
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	0c1b      	lsrs	r3, r3, #16
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	4413      	add	r3, r2
 8004946:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004948:	7bfb      	ldrb	r3, [r7, #15]
 800494a:	3301      	adds	r3, #1
 800494c:	73fb      	strb	r3, [r7, #15]
 800494e:	7bfa      	ldrb	r2, [r7, #15]
 8004950:	78fb      	ldrb	r3, [r7, #3]
 8004952:	3b01      	subs	r3, #1
 8004954:	429a      	cmp	r2, r3
 8004956:	d3ec      	bcc.n	8004932 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004958:	883b      	ldrh	r3, [r7, #0]
 800495a:	0418      	lsls	r0, r3, #16
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6819      	ldr	r1, [r3, #0]
 8004960:	78fb      	ldrb	r3, [r7, #3]
 8004962:	3b01      	subs	r3, #1
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	4302      	orrs	r2, r0
 8004968:	3340      	adds	r3, #64	@ 0x40
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004970:	2300      	movs	r3, #0
}
 8004972:	4618      	mov	r0, r3
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	460b      	mov	r3, r1
 8004988:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	887a      	ldrh	r2, [r7, #2]
 8004990:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004992:	2300      	movs	r3, #0
}
 8004994:	4618      	mov	r0, r3
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
  hpcd->LPM_State = LPM_L0;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 23f4 	strb.w	r2, [r3, #1012]	@ 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049d2:	f043 0303 	orr.w	r3, r3, #3
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049e8:	b480      	push	{r7}
 80049ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049ec:	4b05      	ldr	r3, [pc, #20]	@ (8004a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a04      	ldr	r2, [pc, #16]	@ (8004a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f6:	6013      	str	r3, [r2, #0]
}
 80049f8:	bf00      	nop
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40007000 	.word	0x40007000

08004a08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004a0c:	4b04      	ldr	r3, [pc, #16]	@ (8004a20 <HAL_PWREx_GetVoltageRange+0x18>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	40007000 	.word	0x40007000

08004a24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a32:	d130      	bne.n	8004a96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a34:	4b23      	ldr	r3, [pc, #140]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a40:	d038      	beq.n	8004ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a42:	4b20      	ldr	r3, [pc, #128]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a52:	4b1d      	ldr	r3, [pc, #116]	@ (8004ac8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2232      	movs	r2, #50	@ 0x32
 8004a58:	fb02 f303 	mul.w	r3, r2, r3
 8004a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004acc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a62:	0c9b      	lsrs	r3, r3, #18
 8004a64:	3301      	adds	r3, #1
 8004a66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a68:	e002      	b.n	8004a70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a70:	4b14      	ldr	r3, [pc, #80]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7c:	d102      	bne.n	8004a84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1f2      	bne.n	8004a6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a84:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a90:	d110      	bne.n	8004ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e00f      	b.n	8004ab6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aa2:	d007      	beq.n	8004ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004aa4:	4b07      	ldr	r3, [pc, #28]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004aac:	4a05      	ldr	r2, [pc, #20]	@ (8004ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004aae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ab2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40007000 	.word	0x40007000
 8004ac8:	20000000 	.word	0x20000000
 8004acc:	431bde83 	.word	0x431bde83

08004ad0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004ad4:	4b05      	ldr	r3, [pc, #20]	@ (8004aec <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	4a04      	ldr	r2, [pc, #16]	@ (8004aec <HAL_PWREx_EnableVddUSB+0x1c>)
 8004ada:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ade:	6053      	str	r3, [r2, #4]
}
 8004ae0:	bf00      	nop
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40007000 	.word	0x40007000

08004af0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e3d8      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b02:	4b97      	ldr	r3, [pc, #604]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b0c:	4b94      	ldr	r3, [pc, #592]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f003 0303 	and.w	r3, r3, #3
 8004b14:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 80e4 	beq.w	8004cec <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b24:	69bb      	ldr	r3, [r7, #24]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d007      	beq.n	8004b3a <HAL_RCC_OscConfig+0x4a>
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	2b0c      	cmp	r3, #12
 8004b2e:	f040 808b 	bne.w	8004c48 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	f040 8087 	bne.w	8004c48 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b3a:	4b89      	ldr	r3, [pc, #548]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f003 0302 	and.w	r3, r3, #2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d005      	beq.n	8004b52 <HAL_RCC_OscConfig+0x62>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e3b0      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1a      	ldr	r2, [r3, #32]
 8004b56:	4b82      	ldr	r3, [pc, #520]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0308 	and.w	r3, r3, #8
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <HAL_RCC_OscConfig+0x7c>
 8004b62:	4b7f      	ldr	r3, [pc, #508]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b6a:	e005      	b.n	8004b78 <HAL_RCC_OscConfig+0x88>
 8004b6c:	4b7c      	ldr	r3, [pc, #496]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b72:	091b      	lsrs	r3, r3, #4
 8004b74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d223      	bcs.n	8004bc4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	4618      	mov	r0, r3
 8004b82:	f000 fd43 	bl	800560c <RCC_SetFlashLatencyFromMSIRange>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e391      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b90:	4b73      	ldr	r3, [pc, #460]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a72      	ldr	r2, [pc, #456]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b96:	f043 0308 	orr.w	r3, r3, #8
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b70      	ldr	r3, [pc, #448]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	496d      	ldr	r1, [pc, #436]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bae:	4b6c      	ldr	r3, [pc, #432]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	021b      	lsls	r3, r3, #8
 8004bbc:	4968      	ldr	r1, [pc, #416]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]
 8004bc2:	e025      	b.n	8004c10 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bc4:	4b66      	ldr	r3, [pc, #408]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a65      	ldr	r2, [pc, #404]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bca:	f043 0308 	orr.w	r3, r3, #8
 8004bce:	6013      	str	r3, [r2, #0]
 8004bd0:	4b63      	ldr	r3, [pc, #396]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	4960      	ldr	r1, [pc, #384]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004be2:	4b5f      	ldr	r3, [pc, #380]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	021b      	lsls	r3, r3, #8
 8004bf0:	495b      	ldr	r1, [pc, #364]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d109      	bne.n	8004c10 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fd03 	bl	800560c <RCC_SetFlashLatencyFromMSIRange>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e351      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c10:	f000 fc38 	bl	8005484 <HAL_RCC_GetSysClockFreq>
 8004c14:	4602      	mov	r2, r0
 8004c16:	4b52      	ldr	r3, [pc, #328]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	091b      	lsrs	r3, r3, #4
 8004c1c:	f003 030f 	and.w	r3, r3, #15
 8004c20:	4950      	ldr	r1, [pc, #320]	@ (8004d64 <HAL_RCC_OscConfig+0x274>)
 8004c22:	5ccb      	ldrb	r3, [r1, r3]
 8004c24:	f003 031f 	and.w	r3, r3, #31
 8004c28:	fa22 f303 	lsr.w	r3, r2, r3
 8004c2c:	4a4e      	ldr	r2, [pc, #312]	@ (8004d68 <HAL_RCC_OscConfig+0x278>)
 8004c2e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c30:	4b4e      	ldr	r3, [pc, #312]	@ (8004d6c <HAL_RCC_OscConfig+0x27c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f7fe f963 	bl	8002f00 <HAL_InitTick>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d052      	beq.n	8004cea <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004c44:	7bfb      	ldrb	r3, [r7, #15]
 8004c46:	e335      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d032      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c50:	4b43      	ldr	r3, [pc, #268]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a42      	ldr	r2, [pc, #264]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c56:	f043 0301 	orr.w	r3, r3, #1
 8004c5a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004c5c:	f7fe f9a0 	bl	8002fa0 <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c64:	f7fe f99c 	bl	8002fa0 <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e31e      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c76:	4b3a      	ldr	r3, [pc, #232]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0302 	and.w	r3, r3, #2
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0f0      	beq.n	8004c64 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c82:	4b37      	ldr	r3, [pc, #220]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a36      	ldr	r2, [pc, #216]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c88:	f043 0308 	orr.w	r3, r3, #8
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	4b34      	ldr	r3, [pc, #208]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	4931      	ldr	r1, [pc, #196]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	69db      	ldr	r3, [r3, #28]
 8004cac:	021b      	lsls	r3, r3, #8
 8004cae:	492c      	ldr	r1, [pc, #176]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	604b      	str	r3, [r1, #4]
 8004cb4:	e01a      	b.n	8004cec <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a29      	ldr	r2, [pc, #164]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004cbc:	f023 0301 	bic.w	r3, r3, #1
 8004cc0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004cc2:	f7fe f96d 	bl	8002fa0 <HAL_GetTick>
 8004cc6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004cc8:	e008      	b.n	8004cdc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cca:	f7fe f969 	bl	8002fa0 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e2eb      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004cdc:	4b20      	ldr	r3, [pc, #128]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1f0      	bne.n	8004cca <HAL_RCC_OscConfig+0x1da>
 8004ce8:	e000      	b.n	8004cec <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004cea:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d074      	beq.n	8004de2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	2b08      	cmp	r3, #8
 8004cfc:	d005      	beq.n	8004d0a <HAL_RCC_OscConfig+0x21a>
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b0c      	cmp	r3, #12
 8004d02:	d10e      	bne.n	8004d22 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2b03      	cmp	r3, #3
 8004d08:	d10b      	bne.n	8004d22 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d0a:	4b15      	ldr	r3, [pc, #84]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d064      	beq.n	8004de0 <HAL_RCC_OscConfig+0x2f0>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d160      	bne.n	8004de0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e2c8      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d2a:	d106      	bne.n	8004d3a <HAL_RCC_OscConfig+0x24a>
 8004d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a0b      	ldr	r2, [pc, #44]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d36:	6013      	str	r3, [r2, #0]
 8004d38:	e026      	b.n	8004d88 <HAL_RCC_OscConfig+0x298>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d42:	d115      	bne.n	8004d70 <HAL_RCC_OscConfig+0x280>
 8004d44:	4b06      	ldr	r3, [pc, #24]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a05      	ldr	r2, [pc, #20]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	4b03      	ldr	r3, [pc, #12]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a02      	ldr	r2, [pc, #8]	@ (8004d60 <HAL_RCC_OscConfig+0x270>)
 8004d56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d5a:	6013      	str	r3, [r2, #0]
 8004d5c:	e014      	b.n	8004d88 <HAL_RCC_OscConfig+0x298>
 8004d5e:	bf00      	nop
 8004d60:	40021000 	.word	0x40021000
 8004d64:	0800f530 	.word	0x0800f530
 8004d68:	20000000 	.word	0x20000000
 8004d6c:	200000a0 	.word	0x200000a0
 8004d70:	4ba0      	ldr	r3, [pc, #640]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a9f      	ldr	r2, [pc, #636]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	4b9d      	ldr	r3, [pc, #628]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a9c      	ldr	r2, [pc, #624]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004d82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d013      	beq.n	8004db8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d90:	f7fe f906 	bl	8002fa0 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d98:	f7fe f902 	bl	8002fa0 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b64      	cmp	r3, #100	@ 0x64
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e284      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004daa:	4b92      	ldr	r3, [pc, #584]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0f0      	beq.n	8004d98 <HAL_RCC_OscConfig+0x2a8>
 8004db6:	e014      	b.n	8004de2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db8:	f7fe f8f2 	bl	8002fa0 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc0:	f7fe f8ee 	bl	8002fa0 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b64      	cmp	r3, #100	@ 0x64
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e270      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004dd2:	4b88      	ldr	r3, [pc, #544]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x2d0>
 8004dde:	e000      	b.n	8004de2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d060      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b04      	cmp	r3, #4
 8004df2:	d005      	beq.n	8004e00 <HAL_RCC_OscConfig+0x310>
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	2b0c      	cmp	r3, #12
 8004df8:	d119      	bne.n	8004e2e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d116      	bne.n	8004e2e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e00:	4b7c      	ldr	r3, [pc, #496]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d005      	beq.n	8004e18 <HAL_RCC_OscConfig+0x328>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e24d      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e18:	4b76      	ldr	r3, [pc, #472]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	061b      	lsls	r3, r3, #24
 8004e26:	4973      	ldr	r1, [pc, #460]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e2c:	e040      	b.n	8004eb0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d023      	beq.n	8004e7e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e36:	4b6f      	ldr	r3, [pc, #444]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a6e      	ldr	r2, [pc, #440]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e42:	f7fe f8ad 	bl	8002fa0 <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e4a:	f7fe f8a9 	bl	8002fa0 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e22b      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e5c:	4b65      	ldr	r3, [pc, #404]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0f0      	beq.n	8004e4a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e68:	4b62      	ldr	r3, [pc, #392]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	061b      	lsls	r3, r3, #24
 8004e76:	495f      	ldr	r1, [pc, #380]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	604b      	str	r3, [r1, #4]
 8004e7c:	e018      	b.n	8004eb0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a5c      	ldr	r2, [pc, #368]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004e84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8a:	f7fe f889 	bl	8002fa0 <HAL_GetTick>
 8004e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e90:	e008      	b.n	8004ea4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e92:	f7fe f885 	bl	8002fa0 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d901      	bls.n	8004ea4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e207      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ea4:	4b53      	ldr	r3, [pc, #332]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d1f0      	bne.n	8004e92 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 0308 	and.w	r3, r3, #8
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d03c      	beq.n	8004f36 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d01c      	beq.n	8004efe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004eca:	4a4a      	ldr	r2, [pc, #296]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004ecc:	f043 0301 	orr.w	r3, r3, #1
 8004ed0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed4:	f7fe f864 	bl	8002fa0 <HAL_GetTick>
 8004ed8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004eda:	e008      	b.n	8004eee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004edc:	f7fe f860 	bl	8002fa0 <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e1e2      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004eee:	4b41      	ldr	r3, [pc, #260]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004ef0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0ef      	beq.n	8004edc <HAL_RCC_OscConfig+0x3ec>
 8004efc:	e01b      	b.n	8004f36 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004efe:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f04:	4a3b      	ldr	r2, [pc, #236]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f06:	f023 0301 	bic.w	r3, r3, #1
 8004f0a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0e:	f7fe f847 	bl	8002fa0 <HAL_GetTick>
 8004f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f14:	e008      	b.n	8004f28 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f16:	f7fe f843 	bl	8002fa0 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d901      	bls.n	8004f28 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e1c5      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f28:	4b32      	ldr	r3, [pc, #200]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1ef      	bne.n	8004f16 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0304 	and.w	r3, r3, #4
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 80a6 	beq.w	8005090 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f44:	2300      	movs	r3, #0
 8004f46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004f48:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10d      	bne.n	8004f70 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f54:	4b27      	ldr	r3, [pc, #156]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f58:	4a26      	ldr	r2, [pc, #152]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f60:	4b24      	ldr	r3, [pc, #144]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f68:	60bb      	str	r3, [r7, #8]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f70:	4b21      	ldr	r3, [pc, #132]	@ (8004ff8 <HAL_RCC_OscConfig+0x508>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d118      	bne.n	8004fae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff8 <HAL_RCC_OscConfig+0x508>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff8 <HAL_RCC_OscConfig+0x508>)
 8004f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f86:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f88:	f7fe f80a 	bl	8002fa0 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f90:	f7fe f806 	bl	8002fa0 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e188      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fa2:	4b15      	ldr	r3, [pc, #84]	@ (8004ff8 <HAL_RCC_OscConfig+0x508>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0f0      	beq.n	8004f90 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d108      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4d8>
 8004fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fc6:	e029      	b.n	800501c <HAL_RCC_OscConfig+0x52c>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	2b05      	cmp	r3, #5
 8004fce:	d115      	bne.n	8004ffc <HAL_RCC_OscConfig+0x50c>
 8004fd0:	4b08      	ldr	r3, [pc, #32]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd6:	4a07      	ldr	r2, [pc, #28]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fd8:	f043 0304 	orr.w	r3, r3, #4
 8004fdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004fe0:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	4a03      	ldr	r2, [pc, #12]	@ (8004ff4 <HAL_RCC_OscConfig+0x504>)
 8004fe8:	f043 0301 	orr.w	r3, r3, #1
 8004fec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ff0:	e014      	b.n	800501c <HAL_RCC_OscConfig+0x52c>
 8004ff2:	bf00      	nop
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40007000 	.word	0x40007000
 8004ffc:	4b91      	ldr	r3, [pc, #580]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8004ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005002:	4a90      	ldr	r2, [pc, #576]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005004:	f023 0301 	bic.w	r3, r3, #1
 8005008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800500c:	4b8d      	ldr	r3, [pc, #564]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005012:	4a8c      	ldr	r2, [pc, #560]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005014:	f023 0304 	bic.w	r3, r3, #4
 8005018:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d016      	beq.n	8005052 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005024:	f7fd ffbc 	bl	8002fa0 <HAL_GetTick>
 8005028:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800502a:	e00a      	b.n	8005042 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502c:	f7fd ffb8 	bl	8002fa0 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503a:	4293      	cmp	r3, r2
 800503c:	d901      	bls.n	8005042 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e138      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005042:	4b80      	ldr	r3, [pc, #512]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0ed      	beq.n	800502c <HAL_RCC_OscConfig+0x53c>
 8005050:	e015      	b.n	800507e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005052:	f7fd ffa5 	bl	8002fa0 <HAL_GetTick>
 8005056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005058:	e00a      	b.n	8005070 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505a:	f7fd ffa1 	bl	8002fa0 <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005068:	4293      	cmp	r3, r2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e121      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005070:	4b74      	ldr	r3, [pc, #464]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1ed      	bne.n	800505a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800507e:	7ffb      	ldrb	r3, [r7, #31]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d105      	bne.n	8005090 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005084:	4b6f      	ldr	r3, [pc, #444]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005088:	4a6e      	ldr	r2, [pc, #440]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 800508a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800508e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 810c 	beq.w	80052b2 <HAL_RCC_OscConfig+0x7c2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509e:	2b02      	cmp	r3, #2
 80050a0:	f040 80d4 	bne.w	800524c <HAL_RCC_OscConfig+0x75c>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80050a4:	4b67      	ldr	r3, [pc, #412]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	f003 0203 	and.w	r2, r3, #3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d130      	bne.n	800511a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c2:	3b01      	subs	r3, #1
 80050c4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d127      	bne.n	800511a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d11f      	bne.n	800511a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80050e4:	2a07      	cmp	r2, #7
 80050e6:	bf14      	ite	ne
 80050e8:	2201      	movne	r2, #1
 80050ea:	2200      	moveq	r2, #0
 80050ec:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d113      	bne.n	800511a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	3b01      	subs	r3, #1
 8005100:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005102:	429a      	cmp	r2, r3
 8005104:	d109      	bne.n	800511a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005110:	085b      	lsrs	r3, r3, #1
 8005112:	3b01      	subs	r3, #1
 8005114:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005116:	429a      	cmp	r2, r3
 8005118:	d06e      	beq.n	80051f8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	2b0c      	cmp	r3, #12
 800511e:	d069      	beq.n	80051f4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005120:	4b48      	ldr	r3, [pc, #288]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d105      	bne.n	8005138 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800512c:	4b45      	ldr	r3, [pc, #276]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e0bb      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800513c:	4b41      	ldr	r3, [pc, #260]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a40      	ldr	r2, [pc, #256]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005142:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005146:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005148:	f7fd ff2a 	bl	8002fa0 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005150:	f7fd ff26 	bl	8002fa0 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e0a8      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005162:	4b38      	ldr	r3, [pc, #224]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1f0      	bne.n	8005150 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800516e:	4b35      	ldr	r3, [pc, #212]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005170:	68da      	ldr	r2, [r3, #12]
 8005172:	4b35      	ldr	r3, [pc, #212]	@ (8005248 <HAL_RCC_OscConfig+0x758>)
 8005174:	4013      	ands	r3, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800517e:	3a01      	subs	r2, #1
 8005180:	0112      	lsls	r2, r2, #4
 8005182:	4311      	orrs	r1, r2
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005188:	0212      	lsls	r2, r2, #8
 800518a:	4311      	orrs	r1, r2
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005190:	0852      	lsrs	r2, r2, #1
 8005192:	3a01      	subs	r2, #1
 8005194:	0552      	lsls	r2, r2, #21
 8005196:	4311      	orrs	r1, r2
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800519c:	0852      	lsrs	r2, r2, #1
 800519e:	3a01      	subs	r2, #1
 80051a0:	0652      	lsls	r2, r2, #25
 80051a2:	4311      	orrs	r1, r2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051a8:	0912      	lsrs	r2, r2, #4
 80051aa:	0452      	lsls	r2, r2, #17
 80051ac:	430a      	orrs	r2, r1
 80051ae:	4925      	ldr	r1, [pc, #148]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051b0:	4313      	orrs	r3, r2
 80051b2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80051b4:	4b23      	ldr	r3, [pc, #140]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a22      	ldr	r2, [pc, #136]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051c0:	4b20      	ldr	r3, [pc, #128]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051cc:	f7fd fee8 	bl	8002fa0 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d4:	f7fd fee4 	bl	8002fa0 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e066      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051e6:	4b17      	ldr	r3, [pc, #92]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d0f0      	beq.n	80051d4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051f2:	e05e      	b.n	80052b2 <HAL_RCC_OscConfig+0x7c2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e05d      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051f8:	4b12      	ldr	r3, [pc, #72]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d156      	bne.n	80052b2 <HAL_RCC_OscConfig+0x7c2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005204:	4b0f      	ldr	r3, [pc, #60]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a0e      	ldr	r2, [pc, #56]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 800520a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800520e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005210:	4b0c      	ldr	r3, [pc, #48]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	4a0b      	ldr	r2, [pc, #44]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800521a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800521c:	f7fd fec0 	bl	8002fa0 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005222:	e008      	b.n	8005236 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005224:	f7fd febc 	bl	8002fa0 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e03e      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005236:	4b03      	ldr	r3, [pc, #12]	@ (8005244 <HAL_RCC_OscConfig+0x754>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d0f0      	beq.n	8005224 <HAL_RCC_OscConfig+0x734>
 8005242:	e036      	b.n	80052b2 <HAL_RCC_OscConfig+0x7c2>
 8005244:	40021000 	.word	0x40021000
 8005248:	f99d808c 	.word	0xf99d808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	2b0c      	cmp	r3, #12
 8005250:	d02d      	beq.n	80052ae <HAL_RCC_OscConfig+0x7be>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005252:	4b1a      	ldr	r3, [pc, #104]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a19      	ldr	r2, [pc, #100]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 8005258:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800525c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800525e:	4b17      	ldr	r3, [pc, #92]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 5320 	and.w	r3, r3, #671088640	@ 0x28000000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d105      	bne.n	8005276 <HAL_RCC_OscConfig+0x786>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800526a:	4b14      	ldr	r3, [pc, #80]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	4a13      	ldr	r2, [pc, #76]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 8005270:	f023 0303 	bic.w	r3, r3, #3
 8005274:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005276:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	4a10      	ldr	r2, [pc, #64]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 800527c:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8005280:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005284:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005286:	f7fd fe8b 	bl	8002fa0 <HAL_GetTick>
 800528a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800528c:	e008      	b.n	80052a0 <HAL_RCC_OscConfig+0x7b0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800528e:	f7fd fe87 	bl	8002fa0 <HAL_GetTick>
 8005292:	4602      	mov	r2, r0
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d901      	bls.n	80052a0 <HAL_RCC_OscConfig+0x7b0>
          {
            return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e009      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052a0:	4b06      	ldr	r3, [pc, #24]	@ (80052bc <HAL_RCC_OscConfig+0x7cc>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1f0      	bne.n	800528e <HAL_RCC_OscConfig+0x79e>
 80052ac:	e001      	b.n	80052b2 <HAL_RCC_OscConfig+0x7c2>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <HAL_RCC_OscConfig+0x7c4>
      }
    }
  }
  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3720      	adds	r7, #32
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40021000 	.word	0x40021000

080052c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0c8      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052d4:	4b66      	ldr	r3, [pc, #408]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d910      	bls.n	8005304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e2:	4b63      	ldr	r3, [pc, #396]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 0207 	bic.w	r2, r3, #7
 80052ea:	4961      	ldr	r1, [pc, #388]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d001      	beq.n	8005304 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e0b0      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d04c      	beq.n	80053aa <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	2b03      	cmp	r3, #3
 8005316:	d107      	bne.n	8005328 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005318:	4b56      	ldr	r3, [pc, #344]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d121      	bne.n	8005368 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e09e      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	2b02      	cmp	r3, #2
 800532e:	d107      	bne.n	8005340 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005330:	4b50      	ldr	r3, [pc, #320]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d115      	bne.n	8005368 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e092      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d107      	bne.n	8005358 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005348:	4b4a      	ldr	r3, [pc, #296]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d109      	bne.n	8005368 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e086      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005358:	4b46      	ldr	r3, [pc, #280]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e07e      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005368:	4b42      	ldr	r3, [pc, #264]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f023 0203 	bic.w	r2, r3, #3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	493f      	ldr	r1, [pc, #252]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005376:	4313      	orrs	r3, r2
 8005378:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800537a:	f7fd fe11 	bl	8002fa0 <HAL_GetTick>
 800537e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005380:	e00a      	b.n	8005398 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005382:	f7fd fe0d 	bl	8002fa0 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005390:	4293      	cmp	r3, r2
 8005392:	d901      	bls.n	8005398 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e066      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005398:	4b36      	ldr	r3, [pc, #216]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f003 020c 	and.w	r2, r3, #12
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d1eb      	bne.n	8005382 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0302 	and.w	r3, r3, #2
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d008      	beq.n	80053c8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b6:	4b2f      	ldr	r3, [pc, #188]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	492c      	ldr	r1, [pc, #176]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053c8:	4b29      	ldr	r3, [pc, #164]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d210      	bcs.n	80053f8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053d6:	4b26      	ldr	r3, [pc, #152]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f023 0207 	bic.w	r2, r3, #7
 80053de:	4924      	ldr	r1, [pc, #144]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053e6:	4b22      	ldr	r3, [pc, #136]	@ (8005470 <HAL_RCC_ClockConfig+0x1b0>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d001      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e036      	b.n	8005466 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b00      	cmp	r3, #0
 8005402:	d008      	beq.n	8005416 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005404:	4b1b      	ldr	r3, [pc, #108]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	4918      	ldr	r1, [pc, #96]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0308 	and.w	r3, r3, #8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005422:	4b14      	ldr	r3, [pc, #80]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	00db      	lsls	r3, r3, #3
 8005430:	4910      	ldr	r1, [pc, #64]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 8005432:	4313      	orrs	r3, r2
 8005434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005436:	f000 f825 	bl	8005484 <HAL_RCC_GetSysClockFreq>
 800543a:	4602      	mov	r2, r0
 800543c:	4b0d      	ldr	r3, [pc, #52]	@ (8005474 <HAL_RCC_ClockConfig+0x1b4>)
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	091b      	lsrs	r3, r3, #4
 8005442:	f003 030f 	and.w	r3, r3, #15
 8005446:	490c      	ldr	r1, [pc, #48]	@ (8005478 <HAL_RCC_ClockConfig+0x1b8>)
 8005448:	5ccb      	ldrb	r3, [r1, r3]
 800544a:	f003 031f 	and.w	r3, r3, #31
 800544e:	fa22 f303 	lsr.w	r3, r2, r3
 8005452:	4a0a      	ldr	r2, [pc, #40]	@ (800547c <HAL_RCC_ClockConfig+0x1bc>)
 8005454:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005456:	4b0a      	ldr	r3, [pc, #40]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4618      	mov	r0, r3
 800545c:	f7fd fd50 	bl	8002f00 <HAL_InitTick>
 8005460:	4603      	mov	r3, r0
 8005462:	72fb      	strb	r3, [r7, #11]

  return status;
 8005464:	7afb      	ldrb	r3, [r7, #11]
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40022000 	.word	0x40022000
 8005474:	40021000 	.word	0x40021000
 8005478:	0800f530 	.word	0x0800f530
 800547c:	20000000 	.word	0x20000000
 8005480:	200000a0 	.word	0x200000a0

08005484 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005484:	b480      	push	{r7}
 8005486:	b089      	sub	sp, #36	@ 0x24
 8005488:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800548a:	2300      	movs	r3, #0
 800548c:	61fb      	str	r3, [r7, #28]
 800548e:	2300      	movs	r3, #0
 8005490:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005492:	4b3e      	ldr	r3, [pc, #248]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 030c 	and.w	r3, r3, #12
 800549a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800549c:	4b3b      	ldr	r3, [pc, #236]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <HAL_RCC_GetSysClockFreq+0x34>
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	2b0c      	cmp	r3, #12
 80054b0:	d121      	bne.n	80054f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d11e      	bne.n	80054f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054b8:	4b34      	ldr	r3, [pc, #208]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d107      	bne.n	80054d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054c4:	4b31      	ldr	r3, [pc, #196]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 80054c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054ca:	0a1b      	lsrs	r3, r3, #8
 80054cc:	f003 030f 	and.w	r3, r3, #15
 80054d0:	61fb      	str	r3, [r7, #28]
 80054d2:	e005      	b.n	80054e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80054d4:	4b2d      	ldr	r3, [pc, #180]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	091b      	lsrs	r3, r3, #4
 80054da:	f003 030f 	and.w	r3, r3, #15
 80054de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80054e0:	4a2b      	ldr	r2, [pc, #172]	@ (8005590 <HAL_RCC_GetSysClockFreq+0x10c>)
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10d      	bne.n	800550c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80054f0:	69fb      	ldr	r3, [r7, #28]
 80054f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054f4:	e00a      	b.n	800550c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d102      	bne.n	8005502 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80054fc:	4b25      	ldr	r3, [pc, #148]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x110>)
 80054fe:	61bb      	str	r3, [r7, #24]
 8005500:	e004      	b.n	800550c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	2b08      	cmp	r3, #8
 8005506:	d101      	bne.n	800550c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005508:	4b23      	ldr	r3, [pc, #140]	@ (8005598 <HAL_RCC_GetSysClockFreq+0x114>)
 800550a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	2b0c      	cmp	r3, #12
 8005510:	d134      	bne.n	800557c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005512:	4b1e      	ldr	r3, [pc, #120]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f003 0303 	and.w	r3, r3, #3
 800551a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d003      	beq.n	800552a <HAL_RCC_GetSysClockFreq+0xa6>
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	2b03      	cmp	r3, #3
 8005526:	d003      	beq.n	8005530 <HAL_RCC_GetSysClockFreq+0xac>
 8005528:	e005      	b.n	8005536 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800552a:	4b1a      	ldr	r3, [pc, #104]	@ (8005594 <HAL_RCC_GetSysClockFreq+0x110>)
 800552c:	617b      	str	r3, [r7, #20]
      break;
 800552e:	e005      	b.n	800553c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005530:	4b19      	ldr	r3, [pc, #100]	@ (8005598 <HAL_RCC_GetSysClockFreq+0x114>)
 8005532:	617b      	str	r3, [r7, #20]
      break;
 8005534:	e002      	b.n	800553c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	617b      	str	r3, [r7, #20]
      break;
 800553a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800553c:	4b13      	ldr	r3, [pc, #76]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	091b      	lsrs	r3, r3, #4
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	3301      	adds	r3, #1
 8005548:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800554a:	4b10      	ldr	r3, [pc, #64]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	0a1b      	lsrs	r3, r3, #8
 8005550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	fb03 f202 	mul.w	r2, r3, r2
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005560:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005562:	4b0a      	ldr	r3, [pc, #40]	@ (800558c <HAL_RCC_GetSysClockFreq+0x108>)
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	0e5b      	lsrs	r3, r3, #25
 8005568:	f003 0303 	and.w	r3, r3, #3
 800556c:	3301      	adds	r3, #1
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	fbb2 f3f3 	udiv	r3, r2, r3
 800557a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800557c:	69bb      	ldr	r3, [r7, #24]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3724      	adds	r7, #36	@ 0x24
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40021000 	.word	0x40021000
 8005590:	0800f548 	.word	0x0800f548
 8005594:	00f42400 	.word	0x00f42400
 8005598:	007a1200 	.word	0x007a1200

0800559c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800559c:	b480      	push	{r7}
 800559e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055a0:	4b03      	ldr	r3, [pc, #12]	@ (80055b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80055a2:	681b      	ldr	r3, [r3, #0]
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	20000000 	.word	0x20000000

080055b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80055b8:	f7ff fff0 	bl	800559c <HAL_RCC_GetHCLKFreq>
 80055bc:	4602      	mov	r2, r0
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	0a1b      	lsrs	r3, r3, #8
 80055c4:	f003 0307 	and.w	r3, r3, #7
 80055c8:	4904      	ldr	r1, [pc, #16]	@ (80055dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80055ca:	5ccb      	ldrb	r3, [r1, r3]
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	40021000 	.word	0x40021000
 80055dc:	0800f540 	.word	0x0800f540

080055e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80055e4:	f7ff ffda 	bl	800559c <HAL_RCC_GetHCLKFreq>
 80055e8:	4602      	mov	r2, r0
 80055ea:	4b06      	ldr	r3, [pc, #24]	@ (8005604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	0adb      	lsrs	r3, r3, #11
 80055f0:	f003 0307 	and.w	r3, r3, #7
 80055f4:	4904      	ldr	r1, [pc, #16]	@ (8005608 <HAL_RCC_GetPCLK2Freq+0x28>)
 80055f6:	5ccb      	ldrb	r3, [r1, r3]
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005600:	4618      	mov	r0, r3
 8005602:	bd80      	pop	{r7, pc}
 8005604:	40021000 	.word	0x40021000
 8005608:	0800f540 	.word	0x0800f540

0800560c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005614:	2300      	movs	r3, #0
 8005616:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005618:	4b2a      	ldr	r3, [pc, #168]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800561a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005624:	f7ff f9f0 	bl	8004a08 <HAL_PWREx_GetVoltageRange>
 8005628:	6178      	str	r0, [r7, #20]
 800562a:	e014      	b.n	8005656 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800562c:	4b25      	ldr	r3, [pc, #148]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800562e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005630:	4a24      	ldr	r2, [pc, #144]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005636:	6593      	str	r3, [r2, #88]	@ 0x58
 8005638:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800563a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005640:	60fb      	str	r3, [r7, #12]
 8005642:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005644:	f7ff f9e0 	bl	8004a08 <HAL_PWREx_GetVoltageRange>
 8005648:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800564a:	4b1e      	ldr	r3, [pc, #120]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800564c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800564e:	4a1d      	ldr	r2, [pc, #116]	@ (80056c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005650:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005654:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800565c:	d10b      	bne.n	8005676 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b80      	cmp	r3, #128	@ 0x80
 8005662:	d919      	bls.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2ba0      	cmp	r3, #160	@ 0xa0
 8005668:	d902      	bls.n	8005670 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800566a:	2302      	movs	r3, #2
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	e013      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005670:	2301      	movs	r3, #1
 8005672:	613b      	str	r3, [r7, #16]
 8005674:	e010      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b80      	cmp	r3, #128	@ 0x80
 800567a:	d902      	bls.n	8005682 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800567c:	2303      	movs	r3, #3
 800567e:	613b      	str	r3, [r7, #16]
 8005680:	e00a      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b80      	cmp	r3, #128	@ 0x80
 8005686:	d102      	bne.n	800568e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005688:	2302      	movs	r3, #2
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	e004      	b.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b70      	cmp	r3, #112	@ 0x70
 8005692:	d101      	bne.n	8005698 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005694:	2301      	movs	r3, #1
 8005696:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005698:	4b0b      	ldr	r3, [pc, #44]	@ (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f023 0207 	bic.w	r2, r3, #7
 80056a0:	4909      	ldr	r1, [pc, #36]	@ (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80056a8:	4b07      	ldr	r3, [pc, #28]	@ (80056c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0307 	and.w	r3, r3, #7
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d001      	beq.n	80056ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e000      	b.n	80056bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40021000 	.word	0x40021000
 80056c8:	40022000 	.word	0x40022000

080056cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80056d4:	2300      	movs	r3, #0
 80056d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80056d8:	2300      	movs	r3, #0
 80056da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d041      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80056f0:	d02a      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80056f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80056f6:	d824      	bhi.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80056f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056fc:	d008      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80056fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005702:	d81e      	bhi.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00a      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005708:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800570c:	d010      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800570e:	e018      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005710:	4b86      	ldr	r3, [pc, #536]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4a85      	ldr	r2, [pc, #532]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005716:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800571a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800571c:	e015      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	3304      	adds	r3, #4
 8005722:	2100      	movs	r1, #0
 8005724:	4618      	mov	r0, r3
 8005726:	f000 facb 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 800572a:	4603      	mov	r3, r0
 800572c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800572e:	e00c      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3320      	adds	r3, #32
 8005734:	2100      	movs	r1, #0
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fbb6 	bl	8005ea8 <RCCEx_PLLSAI2_Config>
 800573c:	4603      	mov	r3, r0
 800573e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005740:	e003      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	74fb      	strb	r3, [r7, #19]
      break;
 8005746:	e000      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005748:	bf00      	nop
    }

    if(ret == HAL_OK)
 800574a:	7cfb      	ldrb	r3, [r7, #19]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10b      	bne.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005750:	4b76      	ldr	r3, [pc, #472]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005756:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800575e:	4973      	ldr	r1, [pc, #460]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005760:	4313      	orrs	r3, r2
 8005762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005766:	e001      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005768:	7cfb      	ldrb	r3, [r7, #19]
 800576a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005774:	2b00      	cmp	r3, #0
 8005776:	d041      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800577c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005780:	d02a      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005782:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005786:	d824      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800578c:	d008      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800578e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005792:	d81e      	bhi.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00a      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800579c:	d010      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800579e:	e018      	b.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80057a0:	4b62      	ldr	r3, [pc, #392]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	4a61      	ldr	r2, [pc, #388]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80057ac:	e015      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	3304      	adds	r3, #4
 80057b2:	2100      	movs	r1, #0
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 fa83 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 80057ba:	4603      	mov	r3, r0
 80057bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80057be:	e00c      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	3320      	adds	r3, #32
 80057c4:	2100      	movs	r1, #0
 80057c6:	4618      	mov	r0, r3
 80057c8:	f000 fb6e 	bl	8005ea8 <RCCEx_PLLSAI2_Config>
 80057cc:	4603      	mov	r3, r0
 80057ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80057d0:	e003      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	74fb      	strb	r3, [r7, #19]
      break;
 80057d6:	e000      	b.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80057d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057da:	7cfb      	ldrb	r3, [r7, #19]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10b      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80057e0:	4b52      	ldr	r3, [pc, #328]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80057ee:	494f      	ldr	r1, [pc, #316]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80057f6:	e001      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f8:	7cfb      	ldrb	r3, [r7, #19]
 80057fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 80a0 	beq.w	800594a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800580a:	2300      	movs	r3, #0
 800580c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800580e:	4b47      	ldr	r3, [pc, #284]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800581a:	2301      	movs	r3, #1
 800581c:	e000      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800581e:	2300      	movs	r3, #0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00d      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005824:	4b41      	ldr	r3, [pc, #260]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005828:	4a40      	ldr	r2, [pc, #256]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800582a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800582e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005830:	4b3e      	ldr	r3, [pc, #248]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800583c:	2301      	movs	r3, #1
 800583e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005840:	4b3b      	ldr	r3, [pc, #236]	@ (8005930 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a3a      	ldr	r2, [pc, #232]	@ (8005930 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800584a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800584c:	f7fd fba8 	bl	8002fa0 <HAL_GetTick>
 8005850:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005852:	e009      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005854:	f7fd fba4 	bl	8002fa0 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d902      	bls.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	74fb      	strb	r3, [r7, #19]
        break;
 8005866:	e005      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005868:	4b31      	ldr	r3, [pc, #196]	@ (8005930 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005870:	2b00      	cmp	r3, #0
 8005872:	d0ef      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005874:	7cfb      	ldrb	r3, [r7, #19]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d15c      	bne.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800587a:	4b2c      	ldr	r3, [pc, #176]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800587c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005880:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005884:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d01f      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	429a      	cmp	r2, r3
 8005896:	d019      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005898:	4b24      	ldr	r3, [pc, #144]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800589a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800589e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80058a4:	4b21      	ldr	r3, [pc, #132]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058aa:	4a20      	ldr	r2, [pc, #128]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80058b4:	4b1d      	ldr	r3, [pc, #116]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ba:	4a1c      	ldr	r2, [pc, #112]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80058c4:	4a19      	ldr	r2, [pc, #100]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d016      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d6:	f7fd fb63 	bl	8002fa0 <HAL_GetTick>
 80058da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058dc:	e00b      	b.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058de:	f7fd fb5f 	bl	8002fa0 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d902      	bls.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	74fb      	strb	r3, [r7, #19]
            break;
 80058f4:	e006      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058f6:	4b0d      	ldr	r3, [pc, #52]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d0ec      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005904:	7cfb      	ldrb	r3, [r7, #19]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10c      	bne.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800590a:	4b08      	ldr	r3, [pc, #32]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800590c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005910:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800591a:	4904      	ldr	r1, [pc, #16]	@ (800592c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800591c:	4313      	orrs	r3, r2
 800591e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005922:	e009      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005924:	7cfb      	ldrb	r3, [r7, #19]
 8005926:	74bb      	strb	r3, [r7, #18]
 8005928:	e006      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800592a:	bf00      	nop
 800592c:	40021000 	.word	0x40021000
 8005930:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005934:	7cfb      	ldrb	r3, [r7, #19]
 8005936:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005938:	7c7b      	ldrb	r3, [r7, #17]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d105      	bne.n	800594a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800593e:	4b9e      	ldr	r3, [pc, #632]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005942:	4a9d      	ldr	r2, [pc, #628]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005944:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005948:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00a      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005956:	4b98      	ldr	r3, [pc, #608]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800595c:	f023 0203 	bic.w	r2, r3, #3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005964:	4994      	ldr	r1, [pc, #592]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005966:	4313      	orrs	r3, r2
 8005968:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0302 	and.w	r3, r3, #2
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00a      	beq.n	800598e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005978:	4b8f      	ldr	r3, [pc, #572]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800597a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597e:	f023 020c 	bic.w	r2, r3, #12
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005986:	498c      	ldr	r1, [pc, #560]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005988:	4313      	orrs	r3, r2
 800598a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0304 	and.w	r3, r3, #4
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00a      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800599a:	4b87      	ldr	r3, [pc, #540]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800599c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	4983      	ldr	r1, [pc, #524]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 0308 	and.w	r3, r3, #8
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00a      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80059bc:	4b7e      	ldr	r3, [pc, #504]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ca:	497b      	ldr	r1, [pc, #492]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0310 	and.w	r3, r3, #16
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80059de:	4b76      	ldr	r3, [pc, #472]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059ec:	4972      	ldr	r1, [pc, #456]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0320 	and.w	r3, r3, #32
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00a      	beq.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a00:	4b6d      	ldr	r3, [pc, #436]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a06:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a0e:	496a      	ldr	r1, [pc, #424]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a22:	4b65      	ldr	r3, [pc, #404]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a28:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a30:	4961      	ldr	r1, [pc, #388]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a44:	4b5c      	ldr	r3, [pc, #368]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a52:	4959      	ldr	r1, [pc, #356]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a66:	4b54      	ldr	r3, [pc, #336]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a74:	4950      	ldr	r1, [pc, #320]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00a      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a88:	4b4b      	ldr	r3, [pc, #300]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a8e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a96:	4948      	ldr	r1, [pc, #288]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005aaa:	4b43      	ldr	r3, [pc, #268]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ab0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ab8:	493f      	ldr	r1, [pc, #252]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d028      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005acc:	4b3a      	ldr	r3, [pc, #232]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ada:	4937      	ldr	r1, [pc, #220]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ae6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005aea:	d106      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005aec:	4b32      	ldr	r3, [pc, #200]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	4a31      	ldr	r2, [pc, #196]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005af6:	60d3      	str	r3, [r2, #12]
 8005af8:	e011      	b.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005afe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b02:	d10c      	bne.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3304      	adds	r3, #4
 8005b08:	2101      	movs	r1, #1
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f000 f8d8 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 8005b10:	4603      	mov	r3, r0
 8005b12:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005b14:	7cfb      	ldrb	r3, [r7, #19]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005b1a:	7cfb      	ldrb	r3, [r7, #19]
 8005b1c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d028      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005b2a:	4b23      	ldr	r3, [pc, #140]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b38:	491f      	ldr	r1, [pc, #124]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b48:	d106      	bne.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	4a1a      	ldr	r2, [pc, #104]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b54:	60d3      	str	r3, [r2, #12]
 8005b56:	e011      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b60:	d10c      	bne.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	3304      	adds	r3, #4
 8005b66:	2101      	movs	r1, #1
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f000 f8a9 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b72:	7cfb      	ldrb	r3, [r7, #19]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005b78:	7cfb      	ldrb	r3, [r7, #19]
 8005b7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d02b      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b88:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b96:	4908      	ldr	r1, [pc, #32]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ba2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ba6:	d109      	bne.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ba8:	4b03      	ldr	r3, [pc, #12]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	4a02      	ldr	r2, [pc, #8]	@ (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bb2:	60d3      	str	r3, [r2, #12]
 8005bb4:	e014      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005bb6:	bf00      	nop
 8005bb8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005bc4:	d10c      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3304      	adds	r3, #4
 8005bca:	2101      	movs	r1, #1
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 f877 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bd6:	7cfb      	ldrb	r3, [r7, #19]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005bdc:	7cfb      	ldrb	r3, [r7, #19]
 8005bde:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d02f      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005bec:	4b2b      	ldr	r3, [pc, #172]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005bfa:	4928      	ldr	r1, [pc, #160]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c0a:	d10d      	bne.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	3304      	adds	r3, #4
 8005c10:	2102      	movs	r1, #2
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 f854 	bl	8005cc0 <RCCEx_PLLSAI1_Config>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c1c:	7cfb      	ldrb	r3, [r7, #19]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d014      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005c22:	7cfb      	ldrb	r3, [r7, #19]
 8005c24:	74bb      	strb	r3, [r7, #18]
 8005c26:	e011      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c30:	d10c      	bne.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	3320      	adds	r3, #32
 8005c36:	2102      	movs	r1, #2
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f000 f935 	bl	8005ea8 <RCCEx_PLLSAI2_Config>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c42:	7cfb      	ldrb	r3, [r7, #19]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005c48:	7cfb      	ldrb	r3, [r7, #19]
 8005c4a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00a      	beq.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c58:	4b10      	ldr	r3, [pc, #64]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c66:	490d      	ldr	r1, [pc, #52]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00b      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c7a:	4b08      	ldr	r3, [pc, #32]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c80:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c8a:	4904      	ldr	r1, [pc, #16]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005c92:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3718      	adds	r7, #24
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	40021000 	.word	0x40021000

08005ca0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005ca4:	4b05      	ldr	r3, [pc, #20]	@ (8005cbc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a04      	ldr	r2, [pc, #16]	@ (8005cbc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005caa:	f043 0304 	orr.w	r3, r3, #4
 8005cae:	6013      	str	r3, [r2, #0]
}
 8005cb0:	bf00      	nop
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	40021000 	.word	0x40021000

08005cc0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005cce:	4b75      	ldr	r3, [pc, #468]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d018      	beq.n	8005d0c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005cda:	4b72      	ldr	r3, [pc, #456]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	f003 0203 	and.w	r2, r3, #3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d10d      	bne.n	8005d06 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
       ||
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d009      	beq.n	8005d06 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005cf2:	4b6c      	ldr	r3, [pc, #432]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	091b      	lsrs	r3, r3, #4
 8005cf8:	f003 0307 	and.w	r3, r3, #7
 8005cfc:	1c5a      	adds	r2, r3, #1
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
       ||
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d047      	beq.n	8005d96 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	73fb      	strb	r3, [r7, #15]
 8005d0a:	e044      	b.n	8005d96 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b03      	cmp	r3, #3
 8005d12:	d018      	beq.n	8005d46 <RCCEx_PLLSAI1_Config+0x86>
 8005d14:	2b03      	cmp	r3, #3
 8005d16:	d825      	bhi.n	8005d64 <RCCEx_PLLSAI1_Config+0xa4>
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d002      	beq.n	8005d22 <RCCEx_PLLSAI1_Config+0x62>
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d009      	beq.n	8005d34 <RCCEx_PLLSAI1_Config+0x74>
 8005d20:	e020      	b.n	8005d64 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d22:	4b60      	ldr	r3, [pc, #384]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0302 	and.w	r3, r3, #2
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d11d      	bne.n	8005d6a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d32:	e01a      	b.n	8005d6a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d34:	4b5b      	ldr	r3, [pc, #364]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d116      	bne.n	8005d6e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d44:	e013      	b.n	8005d6e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d46:	4b57      	ldr	r3, [pc, #348]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d10f      	bne.n	8005d72 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d52:	4b54      	ldr	r3, [pc, #336]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d109      	bne.n	8005d72 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d62:	e006      	b.n	8005d72 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	73fb      	strb	r3, [r7, #15]
      break;
 8005d68:	e004      	b.n	8005d74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d6a:	bf00      	nop
 8005d6c:	e002      	b.n	8005d74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d6e:	bf00      	nop
 8005d70:	e000      	b.n	8005d74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d72:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d74:	7bfb      	ldrb	r3, [r7, #15]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10d      	bne.n	8005d96 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d7a:	4b4a      	ldr	r3, [pc, #296]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6819      	ldr	r1, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	430b      	orrs	r3, r1
 8005d90:	4944      	ldr	r1, [pc, #272]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d17d      	bne.n	8005e98 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d9c:	4b41      	ldr	r3, [pc, #260]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a40      	ldr	r2, [pc, #256]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005da6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da8:	f7fd f8fa 	bl	8002fa0 <HAL_GetTick>
 8005dac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005dae:	e009      	b.n	8005dc4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005db0:	f7fd f8f6 	bl	8002fa0 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d902      	bls.n	8005dc4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	73fb      	strb	r3, [r7, #15]
        break;
 8005dc2:	e005      	b.n	8005dd0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005dc4:	4b37      	ldr	r3, [pc, #220]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1ef      	bne.n	8005db0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d160      	bne.n	8005e98 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d111      	bne.n	8005e00 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ddc:	4b31      	ldr	r3, [pc, #196]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005de4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	6892      	ldr	r2, [r2, #8]
 8005dec:	0211      	lsls	r1, r2, #8
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	68d2      	ldr	r2, [r2, #12]
 8005df2:	0912      	lsrs	r2, r2, #4
 8005df4:	0452      	lsls	r2, r2, #17
 8005df6:	430a      	orrs	r2, r1
 8005df8:	492a      	ldr	r1, [pc, #168]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	610b      	str	r3, [r1, #16]
 8005dfe:	e027      	b.n	8005e50 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d112      	bne.n	8005e2c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e06:	4b27      	ldr	r3, [pc, #156]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005e0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	6892      	ldr	r2, [r2, #8]
 8005e16:	0211      	lsls	r1, r2, #8
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6912      	ldr	r2, [r2, #16]
 8005e1c:	0852      	lsrs	r2, r2, #1
 8005e1e:	3a01      	subs	r2, #1
 8005e20:	0552      	lsls	r2, r2, #21
 8005e22:	430a      	orrs	r2, r1
 8005e24:	491f      	ldr	r1, [pc, #124]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	610b      	str	r3, [r1, #16]
 8005e2a:	e011      	b.n	8005e50 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005e34:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6892      	ldr	r2, [r2, #8]
 8005e3c:	0211      	lsls	r1, r2, #8
 8005e3e:	687a      	ldr	r2, [r7, #4]
 8005e40:	6952      	ldr	r2, [r2, #20]
 8005e42:	0852      	lsrs	r2, r2, #1
 8005e44:	3a01      	subs	r2, #1
 8005e46:	0652      	lsls	r2, r2, #25
 8005e48:	430a      	orrs	r2, r1
 8005e4a:	4916      	ldr	r1, [pc, #88]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005e50:	4b14      	ldr	r3, [pc, #80]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a13      	ldr	r2, [pc, #76]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e56:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e5a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e5c:	f7fd f8a0 	bl	8002fa0 <HAL_GetTick>
 8005e60:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e62:	e009      	b.n	8005e78 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e64:	f7fd f89c 	bl	8002fa0 <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d902      	bls.n	8005e78 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	73fb      	strb	r3, [r7, #15]
          break;
 8005e76:	e005      	b.n	8005e84 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e78:	4b0a      	ldr	r3, [pc, #40]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d0ef      	beq.n	8005e64 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e8a:	4b06      	ldr	r3, [pc, #24]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e8c:	691a      	ldr	r2, [r3, #16]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	4904      	ldr	r1, [pc, #16]	@ (8005ea4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	40021000 	.word	0x40021000

08005ea8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	f003 0303 	and.w	r3, r3, #3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d018      	beq.n	8005ef4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005ec2:	4b67      	ldr	r3, [pc, #412]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	f003 0203 	and.w	r2, r3, #3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d10d      	bne.n	8005eee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
       ||
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d009      	beq.n	8005eee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005eda:	4b61      	ldr	r3, [pc, #388]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005edc:	68db      	ldr	r3, [r3, #12]
 8005ede:	091b      	lsrs	r3, r3, #4
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
       ||
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d047      	beq.n	8005f7e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	73fb      	strb	r3, [r7, #15]
 8005ef2:	e044      	b.n	8005f7e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b03      	cmp	r3, #3
 8005efa:	d018      	beq.n	8005f2e <RCCEx_PLLSAI2_Config+0x86>
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d825      	bhi.n	8005f4c <RCCEx_PLLSAI2_Config+0xa4>
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d002      	beq.n	8005f0a <RCCEx_PLLSAI2_Config+0x62>
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d009      	beq.n	8005f1c <RCCEx_PLLSAI2_Config+0x74>
 8005f08:	e020      	b.n	8005f4c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f0a:	4b55      	ldr	r3, [pc, #340]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0302 	and.w	r3, r3, #2
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d11d      	bne.n	8005f52 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f1a:	e01a      	b.n	8005f52 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f1c:	4b50      	ldr	r3, [pc, #320]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d116      	bne.n	8005f56 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f2c:	e013      	b.n	8005f56 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f2e:	4b4c      	ldr	r3, [pc, #304]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10f      	bne.n	8005f5a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f3a:	4b49      	ldr	r3, [pc, #292]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d109      	bne.n	8005f5a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f4a:	e006      	b.n	8005f5a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f50:	e004      	b.n	8005f5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005f52:	bf00      	nop
 8005f54:	e002      	b.n	8005f5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005f56:	bf00      	nop
 8005f58:	e000      	b.n	8005f5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005f5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f5c:	7bfb      	ldrb	r3, [r7, #15]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10d      	bne.n	8005f7e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f62:	4b3f      	ldr	r3, [pc, #252]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6819      	ldr	r1, [r3, #0]
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	3b01      	subs	r3, #1
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	430b      	orrs	r3, r1
 8005f78:	4939      	ldr	r1, [pc, #228]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d167      	bne.n	8006054 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005f84:	4b36      	ldr	r3, [pc, #216]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a35      	ldr	r2, [pc, #212]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f90:	f7fd f806 	bl	8002fa0 <HAL_GetTick>
 8005f94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f96:	e009      	b.n	8005fac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f98:	f7fd f802 	bl	8002fa0 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d902      	bls.n	8005fac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	73fb      	strb	r3, [r7, #15]
        break;
 8005faa:	e005      	b.n	8005fb8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005fac:	4b2c      	ldr	r3, [pc, #176]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1ef      	bne.n	8005f98 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d14a      	bne.n	8006054 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d111      	bne.n	8005fe8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005fc4:	4b26      	ldr	r3, [pc, #152]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005fcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6892      	ldr	r2, [r2, #8]
 8005fd4:	0211      	lsls	r1, r2, #8
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	68d2      	ldr	r2, [r2, #12]
 8005fda:	0912      	lsrs	r2, r2, #4
 8005fdc:	0452      	lsls	r2, r2, #17
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	491f      	ldr	r1, [pc, #124]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	614b      	str	r3, [r1, #20]
 8005fe6:	e011      	b.n	800600c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fea:	695b      	ldr	r3, [r3, #20]
 8005fec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005ff0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6892      	ldr	r2, [r2, #8]
 8005ff8:	0211      	lsls	r1, r2, #8
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6912      	ldr	r2, [r2, #16]
 8005ffe:	0852      	lsrs	r2, r2, #1
 8006000:	3a01      	subs	r2, #1
 8006002:	0652      	lsls	r2, r2, #25
 8006004:	430a      	orrs	r2, r1
 8006006:	4916      	ldr	r1, [pc, #88]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006008:	4313      	orrs	r3, r2
 800600a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800600c:	4b14      	ldr	r3, [pc, #80]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a13      	ldr	r2, [pc, #76]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006016:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006018:	f7fc ffc2 	bl	8002fa0 <HAL_GetTick>
 800601c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800601e:	e009      	b.n	8006034 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006020:	f7fc ffbe 	bl	8002fa0 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	2b02      	cmp	r3, #2
 800602c:	d902      	bls.n	8006034 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800602e:	2303      	movs	r3, #3
 8006030:	73fb      	strb	r3, [r7, #15]
          break;
 8006032:	e005      	b.n	8006040 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006034:	4b0a      	ldr	r3, [pc, #40]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800603c:	2b00      	cmp	r3, #0
 800603e:	d0ef      	beq.n	8006020 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006040:	7bfb      	ldrb	r3, [r7, #15]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d106      	bne.n	8006054 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006046:	4b06      	ldr	r3, [pc, #24]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006048:	695a      	ldr	r2, [r3, #20]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	4904      	ldr	r1, [pc, #16]	@ (8006060 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006050:	4313      	orrs	r3, r2
 8006052:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006054:	7bfb      	ldrb	r3, [r7, #15]
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40021000 	.word	0x40021000

08006064 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e095      	b.n	80061a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	2b00      	cmp	r3, #0
 800607c:	d108      	bne.n	8006090 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006086:	d009      	beq.n	800609c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	61da      	str	r2, [r3, #28]
 800608e:	e005      	b.n	800609c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d106      	bne.n	80060bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fb fc40 	bl	800193c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2202      	movs	r2, #2
 80060c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060dc:	d902      	bls.n	80060e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80060de:	2300      	movs	r3, #0
 80060e0:	60fb      	str	r3, [r7, #12]
 80060e2:	e002      	b.n	80060ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80060e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80060e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80060f2:	d007      	beq.n	8006104 <HAL_SPI_Init+0xa0>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060fc:	d002      	beq.n	8006104 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006114:	431a      	orrs	r2, r3
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	431a      	orrs	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	431a      	orrs	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006132:	431a      	orrs	r2, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800613c:	431a      	orrs	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006146:	ea42 0103 	orr.w	r1, r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	430a      	orrs	r2, r1
 8006158:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	0c1b      	lsrs	r3, r3, #16
 8006160:	f003 0204 	and.w	r2, r3, #4
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006168:	f003 0310 	and.w	r3, r3, #16
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	431a      	orrs	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006180:	ea42 0103 	orr.w	r1, r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b088      	sub	sp, #32
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	099b      	lsrs	r3, r3, #6
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10f      	bne.n	80061f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	099b      	lsrs	r3, r3, #6
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d004      	beq.n	80061f0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
    return;
 80061ee:	e0d7      	b.n	80063a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80061f0:	69bb      	ldr	r3, [r7, #24]
 80061f2:	085b      	lsrs	r3, r3, #1
 80061f4:	f003 0301 	and.w	r3, r3, #1
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <HAL_SPI_IRQHandler+0x66>
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	09db      	lsrs	r3, r3, #7
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	d004      	beq.n	8006212 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	4798      	blx	r3
    return;
 8006210:	e0c6      	b.n	80063a0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	095b      	lsrs	r3, r3, #5
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10c      	bne.n	8006238 <HAL_SPI_IRQHandler+0x8c>
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	099b      	lsrs	r3, r3, #6
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d106      	bne.n	8006238 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	0a1b      	lsrs	r3, r3, #8
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	f000 80b4 	beq.w	80063a0 <HAL_SPI_IRQHandler+0x1f4>
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	f003 0301 	and.w	r3, r3, #1
 8006240:	2b00      	cmp	r3, #0
 8006242:	f000 80ad 	beq.w	80063a0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	099b      	lsrs	r3, r3, #6
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	2b00      	cmp	r3, #0
 8006250:	d023      	beq.n	800629a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b03      	cmp	r3, #3
 800625c:	d011      	beq.n	8006282 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006262:	f043 0204 	orr.w	r2, r3, #4
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800626a:	2300      	movs	r3, #0
 800626c:	617b      	str	r3, [r7, #20]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	617b      	str	r3, [r7, #20]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	e00b      	b.n	800629a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006282:	2300      	movs	r3, #0
 8006284:	613b      	str	r3, [r7, #16]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	613b      	str	r3, [r7, #16]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	693b      	ldr	r3, [r7, #16]
        return;
 8006298:	e082      	b.n	80063a0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	095b      	lsrs	r3, r3, #5
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d014      	beq.n	80062d0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062aa:	f043 0201 	orr.w	r2, r3, #1
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	60fb      	str	r3, [r7, #12]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062cc:	601a      	str	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	0a1b      	lsrs	r3, r3, #8
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00c      	beq.n	80062f6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e0:	f043 0208 	orr.w	r2, r3, #8
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80062e8:	2300      	movs	r3, #0
 80062ea:	60bb      	str	r3, [r7, #8]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	60bb      	str	r3, [r7, #8]
 80062f4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d04f      	beq.n	800639e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800630c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006316:	69fb      	ldr	r3, [r7, #28]
 8006318:	f003 0302 	and.w	r3, r3, #2
 800631c:	2b00      	cmp	r3, #0
 800631e:	d104      	bne.n	800632a <HAL_SPI_IRQHandler+0x17e>
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d034      	beq.n	8006394 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 0203 	bic.w	r2, r2, #3
 8006338:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633e:	2b00      	cmp	r3, #0
 8006340:	d011      	beq.n	8006366 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006346:	4a18      	ldr	r2, [pc, #96]	@ (80063a8 <HAL_SPI_IRQHandler+0x1fc>)
 8006348:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800634e:	4618      	mov	r0, r3
 8006350:	f7fc ff67 	bl	8003222 <HAL_DMA_Abort_IT>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d005      	beq.n	8006366 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800635e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800636a:	2b00      	cmp	r3, #0
 800636c:	d016      	beq.n	800639c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006372:	4a0d      	ldr	r2, [pc, #52]	@ (80063a8 <HAL_SPI_IRQHandler+0x1fc>)
 8006374:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637a:	4618      	mov	r0, r3
 800637c:	f7fc ff51 	bl	8003222 <HAL_DMA_Abort_IT>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00a      	beq.n	800639c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800638a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006392:	e003      	b.n	800639c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 f809 	bl	80063ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800639a:	e000      	b.n	800639e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800639c:	bf00      	nop
    return;
 800639e:	bf00      	nop
  }
}
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	080063dd 	.word	0x080063dd

080063ac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80063c0:	b480      	push	{r7}
 80063c2:	b083      	sub	sp, #12
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063ce:	b2db      	uxtb	r3, r3
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f7ff ffd7 	bl	80063ac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80063fe:	bf00      	nop
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b082      	sub	sp, #8
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e049      	b.n	80064ac <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800641e:	b2db      	uxtb	r3, r3
 8006420:	2b00      	cmp	r3, #0
 8006422:	d106      	bne.n	8006432 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f7fb fc5b 	bl	8001ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2202      	movs	r2, #2
 8006436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	3304      	adds	r3, #4
 8006442:	4619      	mov	r1, r3
 8006444:	4610      	mov	r0, r2
 8006446:	f000 f835 	bl	80064b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2201      	movs	r2, #1
 8006466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2201      	movs	r2, #1
 800649e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a40      	ldr	r2, [pc, #256]	@ (80065c8 <TIM_Base_SetConfig+0x114>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d013      	beq.n	80064f4 <TIM_Base_SetConfig+0x40>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064d2:	d00f      	beq.n	80064f4 <TIM_Base_SetConfig+0x40>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a3d      	ldr	r2, [pc, #244]	@ (80065cc <TIM_Base_SetConfig+0x118>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d00b      	beq.n	80064f4 <TIM_Base_SetConfig+0x40>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a3c      	ldr	r2, [pc, #240]	@ (80065d0 <TIM_Base_SetConfig+0x11c>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d007      	beq.n	80064f4 <TIM_Base_SetConfig+0x40>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a3b      	ldr	r2, [pc, #236]	@ (80065d4 <TIM_Base_SetConfig+0x120>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d003      	beq.n	80064f4 <TIM_Base_SetConfig+0x40>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a3a      	ldr	r2, [pc, #232]	@ (80065d8 <TIM_Base_SetConfig+0x124>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d108      	bne.n	8006506 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	4313      	orrs	r3, r2
 8006504:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a2f      	ldr	r2, [pc, #188]	@ (80065c8 <TIM_Base_SetConfig+0x114>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d01f      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006514:	d01b      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a2c      	ldr	r2, [pc, #176]	@ (80065cc <TIM_Base_SetConfig+0x118>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d017      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a2b      	ldr	r2, [pc, #172]	@ (80065d0 <TIM_Base_SetConfig+0x11c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d013      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a2a      	ldr	r2, [pc, #168]	@ (80065d4 <TIM_Base_SetConfig+0x120>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00f      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a29      	ldr	r2, [pc, #164]	@ (80065d8 <TIM_Base_SetConfig+0x124>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d00b      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a28      	ldr	r2, [pc, #160]	@ (80065dc <TIM_Base_SetConfig+0x128>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d007      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a27      	ldr	r2, [pc, #156]	@ (80065e0 <TIM_Base_SetConfig+0x12c>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d003      	beq.n	800654e <TIM_Base_SetConfig+0x9a>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a26      	ldr	r2, [pc, #152]	@ (80065e4 <TIM_Base_SetConfig+0x130>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d108      	bne.n	8006560 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006554:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	4313      	orrs	r3, r2
 800656c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a10      	ldr	r2, [pc, #64]	@ (80065c8 <TIM_Base_SetConfig+0x114>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00f      	beq.n	80065ac <TIM_Base_SetConfig+0xf8>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a12      	ldr	r2, [pc, #72]	@ (80065d8 <TIM_Base_SetConfig+0x124>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d00b      	beq.n	80065ac <TIM_Base_SetConfig+0xf8>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a11      	ldr	r2, [pc, #68]	@ (80065dc <TIM_Base_SetConfig+0x128>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d007      	beq.n	80065ac <TIM_Base_SetConfig+0xf8>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a10      	ldr	r2, [pc, #64]	@ (80065e0 <TIM_Base_SetConfig+0x12c>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d003      	beq.n	80065ac <TIM_Base_SetConfig+0xf8>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a0f      	ldr	r2, [pc, #60]	@ (80065e4 <TIM_Base_SetConfig+0x130>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d103      	bne.n	80065b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	615a      	str	r2, [r3, #20]
}
 80065ba:	bf00      	nop
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40012c00 	.word	0x40012c00
 80065cc:	40000400 	.word	0x40000400
 80065d0:	40000800 	.word	0x40000800
 80065d4:	40000c00 	.word	0x40000c00
 80065d8:	40013400 	.word	0x40013400
 80065dc:	40014000 	.word	0x40014000
 80065e0:	40014400 	.word	0x40014400
 80065e4:	40014800 	.word	0x40014800

080065e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d101      	bne.n	8006600 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065fc:	2302      	movs	r3, #2
 80065fe:	e068      	b.n	80066d2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a2e      	ldr	r2, [pc, #184]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d004      	beq.n	8006634 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a2d      	ldr	r2, [pc, #180]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d108      	bne.n	8006646 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800663a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800664c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1e      	ldr	r2, [pc, #120]	@ (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01d      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006672:	d018      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1b      	ldr	r2, [pc, #108]	@ (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d013      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a1a      	ldr	r2, [pc, #104]	@ (80066ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d00e      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a18      	ldr	r2, [pc, #96]	@ (80066f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d009      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a13      	ldr	r2, [pc, #76]	@ (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d004      	beq.n	80066a6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a14      	ldr	r2, [pc, #80]	@ (80066f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d10c      	bne.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	68ba      	ldr	r2, [r7, #8]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40012c00 	.word	0x40012c00
 80066e4:	40013400 	.word	0x40013400
 80066e8:	40000400 	.word	0x40000400
 80066ec:	40000800 	.word	0x40000800
 80066f0:	40000c00 	.word	0x40000c00
 80066f4:	40014000 	.word	0x40014000

080066f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e040      	b.n	800678c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800670e:	2b00      	cmp	r3, #0
 8006710:	d106      	bne.n	8006720 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7fb fb34 	bl	8001d88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2224      	movs	r2, #36	@ 0x24
 8006724:	675a      	str	r2, [r3, #116]	@ 0x74

  __HAL_UART_DISABLE(huart);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 0201 	bic.w	r2, r2, #1
 8006734:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f986 	bl	8006a48 <UART_SetConfig>
 800673c:	4603      	mov	r3, r0
 800673e:	2b01      	cmp	r3, #1
 8006740:	d101      	bne.n	8006746 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e022      	b.n	800678c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674a:	2b00      	cmp	r3, #0
 800674c:	d002      	beq.n	8006754 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fc34 	bl	8006fbc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	689a      	ldr	r2, [r3, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006772:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0201 	orr.w	r2, r2, #1
 8006782:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fcbb 	bl	8007100 <UART_CheckIdleState>
 800678a:	4603      	mov	r3, r0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3708      	adds	r7, #8
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067b4:	69fa      	ldr	r2, [r7, #28]
 80067b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067ba:	4013      	ands	r3, r2
 80067bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d113      	bne.n	80067ec <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	f003 0320 	and.w	r3, r3, #32
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00e      	beq.n	80067ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	f003 0320 	and.w	r3, r3, #32
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d009      	beq.n	80067ec <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067dc:	2b00      	cmp	r3, #0
 80067de:	f000 8113 	beq.w	8006a08 <HAL_UART_IRQHandler+0x274>
      {
        huart->RxISR(huart);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	4798      	blx	r3
      }
      return;
 80067ea:	e10d      	b.n	8006a08 <HAL_UART_IRQHandler+0x274>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f000 80d6 	beq.w	80069a0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d105      	bne.n	800680a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067fe:	69ba      	ldr	r2, [r7, #24]
 8006800:	4b85      	ldr	r3, [pc, #532]	@ (8006a18 <HAL_UART_IRQHandler+0x284>)
 8006802:	4013      	ands	r3, r2
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 80cb 	beq.w	80069a0 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00e      	beq.n	8006832 <HAL_UART_IRQHandler+0x9e>
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800681a:	2b00      	cmp	r3, #0
 800681c:	d009      	beq.n	8006832 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2201      	movs	r2, #1
 8006824:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800682a:	f043 0201 	orr.w	r2, r3, #1
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00e      	beq.n	800685a <HAL_UART_IRQHandler+0xc6>
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d009      	beq.n	800685a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2202      	movs	r2, #2
 800684c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006852:	f043 0204 	orr.w	r2, r3, #4
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00e      	beq.n	8006882 <HAL_UART_IRQHandler+0xee>
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b00      	cmp	r3, #0
 800686c:	d009      	beq.n	8006882 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2204      	movs	r2, #4
 8006874:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800687a:	f043 0202 	orr.w	r2, r3, #2
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	67da      	str	r2, [r3, #124]	@ 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	f003 0308 	and.w	r3, r3, #8
 8006888:	2b00      	cmp	r3, #0
 800688a:	d013      	beq.n	80068b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800688c:	69bb      	ldr	r3, [r7, #24]
 800688e:	f003 0320 	and.w	r3, r3, #32
 8006892:	2b00      	cmp	r3, #0
 8006894:	d104      	bne.n	80068a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800689c:	2b00      	cmp	r3, #0
 800689e:	d009      	beq.n	80068b4 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2208      	movs	r2, #8
 80068a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068ac:	f043 0208 	orr.w	r2, r3, #8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00f      	beq.n	80068de <HAL_UART_IRQHandler+0x14a>
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00a      	beq.n	80068de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068d6:	f043 0220 	orr.w	r2, r3, #32
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f000 8092 	beq.w	8006a0c <HAL_UART_IRQHandler+0x278>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	f003 0320 	and.w	r3, r3, #32
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00c      	beq.n	800690c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80068f2:	69bb      	ldr	r3, [r7, #24]
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d007      	beq.n	800690c <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006900:	2b00      	cmp	r3, #0
 8006902:	d003      	beq.n	800690c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006910:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800691c:	2b40      	cmp	r3, #64	@ 0x40
 800691e:	d004      	beq.n	800692a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006926:	2b00      	cmp	r3, #0
 8006928:	d031      	beq.n	800698e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 fca8 	bl	8007280 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800693a:	2b40      	cmp	r3, #64	@ 0x40
 800693c:	d123      	bne.n	8006986 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	689a      	ldr	r2, [r3, #8]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800694c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006952:	2b00      	cmp	r3, #0
 8006954:	d013      	beq.n	800697e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800695a:	4a30      	ldr	r2, [pc, #192]	@ (8006a1c <HAL_UART_IRQHandler+0x288>)
 800695c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006962:	4618      	mov	r0, r3
 8006964:	f7fc fc5d 	bl	8003222 <HAL_DMA_Abort_IT>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d016      	beq.n	800699c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8006978:	4610      	mov	r0, r2
 800697a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800697c:	e00e      	b.n	800699c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 f858 	bl	8006a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006984:	e00a      	b.n	800699c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f854 	bl	8006a34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800698c:	e006      	b.n	800699c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 f850 	bl	8006a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	67da      	str	r2, [r3, #124]	@ 0x7c
      }
    }
    return;
 800699a:	e037      	b.n	8006a0c <HAL_UART_IRQHandler+0x278>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800699c:	bf00      	nop
    return;
 800699e:	e035      	b.n	8006a0c <HAL_UART_IRQHandler+0x278>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00d      	beq.n	80069c6 <HAL_UART_IRQHandler+0x232>
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d008      	beq.n	80069c6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80069bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 fcad 	bl	800731e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069c4:	e025      	b.n	8006a12 <HAL_UART_IRQHandler+0x27e>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00d      	beq.n	80069ec <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d008      	beq.n	80069ec <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d016      	beq.n	8006a10 <HAL_UART_IRQHandler+0x27c>
    {
      huart->TxISR(huart);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	4798      	blx	r3
    }
    return;
 80069ea:	e011      	b.n	8006a10 <HAL_UART_IRQHandler+0x27c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00d      	beq.n	8006a12 <HAL_UART_IRQHandler+0x27e>
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d008      	beq.n	8006a12 <HAL_UART_IRQHandler+0x27e>
  {
    UART_EndTransmit_IT(huart);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f000 fc73 	bl	80072ec <UART_EndTransmit_IT>
    return;
 8006a06:	e004      	b.n	8006a12 <HAL_UART_IRQHandler+0x27e>
      return;
 8006a08:	bf00      	nop
 8006a0a:	e002      	b.n	8006a12 <HAL_UART_IRQHandler+0x27e>
    return;
 8006a0c:	bf00      	nop
 8006a0e:	e000      	b.n	8006a12 <HAL_UART_IRQHandler+0x27e>
    return;
 8006a10:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006a12:	3720      	adds	r7, #32
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	04000120 	.word	0x04000120
 8006a1c:	080072c1 	.word	0x080072c1

08006a20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a20:	b480      	push	{r7}
 8006a22:	b083      	sub	sp, #12
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a28:	bf00      	nop
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr

08006a34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a4c:	b08a      	sub	sp, #40	@ 0x28
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a52:	2300      	movs	r3, #0
 8006a54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	689a      	ldr	r2, [r3, #8]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	431a      	orrs	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	431a      	orrs	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4ba4      	ldr	r3, [pc, #656]	@ (8006d08 <UART_SetConfig+0x2c0>)
 8006a78:	4013      	ands	r3, r2
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	6812      	ldr	r2, [r2, #0]
 8006a7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a80:	430b      	orrs	r3, r1
 8006a82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a99      	ldr	r2, [pc, #612]	@ (8006d0c <UART_SetConfig+0x2c4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d004      	beq.n	8006ab4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a90      	ldr	r2, [pc, #576]	@ (8006d10 <UART_SetConfig+0x2c8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d126      	bne.n	8006b20 <UART_SetConfig+0xd8>
 8006ad2:	4b90      	ldr	r3, [pc, #576]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad8:	f003 0303 	and.w	r3, r3, #3
 8006adc:	2b03      	cmp	r3, #3
 8006ade:	d81b      	bhi.n	8006b18 <UART_SetConfig+0xd0>
 8006ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae8 <UART_SetConfig+0xa0>)
 8006ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae6:	bf00      	nop
 8006ae8:	08006af9 	.word	0x08006af9
 8006aec:	08006b09 	.word	0x08006b09
 8006af0:	08006b01 	.word	0x08006b01
 8006af4:	08006b11 	.word	0x08006b11
 8006af8:	2301      	movs	r3, #1
 8006afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006afe:	e116      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b00:	2302      	movs	r3, #2
 8006b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b06:	e112      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b08:	2304      	movs	r3, #4
 8006b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b0e:	e10e      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b10:	2308      	movs	r3, #8
 8006b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b16:	e10a      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b18:	2310      	movs	r3, #16
 8006b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b1e:	e106      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a7c      	ldr	r2, [pc, #496]	@ (8006d18 <UART_SetConfig+0x2d0>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d138      	bne.n	8006b9c <UART_SetConfig+0x154>
 8006b2a:	4b7a      	ldr	r3, [pc, #488]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b30:	f003 030c 	and.w	r3, r3, #12
 8006b34:	2b0c      	cmp	r3, #12
 8006b36:	d82d      	bhi.n	8006b94 <UART_SetConfig+0x14c>
 8006b38:	a201      	add	r2, pc, #4	@ (adr r2, 8006b40 <UART_SetConfig+0xf8>)
 8006b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3e:	bf00      	nop
 8006b40:	08006b75 	.word	0x08006b75
 8006b44:	08006b95 	.word	0x08006b95
 8006b48:	08006b95 	.word	0x08006b95
 8006b4c:	08006b95 	.word	0x08006b95
 8006b50:	08006b85 	.word	0x08006b85
 8006b54:	08006b95 	.word	0x08006b95
 8006b58:	08006b95 	.word	0x08006b95
 8006b5c:	08006b95 	.word	0x08006b95
 8006b60:	08006b7d 	.word	0x08006b7d
 8006b64:	08006b95 	.word	0x08006b95
 8006b68:	08006b95 	.word	0x08006b95
 8006b6c:	08006b95 	.word	0x08006b95
 8006b70:	08006b8d 	.word	0x08006b8d
 8006b74:	2300      	movs	r3, #0
 8006b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b7a:	e0d8      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b82:	e0d4      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b84:	2304      	movs	r3, #4
 8006b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b8a:	e0d0      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b8c:	2308      	movs	r3, #8
 8006b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b92:	e0cc      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b94:	2310      	movs	r3, #16
 8006b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006b9a:	e0c8      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a5e      	ldr	r2, [pc, #376]	@ (8006d1c <UART_SetConfig+0x2d4>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d125      	bne.n	8006bf2 <UART_SetConfig+0x1aa>
 8006ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006bb0:	2b30      	cmp	r3, #48	@ 0x30
 8006bb2:	d016      	beq.n	8006be2 <UART_SetConfig+0x19a>
 8006bb4:	2b30      	cmp	r3, #48	@ 0x30
 8006bb6:	d818      	bhi.n	8006bea <UART_SetConfig+0x1a2>
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	d00a      	beq.n	8006bd2 <UART_SetConfig+0x18a>
 8006bbc:	2b20      	cmp	r3, #32
 8006bbe:	d814      	bhi.n	8006bea <UART_SetConfig+0x1a2>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <UART_SetConfig+0x182>
 8006bc4:	2b10      	cmp	r3, #16
 8006bc6:	d008      	beq.n	8006bda <UART_SetConfig+0x192>
 8006bc8:	e00f      	b.n	8006bea <UART_SetConfig+0x1a2>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd0:	e0ad      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd8:	e0a9      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006bda:	2304      	movs	r3, #4
 8006bdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006be0:	e0a5      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006be2:	2308      	movs	r3, #8
 8006be4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006be8:	e0a1      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006bea:	2310      	movs	r3, #16
 8006bec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bf0:	e09d      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a4a      	ldr	r2, [pc, #296]	@ (8006d20 <UART_SetConfig+0x2d8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d125      	bne.n	8006c48 <UART_SetConfig+0x200>
 8006bfc:	4b45      	ldr	r3, [pc, #276]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c02:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c06:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c08:	d016      	beq.n	8006c38 <UART_SetConfig+0x1f0>
 8006c0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c0c:	d818      	bhi.n	8006c40 <UART_SetConfig+0x1f8>
 8006c0e:	2b80      	cmp	r3, #128	@ 0x80
 8006c10:	d00a      	beq.n	8006c28 <UART_SetConfig+0x1e0>
 8006c12:	2b80      	cmp	r3, #128	@ 0x80
 8006c14:	d814      	bhi.n	8006c40 <UART_SetConfig+0x1f8>
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d002      	beq.n	8006c20 <UART_SetConfig+0x1d8>
 8006c1a:	2b40      	cmp	r3, #64	@ 0x40
 8006c1c:	d008      	beq.n	8006c30 <UART_SetConfig+0x1e8>
 8006c1e:	e00f      	b.n	8006c40 <UART_SetConfig+0x1f8>
 8006c20:	2300      	movs	r3, #0
 8006c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c26:	e082      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c28:	2302      	movs	r3, #2
 8006c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c2e:	e07e      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c30:	2304      	movs	r3, #4
 8006c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c36:	e07a      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c38:	2308      	movs	r3, #8
 8006c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c3e:	e076      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c40:	2310      	movs	r3, #16
 8006c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c46:	e072      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a35      	ldr	r2, [pc, #212]	@ (8006d24 <UART_SetConfig+0x2dc>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d12a      	bne.n	8006ca8 <UART_SetConfig+0x260>
 8006c52:	4b30      	ldr	r3, [pc, #192]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c60:	d01a      	beq.n	8006c98 <UART_SetConfig+0x250>
 8006c62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c66:	d81b      	bhi.n	8006ca0 <UART_SetConfig+0x258>
 8006c68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c6c:	d00c      	beq.n	8006c88 <UART_SetConfig+0x240>
 8006c6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c72:	d815      	bhi.n	8006ca0 <UART_SetConfig+0x258>
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <UART_SetConfig+0x238>
 8006c78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c7c:	d008      	beq.n	8006c90 <UART_SetConfig+0x248>
 8006c7e:	e00f      	b.n	8006ca0 <UART_SetConfig+0x258>
 8006c80:	2300      	movs	r3, #0
 8006c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c86:	e052      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c88:	2302      	movs	r3, #2
 8006c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c8e:	e04e      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c90:	2304      	movs	r3, #4
 8006c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c96:	e04a      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006c98:	2308      	movs	r3, #8
 8006c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c9e:	e046      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006ca0:	2310      	movs	r3, #16
 8006ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ca6:	e042      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a17      	ldr	r2, [pc, #92]	@ (8006d0c <UART_SetConfig+0x2c4>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d13a      	bne.n	8006d28 <UART_SetConfig+0x2e0>
 8006cb2:	4b18      	ldr	r3, [pc, #96]	@ (8006d14 <UART_SetConfig+0x2cc>)
 8006cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006cbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006cc0:	d01a      	beq.n	8006cf8 <UART_SetConfig+0x2b0>
 8006cc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006cc6:	d81b      	bhi.n	8006d00 <UART_SetConfig+0x2b8>
 8006cc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ccc:	d00c      	beq.n	8006ce8 <UART_SetConfig+0x2a0>
 8006cce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cd2:	d815      	bhi.n	8006d00 <UART_SetConfig+0x2b8>
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d003      	beq.n	8006ce0 <UART_SetConfig+0x298>
 8006cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cdc:	d008      	beq.n	8006cf0 <UART_SetConfig+0x2a8>
 8006cde:	e00f      	b.n	8006d00 <UART_SetConfig+0x2b8>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce6:	e022      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006ce8:	2302      	movs	r3, #2
 8006cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cee:	e01e      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf6:	e01a      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006cf8:	2308      	movs	r3, #8
 8006cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cfe:	e016      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006d00:	2310      	movs	r3, #16
 8006d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d06:	e012      	b.n	8006d2e <UART_SetConfig+0x2e6>
 8006d08:	efff69f3 	.word	0xefff69f3
 8006d0c:	40008000 	.word	0x40008000
 8006d10:	40013800 	.word	0x40013800
 8006d14:	40021000 	.word	0x40021000
 8006d18:	40004400 	.word	0x40004400
 8006d1c:	40004800 	.word	0x40004800
 8006d20:	40004c00 	.word	0x40004c00
 8006d24:	40005000 	.word	0x40005000
 8006d28:	2310      	movs	r3, #16
 8006d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4aa0      	ldr	r2, [pc, #640]	@ (8006fb4 <UART_SetConfig+0x56c>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d17a      	bne.n	8006e2e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d824      	bhi.n	8006d8a <UART_SetConfig+0x342>
 8006d40:	a201      	add	r2, pc, #4	@ (adr r2, 8006d48 <UART_SetConfig+0x300>)
 8006d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d46:	bf00      	nop
 8006d48:	08006d6d 	.word	0x08006d6d
 8006d4c:	08006d8b 	.word	0x08006d8b
 8006d50:	08006d75 	.word	0x08006d75
 8006d54:	08006d8b 	.word	0x08006d8b
 8006d58:	08006d7b 	.word	0x08006d7b
 8006d5c:	08006d8b 	.word	0x08006d8b
 8006d60:	08006d8b 	.word	0x08006d8b
 8006d64:	08006d8b 	.word	0x08006d8b
 8006d68:	08006d83 	.word	0x08006d83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d6c:	f7fe fc22 	bl	80055b4 <HAL_RCC_GetPCLK1Freq>
 8006d70:	61f8      	str	r0, [r7, #28]
        break;
 8006d72:	e010      	b.n	8006d96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d74:	4b90      	ldr	r3, [pc, #576]	@ (8006fb8 <UART_SetConfig+0x570>)
 8006d76:	61fb      	str	r3, [r7, #28]
        break;
 8006d78:	e00d      	b.n	8006d96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d7a:	f7fe fb83 	bl	8005484 <HAL_RCC_GetSysClockFreq>
 8006d7e:	61f8      	str	r0, [r7, #28]
        break;
 8006d80:	e009      	b.n	8006d96 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d86:	61fb      	str	r3, [r7, #28]
        break;
 8006d88:	e005      	b.n	8006d96 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006d94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 80fd 	beq.w	8006f98 <UART_SetConfig+0x550>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	4613      	mov	r3, r2
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	4413      	add	r3, r2
 8006da8:	69fa      	ldr	r2, [r7, #28]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d305      	bcc.n	8006dba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006db4:	69fa      	ldr	r2, [r7, #28]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d903      	bls.n	8006dc2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006dc0:	e0ea      	b.n	8006f98 <UART_SetConfig+0x550>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	461c      	mov	r4, r3
 8006dc8:	4615      	mov	r5, r2
 8006dca:	f04f 0200 	mov.w	r2, #0
 8006dce:	f04f 0300 	mov.w	r3, #0
 8006dd2:	022b      	lsls	r3, r5, #8
 8006dd4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006dd8:	0222      	lsls	r2, r4, #8
 8006dda:	68f9      	ldr	r1, [r7, #12]
 8006ddc:	6849      	ldr	r1, [r1, #4]
 8006dde:	0849      	lsrs	r1, r1, #1
 8006de0:	2000      	movs	r0, #0
 8006de2:	4688      	mov	r8, r1
 8006de4:	4681      	mov	r9, r0
 8006de6:	eb12 0a08 	adds.w	sl, r2, r8
 8006dea:	eb43 0b09 	adc.w	fp, r3, r9
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	603b      	str	r3, [r7, #0]
 8006df6:	607a      	str	r2, [r7, #4]
 8006df8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dfc:	4650      	mov	r0, sl
 8006dfe:	4659      	mov	r1, fp
 8006e00:	f7f9 ff42 	bl	8000c88 <__aeabi_uldivmod>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4613      	mov	r3, r2
 8006e0a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e12:	d308      	bcc.n	8006e26 <UART_SetConfig+0x3de>
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e1a:	d204      	bcs.n	8006e26 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	60da      	str	r2, [r3, #12]
 8006e24:	e0b8      	b.n	8006f98 <UART_SetConfig+0x550>
        }
        else
        {
          ret = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e2c:	e0b4      	b.n	8006f98 <UART_SetConfig+0x550>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	69db      	ldr	r3, [r3, #28]
 8006e32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e36:	d15f      	bne.n	8006ef8 <UART_SetConfig+0x4b0>
  {
    switch (clocksource)
 8006e38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d828      	bhi.n	8006e92 <UART_SetConfig+0x44a>
 8006e40:	a201      	add	r2, pc, #4	@ (adr r2, 8006e48 <UART_SetConfig+0x400>)
 8006e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e46:	bf00      	nop
 8006e48:	08006e6d 	.word	0x08006e6d
 8006e4c:	08006e75 	.word	0x08006e75
 8006e50:	08006e7d 	.word	0x08006e7d
 8006e54:	08006e93 	.word	0x08006e93
 8006e58:	08006e83 	.word	0x08006e83
 8006e5c:	08006e93 	.word	0x08006e93
 8006e60:	08006e93 	.word	0x08006e93
 8006e64:	08006e93 	.word	0x08006e93
 8006e68:	08006e8b 	.word	0x08006e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e6c:	f7fe fba2 	bl	80055b4 <HAL_RCC_GetPCLK1Freq>
 8006e70:	61f8      	str	r0, [r7, #28]
        break;
 8006e72:	e014      	b.n	8006e9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e74:	f7fe fbb4 	bl	80055e0 <HAL_RCC_GetPCLK2Freq>
 8006e78:	61f8      	str	r0, [r7, #28]
        break;
 8006e7a:	e010      	b.n	8006e9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e7c:	4b4e      	ldr	r3, [pc, #312]	@ (8006fb8 <UART_SetConfig+0x570>)
 8006e7e:	61fb      	str	r3, [r7, #28]
        break;
 8006e80:	e00d      	b.n	8006e9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e82:	f7fe faff 	bl	8005484 <HAL_RCC_GetSysClockFreq>
 8006e86:	61f8      	str	r0, [r7, #28]
        break;
 8006e88:	e009      	b.n	8006e9e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e8e:	61fb      	str	r3, [r7, #28]
        break;
 8006e90:	e005      	b.n	8006e9e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006e92:	2300      	movs	r3, #0
 8006e94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d079      	beq.n	8006f98 <UART_SetConfig+0x550>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ea4:	69fb      	ldr	r3, [r7, #28]
 8006ea6:	005a      	lsls	r2, r3, #1
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	085b      	lsrs	r3, r3, #1
 8006eae:	441a      	add	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	2b0f      	cmp	r3, #15
 8006ec0:	d916      	bls.n	8006ef0 <UART_SetConfig+0x4a8>
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec8:	d212      	bcs.n	8006ef0 <UART_SetConfig+0x4a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	f023 030f 	bic.w	r3, r3, #15
 8006ed2:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	085b      	lsrs	r3, r3, #1
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	f003 0307 	and.w	r3, r3, #7
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	8afb      	ldrh	r3, [r7, #22]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	8afa      	ldrh	r2, [r7, #22]
 8006eec:	60da      	str	r2, [r3, #12]
 8006eee:	e053      	b.n	8006f98 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ef6:	e04f      	b.n	8006f98 <UART_SetConfig+0x550>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ef8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006efc:	2b08      	cmp	r3, #8
 8006efe:	d828      	bhi.n	8006f52 <UART_SetConfig+0x50a>
 8006f00:	a201      	add	r2, pc, #4	@ (adr r2, 8006f08 <UART_SetConfig+0x4c0>)
 8006f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f06:	bf00      	nop
 8006f08:	08006f2d 	.word	0x08006f2d
 8006f0c:	08006f35 	.word	0x08006f35
 8006f10:	08006f3d 	.word	0x08006f3d
 8006f14:	08006f53 	.word	0x08006f53
 8006f18:	08006f43 	.word	0x08006f43
 8006f1c:	08006f53 	.word	0x08006f53
 8006f20:	08006f53 	.word	0x08006f53
 8006f24:	08006f53 	.word	0x08006f53
 8006f28:	08006f4b 	.word	0x08006f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f2c:	f7fe fb42 	bl	80055b4 <HAL_RCC_GetPCLK1Freq>
 8006f30:	61f8      	str	r0, [r7, #28]
        break;
 8006f32:	e014      	b.n	8006f5e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f34:	f7fe fb54 	bl	80055e0 <HAL_RCC_GetPCLK2Freq>
 8006f38:	61f8      	str	r0, [r7, #28]
        break;
 8006f3a:	e010      	b.n	8006f5e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb8 <UART_SetConfig+0x570>)
 8006f3e:	61fb      	str	r3, [r7, #28]
        break;
 8006f40:	e00d      	b.n	8006f5e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f42:	f7fe fa9f 	bl	8005484 <HAL_RCC_GetSysClockFreq>
 8006f46:	61f8      	str	r0, [r7, #28]
        break;
 8006f48:	e009      	b.n	8006f5e <UART_SetConfig+0x516>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f4e:	61fb      	str	r3, [r7, #28]
        break;
 8006f50:	e005      	b.n	8006f5e <UART_SetConfig+0x516>
      default:
        pclk = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f5c:	bf00      	nop
    }

    if (pclk != 0U)
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d019      	beq.n	8006f98 <UART_SetConfig+0x550>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	085a      	lsrs	r2, r3, #1
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	441a      	add	r2, r3
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	2b0f      	cmp	r3, #15
 8006f7e:	d908      	bls.n	8006f92 <UART_SetConfig+0x54a>
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f86:	d204      	bcs.n	8006f92 <UART_SetConfig+0x54a>
      {
        huart->Instance->BRR = usartdiv;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	69ba      	ldr	r2, [r7, #24]
 8006f8e:	60da      	str	r2, [r3, #12]
 8006f90:	e002      	b.n	8006f98 <UART_SetConfig+0x550>
      }
      else
      {
        ret = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->TxISR = NULL;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	665a      	str	r2, [r3, #100]	@ 0x64

  return ret;
 8006fa4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3728      	adds	r7, #40	@ 0x28
 8006fac:	46bd      	mov	sp, r7
 8006fae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fb2:	bf00      	nop
 8006fb4:	40008000 	.word	0x40008000
 8006fb8:	00f42400 	.word	0x00f42400

08006fbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc8:	f003 0301 	and.w	r3, r3, #1
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fea:	f003 0302 	and.w	r3, r3, #2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00a      	beq.n	8007008 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	f003 0304 	and.w	r3, r3, #4
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00a      	beq.n	800702a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007050:	f003 0310 	and.w	r3, r3, #16
 8007054:	2b00      	cmp	r3, #0
 8007056:	d00a      	beq.n	800706e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	430a      	orrs	r2, r1
 800706c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007072:	f003 0320 	and.w	r3, r3, #32
 8007076:	2b00      	cmp	r3, #0
 8007078:	d00a      	beq.n	8007090 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007094:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007098:	2b00      	cmp	r3, #0
 800709a:	d01a      	beq.n	80070d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	430a      	orrs	r2, r1
 80070b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ba:	d10a      	bne.n	80070d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	430a      	orrs	r2, r1
 80070f2:	605a      	str	r2, [r3, #4]
  }
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af02      	add	r7, sp, #8
 8007106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800710e:	f7fb ff47 	bl	8002fa0 <HAL_GetTick>
 8007112:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0308 	and.w	r3, r3, #8
 800711e:	2b08      	cmp	r3, #8
 8007120:	d10e      	bne.n	8007140 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007122:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007126:	9300      	str	r3, [sp, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f82a 	bl	800718a <UART_WaitOnFlagUntilTimeout>
 8007136:	4603      	mov	r3, r0
 8007138:	2b00      	cmp	r3, #0
 800713a:	d001      	beq.n	8007140 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e020      	b.n	8007182 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f003 0304 	and.w	r3, r3, #4
 800714a:	2b04      	cmp	r3, #4
 800714c:	d10e      	bne.n	800716c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800714e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 f814 	bl	800718a <UART_WaitOnFlagUntilTimeout>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e00a      	b.n	8007182 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2220      	movs	r2, #32
 8007170:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2220      	movs	r2, #32
 8007176:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UNLOCK(huart);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3710      	adds	r7, #16
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}

0800718a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800718a:	b580      	push	{r7, lr}
 800718c:	b084      	sub	sp, #16
 800718e:	af00      	add	r7, sp, #0
 8007190:	60f8      	str	r0, [r7, #12]
 8007192:	60b9      	str	r1, [r7, #8]
 8007194:	603b      	str	r3, [r7, #0]
 8007196:	4613      	mov	r3, r2
 8007198:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800719a:	e05d      	b.n	8007258 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a2:	d059      	beq.n	8007258 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071a4:	f7fb fefc 	bl	8002fa0 <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d302      	bcc.n	80071ba <UART_WaitOnFlagUntilTimeout+0x30>
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d11b      	bne.n	80071f2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 80071c8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	689a      	ldr	r2, [r3, #8]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f022 0201 	bic.w	r2, r2, #1
 80071d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2220      	movs	r2, #32
 80071de:	675a      	str	r2, [r3, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2220      	movs	r2, #32
 80071e4:	679a      	str	r2, [r3, #120]	@ 0x78

        __HAL_UNLOCK(huart);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

        return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e042      	b.n	8007278 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d02b      	beq.n	8007258 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	69db      	ldr	r3, [r3, #28]
 8007206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800720a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800720e:	d123      	bne.n	8007258 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007218:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8007228:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 0201 	bic.w	r2, r2, #1
 8007238:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	675a      	str	r2, [r3, #116]	@ 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2220      	movs	r2, #32
 8007244:	679a      	str	r2, [r3, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2220      	movs	r2, #32
 800724a:	67da      	str	r2, [r3, #124]	@ 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

          return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e00f      	b.n	8007278 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69da      	ldr	r2, [r3, #28]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	4013      	ands	r3, r2
 8007262:	68ba      	ldr	r2, [r7, #8]
 8007264:	429a      	cmp	r2, r3
 8007266:	bf0c      	ite	eq
 8007268:	2301      	moveq	r3, #1
 800726a:	2300      	movne	r3, #0
 800726c:	b2db      	uxtb	r3, r3
 800726e:	461a      	mov	r2, r3
 8007270:	79fb      	ldrb	r3, [r7, #7]
 8007272:	429a      	cmp	r2, r3
 8007274:	d092      	beq.n	800719c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	4618      	mov	r0, r3
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8007296:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0201 	bic.w	r2, r2, #1
 80072a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2220      	movs	r2, #32
 80072ac:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	661a      	str	r2, [r3, #96]	@ 0x60
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f7ff fba8 	bl	8006a34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072e4:	bf00      	nop
 80072e6:	3710      	adds	r7, #16
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007302:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2220      	movs	r2, #32
 8007308:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7ff fb85 	bl	8006a20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007316:	bf00      	nop
 8007318:	3708      	adds	r7, #8
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800731e:	b480      	push	{r7}
 8007320:	b083      	sub	sp, #12
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007326:	bf00      	nop
 8007328:	370c      	adds	r7, #12
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr

08007332 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007332:	b084      	sub	sp, #16
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	f107 001c 	add.w	r0, r7, #28
 8007340:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007346:	2b01      	cmp	r3, #1
 8007348:	d122      	bne.n	8007390 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800735e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007374:	2b01      	cmp	r3, #1
 8007376:	d105      	bne.n	8007384 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f001 f9db 	bl	8008740 <USB_CoreReset>
 800738a:	4603      	mov	r3, r0
 800738c:	73fb      	strb	r3, [r7, #15]
 800738e:	e01a      	b.n	80073c6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f001 f9cf 	bl	8008740 <USB_CoreReset>
 80073a2:	4603      	mov	r3, r0
 80073a4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80073a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d106      	bne.n	80073ba <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80073b8:	e005      	b.n	80073c6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
 80073c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073d2:	b004      	add	sp, #16
 80073d4:	4770      	bx	lr
	...

080073d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80073d8:	b480      	push	{r7}
 80073da:	b087      	sub	sp, #28
 80073dc:	af00      	add	r7, sp, #0
 80073de:	60f8      	str	r0, [r7, #12]
 80073e0:	60b9      	str	r1, [r7, #8]
 80073e2:	4613      	mov	r3, r2
 80073e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80073e6:	79fb      	ldrb	r3, [r7, #7]
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d165      	bne.n	80074b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	4a3e      	ldr	r2, [pc, #248]	@ (80074e8 <USB_SetTurnaroundTime+0x110>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d906      	bls.n	8007402 <USB_SetTurnaroundTime+0x2a>
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	4a3d      	ldr	r2, [pc, #244]	@ (80074ec <USB_SetTurnaroundTime+0x114>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d202      	bcs.n	8007402 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80073fc:	230f      	movs	r3, #15
 80073fe:	617b      	str	r3, [r7, #20]
 8007400:	e05c      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	4a39      	ldr	r2, [pc, #228]	@ (80074ec <USB_SetTurnaroundTime+0x114>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d306      	bcc.n	8007418 <USB_SetTurnaroundTime+0x40>
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	4a38      	ldr	r2, [pc, #224]	@ (80074f0 <USB_SetTurnaroundTime+0x118>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d202      	bcs.n	8007418 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007412:	230e      	movs	r3, #14
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e051      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	4a35      	ldr	r2, [pc, #212]	@ (80074f0 <USB_SetTurnaroundTime+0x118>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d306      	bcc.n	800742e <USB_SetTurnaroundTime+0x56>
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	4a34      	ldr	r2, [pc, #208]	@ (80074f4 <USB_SetTurnaroundTime+0x11c>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d202      	bcs.n	800742e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007428:	230d      	movs	r3, #13
 800742a:	617b      	str	r3, [r7, #20]
 800742c:	e046      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	4a30      	ldr	r2, [pc, #192]	@ (80074f4 <USB_SetTurnaroundTime+0x11c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d306      	bcc.n	8007444 <USB_SetTurnaroundTime+0x6c>
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	4a2f      	ldr	r2, [pc, #188]	@ (80074f8 <USB_SetTurnaroundTime+0x120>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d802      	bhi.n	8007444 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800743e:	230c      	movs	r3, #12
 8007440:	617b      	str	r3, [r7, #20]
 8007442:	e03b      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	4a2c      	ldr	r2, [pc, #176]	@ (80074f8 <USB_SetTurnaroundTime+0x120>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d906      	bls.n	800745a <USB_SetTurnaroundTime+0x82>
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	4a2b      	ldr	r2, [pc, #172]	@ (80074fc <USB_SetTurnaroundTime+0x124>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d802      	bhi.n	800745a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007454:	230b      	movs	r3, #11
 8007456:	617b      	str	r3, [r7, #20]
 8007458:	e030      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	4a27      	ldr	r2, [pc, #156]	@ (80074fc <USB_SetTurnaroundTime+0x124>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d906      	bls.n	8007470 <USB_SetTurnaroundTime+0x98>
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	4a26      	ldr	r2, [pc, #152]	@ (8007500 <USB_SetTurnaroundTime+0x128>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d802      	bhi.n	8007470 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800746a:	230a      	movs	r3, #10
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	e025      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	4a23      	ldr	r2, [pc, #140]	@ (8007500 <USB_SetTurnaroundTime+0x128>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d906      	bls.n	8007486 <USB_SetTurnaroundTime+0xae>
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	4a22      	ldr	r2, [pc, #136]	@ (8007504 <USB_SetTurnaroundTime+0x12c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d202      	bcs.n	8007486 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007480:	2309      	movs	r3, #9
 8007482:	617b      	str	r3, [r7, #20]
 8007484:	e01a      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	4a1e      	ldr	r2, [pc, #120]	@ (8007504 <USB_SetTurnaroundTime+0x12c>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d306      	bcc.n	800749c <USB_SetTurnaroundTime+0xc4>
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	4a1d      	ldr	r2, [pc, #116]	@ (8007508 <USB_SetTurnaroundTime+0x130>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d802      	bhi.n	800749c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007496:	2308      	movs	r3, #8
 8007498:	617b      	str	r3, [r7, #20]
 800749a:	e00f      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4a1a      	ldr	r2, [pc, #104]	@ (8007508 <USB_SetTurnaroundTime+0x130>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d906      	bls.n	80074b2 <USB_SetTurnaroundTime+0xda>
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	4a19      	ldr	r2, [pc, #100]	@ (800750c <USB_SetTurnaroundTime+0x134>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d202      	bcs.n	80074b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80074ac:	2307      	movs	r3, #7
 80074ae:	617b      	str	r3, [r7, #20]
 80074b0:	e004      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80074b2:	2306      	movs	r3, #6
 80074b4:	617b      	str	r3, [r7, #20]
 80074b6:	e001      	b.n	80074bc <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80074b8:	2309      	movs	r3, #9
 80074ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	68da      	ldr	r2, [r3, #12]
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	029b      	lsls	r3, r3, #10
 80074d0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80074d4:	431a      	orrs	r2, r3
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	371c      	adds	r7, #28
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	00d8acbf 	.word	0x00d8acbf
 80074ec:	00e4e1c0 	.word	0x00e4e1c0
 80074f0:	00f42400 	.word	0x00f42400
 80074f4:	01067380 	.word	0x01067380
 80074f8:	011a499f 	.word	0x011a499f
 80074fc:	01312cff 	.word	0x01312cff
 8007500:	014ca43f 	.word	0x014ca43f
 8007504:	016e3600 	.word	0x016e3600
 8007508:	01a6ab1f 	.word	0x01a6ab1f
 800750c:	01e84800 	.word	0x01e84800

08007510 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f043 0201 	orr.w	r2, r3, #1
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	370c      	adds	r7, #12
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	f023 0201 	bic.w	r2, r3, #1
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr

08007554 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	460b      	mov	r3, r1
 800755e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800756c:	78fb      	ldrb	r3, [r7, #3]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d106      	bne.n	8007580 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	60da      	str	r2, [r3, #12]
 800757e:	e00b      	b.n	8007598 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007580:	78fb      	ldrb	r3, [r7, #3]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d106      	bne.n	8007594 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	60da      	str	r2, [r3, #12]
 8007592:	e001      	b.n	8007598 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	e003      	b.n	80075a0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007598:	2032      	movs	r0, #50	@ 0x32
 800759a:	f7fb fd0d 	bl	8002fb8 <HAL_Delay>

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80075a8:	b084      	sub	sp, #16
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b086      	sub	sp, #24
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
 80075b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80075b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80075c2:	2300      	movs	r3, #0
 80075c4:	613b      	str	r3, [r7, #16]
 80075c6:	e009      	b.n	80075dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	3340      	adds	r3, #64	@ 0x40
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4413      	add	r3, r2
 80075d2:	2200      	movs	r2, #0
 80075d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	3301      	adds	r3, #1
 80075da:	613b      	str	r3, [r7, #16]
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	2b0e      	cmp	r3, #14
 80075e0:	d9f2      	bls.n	80075c8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80075e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d11c      	bne.n	8007622 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	68fa      	ldr	r2, [r7, #12]
 80075f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075f6:	f043 0302 	orr.w	r3, r3, #2
 80075fa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007600:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	e005      	b.n	800762e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007626:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007634:	461a      	mov	r2, r3
 8007636:	2300      	movs	r3, #0
 8007638:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007640:	4619      	mov	r1, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007648:	461a      	mov	r2, r3
 800764a:	680b      	ldr	r3, [r1, #0]
 800764c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800764e:	2103      	movs	r1, #3
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f93d 	bl	80078d0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007656:	2110      	movs	r1, #16
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f8f1 	bl	8007840 <USB_FlushTxFifo>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d001      	beq.n	8007668 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 f90f 	bl	800788c <USB_FlushRxFifo>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800767e:	461a      	mov	r2, r3
 8007680:	2300      	movs	r3, #0
 8007682:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800768a:	461a      	mov	r2, r3
 800768c:	2300      	movs	r3, #0
 800768e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007696:	461a      	mov	r2, r3
 8007698:	2300      	movs	r3, #0
 800769a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800769c:	2300      	movs	r3, #0
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	e043      	b.n	800772a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076b8:	d118      	bne.n	80076ec <USB_DevInit+0x144>
    {
      if (i == 0U)
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d10a      	bne.n	80076d6 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	015a      	lsls	r2, r3, #5
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4413      	add	r3, r2
 80076c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076cc:	461a      	mov	r2, r3
 80076ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	e013      	b.n	80076fe <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	015a      	lsls	r2, r3, #5
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	4413      	add	r3, r2
 80076de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e2:	461a      	mov	r2, r3
 80076e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80076e8:	6013      	str	r3, [r2, #0]
 80076ea:	e008      	b.n	80076fe <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	015a      	lsls	r2, r3, #5
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4413      	add	r3, r2
 80076f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f8:	461a      	mov	r2, r3
 80076fa:	2300      	movs	r3, #0
 80076fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	015a      	lsls	r2, r3, #5
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	4413      	add	r3, r2
 8007706:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800770a:	461a      	mov	r2, r3
 800770c:	2300      	movs	r3, #0
 800770e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	015a      	lsls	r2, r3, #5
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771c:	461a      	mov	r2, r3
 800771e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007722:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	3301      	adds	r3, #1
 8007728:	613b      	str	r3, [r7, #16]
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	429a      	cmp	r2, r3
 8007730:	d3b7      	bcc.n	80076a2 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007732:	2300      	movs	r3, #0
 8007734:	613b      	str	r3, [r7, #16]
 8007736:	e043      	b.n	80077c0 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800774a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800774e:	d118      	bne.n	8007782 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10a      	bne.n	800776c <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	015a      	lsls	r2, r3, #5
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	4413      	add	r3, r2
 800775e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007762:	461a      	mov	r2, r3
 8007764:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	e013      	b.n	8007794 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	015a      	lsls	r2, r3, #5
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	4413      	add	r3, r2
 8007774:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007778:	461a      	mov	r2, r3
 800777a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800777e:	6013      	str	r3, [r2, #0]
 8007780:	e008      	b.n	8007794 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800778e:	461a      	mov	r2, r3
 8007790:	2300      	movs	r3, #0
 8007792:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	015a      	lsls	r2, r3, #5
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	4413      	add	r3, r2
 800779c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077a0:	461a      	mov	r2, r3
 80077a2:	2300      	movs	r3, #0
 80077a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077b2:	461a      	mov	r2, r3
 80077b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80077b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	3301      	adds	r3, #1
 80077be:	613b      	str	r3, [r7, #16]
 80077c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d3b7      	bcc.n	8007738 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ce:	691b      	ldr	r3, [r3, #16]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80077d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077da:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2200      	movs	r2, #0
 80077e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80077e8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	699b      	ldr	r3, [r3, #24]
 80077ee:	f043 0210 	orr.w	r2, r3, #16
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699a      	ldr	r2, [r3, #24]
 80077fa:	4b10      	ldr	r3, [pc, #64]	@ (800783c <USB_DevInit+0x294>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007804:	2b00      	cmp	r3, #0
 8007806:	d005      	beq.n	8007814 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	f043 0208 	orr.w	r2, r3, #8
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007814:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007816:	2b01      	cmp	r3, #1
 8007818:	d107      	bne.n	800782a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007822:	f043 0304 	orr.w	r3, r3, #4
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800782a:	7dfb      	ldrb	r3, [r7, #23]
}
 800782c:	4618      	mov	r0, r3
 800782e:	3718      	adds	r7, #24
 8007830:	46bd      	mov	sp, r7
 8007832:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007836:	b004      	add	sp, #16
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	803c3800 	.word	0x803c3800

08007840 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800784a:	2300      	movs	r3, #0
 800784c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	019b      	lsls	r3, r3, #6
 8007852:	f043 0220 	orr.w	r2, r3, #32
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	3301      	adds	r3, #1
 800785e:	60fb      	str	r3, [r7, #12]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	4a09      	ldr	r2, [pc, #36]	@ (8007888 <USB_FlushTxFifo+0x48>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d901      	bls.n	800786c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e006      	b.n	800787a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	f003 0320 	and.w	r3, r3, #32
 8007874:	2b20      	cmp	r3, #32
 8007876:	d0f0      	beq.n	800785a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3714      	adds	r7, #20
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	00030d40 	.word	0x00030d40

0800788c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007894:	2300      	movs	r3, #0
 8007896:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2210      	movs	r2, #16
 800789c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	3301      	adds	r3, #1
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a09      	ldr	r2, [pc, #36]	@ (80078cc <USB_FlushRxFifo+0x40>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d901      	bls.n	80078b0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80078ac:	2303      	movs	r3, #3
 80078ae:	e006      	b.n	80078be <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	f003 0310 	and.w	r3, r3, #16
 80078b8:	2b10      	cmp	r3, #16
 80078ba:	d0f0      	beq.n	800789e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	00030d40 	.word	0x00030d40

080078d0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	460b      	mov	r3, r1
 80078da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	78fb      	ldrb	r3, [r7, #3]
 80078ea:	68f9      	ldr	r1, [r7, #12]
 80078ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078f0:	4313      	orrs	r3, r2
 80078f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007902:	b480      	push	{r7}
 8007904:	b087      	sub	sp, #28
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f003 0306 	and.w	r3, r3, #6
 800791a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2b02      	cmp	r3, #2
 8007920:	d002      	beq.n	8007928 <USB_GetDevSpeed+0x26>
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2b06      	cmp	r3, #6
 8007926:	d102      	bne.n	800792e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007928:	2302      	movs	r3, #2
 800792a:	75fb      	strb	r3, [r7, #23]
 800792c:	e001      	b.n	8007932 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800792e:	230f      	movs	r3, #15
 8007930:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007932:	7dfb      	ldrb	r3, [r7, #23]
}
 8007934:	4618      	mov	r0, r3
 8007936:	371c      	adds	r7, #28
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	781b      	ldrb	r3, [r3, #0]
 8007952:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	785b      	ldrb	r3, [r3, #1]
 8007958:	2b01      	cmp	r3, #1
 800795a:	d13a      	bne.n	80079d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007962:	69da      	ldr	r2, [r3, #28]
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	f003 030f 	and.w	r3, r3, #15
 800796c:	2101      	movs	r1, #1
 800796e:	fa01 f303 	lsl.w	r3, r1, r3
 8007972:	b29b      	uxth	r3, r3
 8007974:	68f9      	ldr	r1, [r7, #12]
 8007976:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800797a:	4313      	orrs	r3, r2
 800797c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	4413      	add	r3, r2
 8007986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d155      	bne.n	8007a40 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	015a      	lsls	r2, r3, #5
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	4413      	add	r3, r2
 800799c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	78db      	ldrb	r3, [r3, #3]
 80079ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	059b      	lsls	r3, r3, #22
 80079b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80079b8:	4313      	orrs	r3, r2
 80079ba:	68ba      	ldr	r2, [r7, #8]
 80079bc:	0151      	lsls	r1, r2, #5
 80079be:	68fa      	ldr	r2, [r7, #12]
 80079c0:	440a      	add	r2, r1
 80079c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	e036      	b.n	8007a40 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079d8:	69da      	ldr	r2, [r3, #28]
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	f003 030f 	and.w	r3, r3, #15
 80079e2:	2101      	movs	r1, #1
 80079e4:	fa01 f303 	lsl.w	r3, r1, r3
 80079e8:	041b      	lsls	r3, r3, #16
 80079ea:	68f9      	ldr	r1, [r7, #12]
 80079ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079f0:	4313      	orrs	r3, r2
 80079f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d11a      	bne.n	8007a40 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	015a      	lsls	r2, r3, #5
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	4413      	add	r3, r2
 8007a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	78db      	ldrb	r3, [r3, #3]
 8007a24:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007a26:	430b      	orrs	r3, r1
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	0151      	lsls	r1, r2, #5
 8007a2e:	68fa      	ldr	r2, [r7, #12]
 8007a30:	440a      	add	r2, r1
 8007a32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a3e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
	...

08007a50 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	781b      	ldrb	r3, [r3, #0]
 8007a62:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	785b      	ldrb	r3, [r3, #1]
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d161      	bne.n	8007b30 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	015a      	lsls	r2, r3, #5
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	4413      	add	r3, r2
 8007a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a82:	d11f      	bne.n	8007ac4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	015a      	lsls	r2, r3, #5
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	0151      	lsls	r1, r2, #5
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	440a      	add	r2, r1
 8007a9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007aa2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	015a      	lsls	r2, r3, #5
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4413      	add	r3, r2
 8007aac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	68ba      	ldr	r2, [r7, #8]
 8007ab4:	0151      	lsls	r1, r2, #5
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	440a      	add	r2, r1
 8007aba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007abe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ac2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	f003 030f 	and.w	r3, r3, #15
 8007ad4:	2101      	movs	r1, #1
 8007ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	43db      	mvns	r3, r3
 8007ade:	68f9      	ldr	r1, [r7, #12]
 8007ae0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ae4:	4013      	ands	r3, r2
 8007ae6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007aee:	69da      	ldr	r2, [r3, #28]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	f003 030f 	and.w	r3, r3, #15
 8007af8:	2101      	movs	r1, #1
 8007afa:	fa01 f303 	lsl.w	r3, r1, r3
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	43db      	mvns	r3, r3
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b08:	4013      	ands	r3, r2
 8007b0a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	015a      	lsls	r2, r3, #5
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4413      	add	r3, r2
 8007b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	0159      	lsls	r1, r3, #5
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	440b      	add	r3, r1
 8007b22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b26:	4619      	mov	r1, r3
 8007b28:	4b35      	ldr	r3, [pc, #212]	@ (8007c00 <USB_DeactivateEndpoint+0x1b0>)
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	600b      	str	r3, [r1, #0]
 8007b2e:	e060      	b.n	8007bf2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b46:	d11f      	bne.n	8007b88 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	0151      	lsls	r1, r2, #5
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b62:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b66:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	015a      	lsls	r2, r3, #5
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	0151      	lsls	r1, r2, #5
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	440a      	add	r2, r1
 8007b7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	781b      	ldrb	r3, [r3, #0]
 8007b94:	f003 030f 	and.w	r3, r3, #15
 8007b98:	2101      	movs	r1, #1
 8007b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007b9e:	041b      	lsls	r3, r3, #16
 8007ba0:	43db      	mvns	r3, r3
 8007ba2:	68f9      	ldr	r1, [r7, #12]
 8007ba4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ba8:	4013      	ands	r3, r2
 8007baa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb2:	69da      	ldr	r2, [r3, #28]
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	f003 030f 	and.w	r3, r3, #15
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007bc2:	041b      	lsls	r3, r3, #16
 8007bc4:	43db      	mvns	r3, r3
 8007bc6:	68f9      	ldr	r1, [r7, #12]
 8007bc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bcc:	4013      	ands	r3, r2
 8007bce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	0159      	lsls	r1, r3, #5
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	440b      	add	r3, r1
 8007be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bea:	4619      	mov	r1, r3
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <USB_DeactivateEndpoint+0x1b4>)
 8007bee:	4013      	ands	r3, r2
 8007bf0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3714      	adds	r7, #20
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	ec337800 	.word	0xec337800
 8007c04:	eff37800 	.word	0xeff37800

08007c08 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	785b      	ldrb	r3, [r3, #1]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	f040 810a 	bne.w	8007e3a <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	695b      	ldr	r3, [r3, #20]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d132      	bne.n	8007c94 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	015a      	lsls	r2, r3, #5
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	4413      	add	r3, r2
 8007c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	0151      	lsls	r1, r2, #5
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	440a      	add	r2, r1
 8007c44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c48:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007c4c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007c50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	015a      	lsls	r2, r3, #5
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	4413      	add	r3, r2
 8007c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	0151      	lsls	r1, r2, #5
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	440a      	add	r2, r1
 8007c68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	015a      	lsls	r2, r3, #5
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	4413      	add	r3, r2
 8007c7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	0151      	lsls	r1, r2, #5
 8007c84:	697a      	ldr	r2, [r7, #20]
 8007c86:	440a      	add	r2, r1
 8007c88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c8c:	0cdb      	lsrs	r3, r3, #19
 8007c8e:	04db      	lsls	r3, r3, #19
 8007c90:	6113      	str	r3, [r2, #16]
 8007c92:	e074      	b.n	8007d7e <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	015a      	lsls	r2, r3, #5
 8007c98:	697b      	ldr	r3, [r7, #20]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	0151      	lsls	r1, r2, #5
 8007ca6:	697a      	ldr	r2, [r7, #20]
 8007ca8:	440a      	add	r2, r1
 8007caa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cae:	0cdb      	lsrs	r3, r3, #19
 8007cb0:	04db      	lsls	r3, r3, #19
 8007cb2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	015a      	lsls	r2, r3, #5
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	4413      	add	r3, r2
 8007cbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc0:	691b      	ldr	r3, [r3, #16]
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	0151      	lsls	r1, r2, #5
 8007cc6:	697a      	ldr	r2, [r7, #20]
 8007cc8:	440a      	add	r2, r1
 8007cca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007cd2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007cd6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	015a      	lsls	r2, r3, #5
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	4413      	add	r3, r2
 8007ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ce4:	691a      	ldr	r2, [r3, #16]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	6959      	ldr	r1, [r3, #20]
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	440b      	add	r3, r1
 8007cf0:	1e59      	subs	r1, r3, #1
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cfa:	04d9      	lsls	r1, r3, #19
 8007cfc:	4baf      	ldr	r3, [pc, #700]	@ (8007fbc <USB_EPStartXfer+0x3b4>)
 8007cfe:	400b      	ands	r3, r1
 8007d00:	6939      	ldr	r1, [r7, #16]
 8007d02:	0148      	lsls	r0, r1, #5
 8007d04:	6979      	ldr	r1, [r7, #20]
 8007d06:	4401      	add	r1, r0
 8007d08:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	015a      	lsls	r2, r3, #5
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	4413      	add	r3, r2
 8007d18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d1c:	691a      	ldr	r2, [r3, #16]
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d26:	6939      	ldr	r1, [r7, #16]
 8007d28:	0148      	lsls	r0, r1, #5
 8007d2a:	6979      	ldr	r1, [r7, #20]
 8007d2c:	4401      	add	r1, r0
 8007d2e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007d32:	4313      	orrs	r3, r2
 8007d34:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	78db      	ldrb	r3, [r3, #3]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d11f      	bne.n	8007d7e <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	015a      	lsls	r2, r3, #5
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	4413      	add	r3, r2
 8007d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	0151      	lsls	r1, r2, #5
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	440a      	add	r2, r1
 8007d54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d58:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007d5c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d6a:	691b      	ldr	r3, [r3, #16]
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	0151      	lsls	r1, r2, #5
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	440a      	add	r2, r1
 8007d74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007d7c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	0151      	lsls	r1, r2, #5
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	440a      	add	r2, r1
 8007d94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007d9c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	78db      	ldrb	r3, [r3, #3]
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d015      	beq.n	8007dd2 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 8100 	beq.w	8007fb0 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007db6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	f003 030f 	and.w	r3, r3, #15
 8007dc0:	2101      	movs	r1, #1
 8007dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc6:	6979      	ldr	r1, [r7, #20]
 8007dc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	634b      	str	r3, [r1, #52]	@ 0x34
 8007dd0:	e0ee      	b.n	8007fb0 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d110      	bne.n	8007e04 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	015a      	lsls	r2, r3, #5
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	4413      	add	r3, r2
 8007dea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	0151      	lsls	r1, r2, #5
 8007df4:	697a      	ldr	r2, [r7, #20]
 8007df6:	440a      	add	r2, r1
 8007df8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e00:	6013      	str	r3, [r2, #0]
 8007e02:	e00f      	b.n	8007e24 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	015a      	lsls	r2, r3, #5
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	0151      	lsls	r1, r2, #5
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	440a      	add	r2, r1
 8007e1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e22:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	68d9      	ldr	r1, [r3, #12]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781a      	ldrb	r2, [r3, #0]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 f9e2 	bl	80081fc <USB_WritePacket>
 8007e38:	e0ba      	b.n	8007fb0 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	015a      	lsls	r2, r3, #5
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	4413      	add	r3, r2
 8007e42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	0151      	lsls	r1, r2, #5
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	440a      	add	r2, r1
 8007e50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e54:	0cdb      	lsrs	r3, r3, #19
 8007e56:	04db      	lsls	r3, r3, #19
 8007e58:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	015a      	lsls	r2, r3, #5
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	4413      	add	r3, r2
 8007e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	693a      	ldr	r2, [r7, #16]
 8007e6a:	0151      	lsls	r1, r2, #5
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	440a      	add	r2, r1
 8007e70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e74:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007e78:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007e7c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	695b      	ldr	r3, [r3, #20]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d123      	bne.n	8007ece <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	015a      	lsls	r2, r3, #5
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e92:	691a      	ldr	r2, [r3, #16]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e9c:	6939      	ldr	r1, [r7, #16]
 8007e9e:	0148      	lsls	r0, r1, #5
 8007ea0:	6979      	ldr	r1, [r7, #20]
 8007ea2:	4401      	add	r1, r0
 8007ea4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	015a      	lsls	r2, r3, #5
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	693a      	ldr	r2, [r7, #16]
 8007ebc:	0151      	lsls	r1, r2, #5
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	440a      	add	r2, r1
 8007ec2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ec6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007eca:	6113      	str	r3, [r2, #16]
 8007ecc:	e033      	b.n	8007f36 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	695a      	ldr	r2, [r3, #20]
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	1e5a      	subs	r2, r3, #1
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ee2:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ef0:	691a      	ldr	r2, [r3, #16]
 8007ef2:	89fb      	ldrh	r3, [r7, #14]
 8007ef4:	04d9      	lsls	r1, r3, #19
 8007ef6:	4b31      	ldr	r3, [pc, #196]	@ (8007fbc <USB_EPStartXfer+0x3b4>)
 8007ef8:	400b      	ands	r3, r1
 8007efa:	6939      	ldr	r1, [r7, #16]
 8007efc:	0148      	lsls	r0, r1, #5
 8007efe:	6979      	ldr	r1, [r7, #20]
 8007f00:	4401      	add	r1, r0
 8007f02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007f06:	4313      	orrs	r3, r2
 8007f08:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	015a      	lsls	r2, r3, #5
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	4413      	add	r3, r2
 8007f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f16:	691a      	ldr	r2, [r3, #16]
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	89f9      	ldrh	r1, [r7, #14]
 8007f1e:	fb01 f303 	mul.w	r3, r1, r3
 8007f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f26:	6939      	ldr	r1, [r7, #16]
 8007f28:	0148      	lsls	r0, r1, #5
 8007f2a:	6979      	ldr	r1, [r7, #20]
 8007f2c:	4401      	add	r1, r0
 8007f2e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007f32:	4313      	orrs	r3, r2
 8007f34:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	78db      	ldrb	r3, [r3, #3]
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d128      	bne.n	8007f90 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d110      	bne.n	8007f70 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	015a      	lsls	r2, r3, #5
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	4413      	add	r3, r2
 8007f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	0151      	lsls	r1, r2, #5
 8007f60:	697a      	ldr	r2, [r7, #20]
 8007f62:	440a      	add	r2, r1
 8007f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f6c:	6013      	str	r3, [r2, #0]
 8007f6e:	e00f      	b.n	8007f90 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	015a      	lsls	r2, r3, #5
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	4413      	add	r3, r2
 8007f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	0151      	lsls	r1, r2, #5
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	440a      	add	r2, r1
 8007f86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f8e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	693a      	ldr	r2, [r7, #16]
 8007fa0:	0151      	lsls	r1, r2, #5
 8007fa2:	697a      	ldr	r2, [r7, #20]
 8007fa4:	440a      	add	r2, r1
 8007fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007faa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007fae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3718      	adds	r7, #24
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	1ff80000 	.word	0x1ff80000

08007fc0 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b085      	sub	sp, #20
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	785b      	ldrb	r3, [r3, #1]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	f040 80ab 	bne.w	8008134 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d132      	bne.n	800804c <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	68ba      	ldr	r2, [r7, #8]
 8007ff6:	0151      	lsls	r1, r2, #5
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	440a      	add	r2, r1
 8007ffc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008000:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008004:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008008:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	0151      	lsls	r1, r2, #5
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	440a      	add	r2, r1
 8008020:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008024:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008028:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	015a      	lsls	r2, r3, #5
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	4413      	add	r3, r2
 8008032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	0151      	lsls	r1, r2, #5
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	440a      	add	r2, r1
 8008040:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008044:	0cdb      	lsrs	r3, r3, #19
 8008046:	04db      	lsls	r3, r3, #19
 8008048:	6113      	str	r3, [r2, #16]
 800804a:	e04e      	b.n	80080ea <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	015a      	lsls	r2, r3, #5
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	4413      	add	r3, r2
 8008054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	68ba      	ldr	r2, [r7, #8]
 800805c:	0151      	lsls	r1, r2, #5
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	440a      	add	r2, r1
 8008062:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008066:	0cdb      	lsrs	r3, r3, #19
 8008068:	04db      	lsls	r3, r3, #19
 800806a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	015a      	lsls	r2, r3, #5
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	4413      	add	r3, r2
 8008074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	0151      	lsls	r1, r2, #5
 800807e:	68fa      	ldr	r2, [r7, #12]
 8008080:	440a      	add	r2, r1
 8008082:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008086:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800808a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800808e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	695a      	ldr	r2, [r3, #20]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	429a      	cmp	r2, r3
 800809a:	d903      	bls.n	80080a4 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	689a      	ldr	r2, [r3, #8]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	0151      	lsls	r1, r2, #5
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	440a      	add	r2, r1
 80080ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	015a      	lsls	r2, r3, #5
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	4413      	add	r3, r2
 80080cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080d0:	691a      	ldr	r2, [r3, #16]
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	695b      	ldr	r3, [r3, #20]
 80080d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080da:	68b9      	ldr	r1, [r7, #8]
 80080dc:	0148      	lsls	r0, r1, #5
 80080de:	68f9      	ldr	r1, [r7, #12]
 80080e0:	4401      	add	r1, r0
 80080e2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80080e6:	4313      	orrs	r3, r2
 80080e8:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	68ba      	ldr	r2, [r7, #8]
 80080fa:	0151      	lsls	r1, r2, #5
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	440a      	add	r2, r1
 8008100:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008104:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008108:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d06d      	beq.n	80081ee <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	f003 030f 	and.w	r3, r3, #15
 8008122:	2101      	movs	r1, #1
 8008124:	fa01 f303 	lsl.w	r3, r1, r3
 8008128:	68f9      	ldr	r1, [r7, #12]
 800812a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800812e:	4313      	orrs	r3, r2
 8008130:	634b      	str	r3, [r1, #52]	@ 0x34
 8008132:	e05c      	b.n	80081ee <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	015a      	lsls	r2, r3, #5
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	4413      	add	r3, r2
 800813c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	0151      	lsls	r1, r2, #5
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	440a      	add	r2, r1
 800814a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800814e:	0cdb      	lsrs	r3, r3, #19
 8008150:	04db      	lsls	r3, r3, #19
 8008152:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	015a      	lsls	r2, r3, #5
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	4413      	add	r3, r2
 800815c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	0151      	lsls	r1, r2, #5
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	440a      	add	r2, r1
 800816a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800816e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008172:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008176:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	695b      	ldr	r3, [r3, #20]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d003      	beq.n	8008188 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	689a      	ldr	r2, [r3, #8]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	015a      	lsls	r2, r3, #5
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	4413      	add	r3, r2
 8008190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	0151      	lsls	r1, r2, #5
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	440a      	add	r2, r1
 800819e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80081a6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	015a      	lsls	r2, r3, #5
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4413      	add	r3, r2
 80081b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081b4:	691a      	ldr	r2, [r3, #16]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	689b      	ldr	r3, [r3, #8]
 80081ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081be:	68b9      	ldr	r1, [r7, #8]
 80081c0:	0148      	lsls	r0, r1, #5
 80081c2:	68f9      	ldr	r1, [r7, #12]
 80081c4:	4401      	add	r1, r0
 80081c6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80081ca:	4313      	orrs	r3, r2
 80081cc:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	0151      	lsls	r1, r2, #5
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	440a      	add	r2, r1
 80081e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80081ec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80081ee:	2300      	movs	r3, #0
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3714      	adds	r7, #20
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b089      	sub	sp, #36	@ 0x24
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	4611      	mov	r1, r2
 8008208:	461a      	mov	r2, r3
 800820a:	460b      	mov	r3, r1
 800820c:	71fb      	strb	r3, [r7, #7]
 800820e:	4613      	mov	r3, r2
 8008210:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800821a:	88bb      	ldrh	r3, [r7, #4]
 800821c:	3303      	adds	r3, #3
 800821e:	089b      	lsrs	r3, r3, #2
 8008220:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008222:	2300      	movs	r3, #0
 8008224:	61bb      	str	r3, [r7, #24]
 8008226:	e00f      	b.n	8008248 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008228:	79fb      	ldrb	r3, [r7, #7]
 800822a:	031a      	lsls	r2, r3, #12
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	4413      	add	r3, r2
 8008230:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008234:	461a      	mov	r2, r3
 8008236:	69fb      	ldr	r3, [r7, #28]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	3304      	adds	r3, #4
 8008240:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	3301      	adds	r3, #1
 8008246:	61bb      	str	r3, [r7, #24]
 8008248:	69ba      	ldr	r2, [r7, #24]
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	429a      	cmp	r2, r3
 800824e:	d3eb      	bcc.n	8008228 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3724      	adds	r7, #36	@ 0x24
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800825e:	b480      	push	{r7}
 8008260:	b089      	sub	sp, #36	@ 0x24
 8008262:	af00      	add	r7, sp, #0
 8008264:	60f8      	str	r0, [r7, #12]
 8008266:	60b9      	str	r1, [r7, #8]
 8008268:	4613      	mov	r3, r2
 800826a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008274:	88fb      	ldrh	r3, [r7, #6]
 8008276:	3303      	adds	r3, #3
 8008278:	089b      	lsrs	r3, r3, #2
 800827a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800827c:	2300      	movs	r3, #0
 800827e:	61bb      	str	r3, [r7, #24]
 8008280:	e00b      	b.n	800829a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	69fb      	ldr	r3, [r7, #28]
 800828c:	601a      	str	r2, [r3, #0]
    pDest++;
 800828e:	69fb      	ldr	r3, [r7, #28]
 8008290:	3304      	adds	r3, #4
 8008292:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	3301      	adds	r3, #1
 8008298:	61bb      	str	r3, [r7, #24]
 800829a:	69ba      	ldr	r2, [r7, #24]
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	429a      	cmp	r2, r3
 80082a0:	d3ef      	bcc.n	8008282 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80082a2:	69fb      	ldr	r3, [r7, #28]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3724      	adds	r7, #36	@ 0x24
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	785b      	ldrb	r3, [r3, #1]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d12c      	bne.n	8008326 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	db12      	blt.n	8008304 <USB_EPSetStall+0x54>
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00f      	beq.n	8008304 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008302:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	015a      	lsls	r2, r3, #5
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	4413      	add	r3, r2
 800830c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	0151      	lsls	r1, r2, #5
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	440a      	add	r2, r1
 800831a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800831e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	e02b      	b.n	800837e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	db12      	blt.n	800835e <USB_EPSetStall+0xae>
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00f      	beq.n	800835e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	4413      	add	r3, r2
 8008346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68ba      	ldr	r2, [r7, #8]
 800834e:	0151      	lsls	r1, r2, #5
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	440a      	add	r2, r1
 8008354:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008358:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800835c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	0151      	lsls	r1, r2, #5
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	440a      	add	r2, r1
 8008374:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008378:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800837c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3714      	adds	r7, #20
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800838c:	b480      	push	{r7}
 800838e:	b085      	sub	sp, #20
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	785b      	ldrb	r3, [r3, #1]
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d128      	bne.n	80083fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68ba      	ldr	r2, [r7, #8]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80083c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	78db      	ldrb	r3, [r3, #3]
 80083cc:	2b03      	cmp	r3, #3
 80083ce:	d003      	beq.n	80083d8 <USB_EPClearStall+0x4c>
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	78db      	ldrb	r3, [r3, #3]
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d138      	bne.n	800844a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	68ba      	ldr	r2, [r7, #8]
 80083e8:	0151      	lsls	r1, r2, #5
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	440a      	add	r2, r1
 80083ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	e027      	b.n	800844a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	015a      	lsls	r2, r3, #5
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	4413      	add	r3, r2
 8008402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	0151      	lsls	r1, r2, #5
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	440a      	add	r2, r1
 8008410:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008414:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008418:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	78db      	ldrb	r3, [r3, #3]
 800841e:	2b03      	cmp	r3, #3
 8008420:	d003      	beq.n	800842a <USB_EPClearStall+0x9e>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	78db      	ldrb	r3, [r3, #3]
 8008426:	2b02      	cmp	r3, #2
 8008428:	d10f      	bne.n	800844a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	015a      	lsls	r2, r3, #5
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	4413      	add	r3, r2
 8008432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	0151      	lsls	r1, r2, #5
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	440a      	add	r2, r1
 8008440:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008448:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008476:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800847a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	78fb      	ldrb	r3, [r7, #3]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800848c:	68f9      	ldr	r1, [r7, #12]
 800848e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008492:	4313      	orrs	r3, r2
 8008494:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008496:	2300      	movs	r3, #0
}
 8008498:	4618      	mov	r0, r3
 800849a:	3714      	adds	r7, #20
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b085      	sub	sp, #20
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80084be:	f023 0303 	bic.w	r3, r3, #3
 80084c2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084d2:	f023 0302 	bic.w	r3, r3, #2
 80084d6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80084d8:	2300      	movs	r3, #0
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b085      	sub	sp, #20
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008500:	f023 0303 	bic.w	r3, r3, #3
 8008504:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008514:	f043 0302 	orr.w	r3, r3, #2
 8008518:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	695b      	ldr	r3, [r3, #20]
 8008534:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	4013      	ands	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008540:	68fb      	ldr	r3, [r7, #12]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3714      	adds	r7, #20
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr

0800854e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800854e:	b480      	push	{r7}
 8008550:	b085      	sub	sp, #20
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800856a:	69db      	ldr	r3, [r3, #28]
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	4013      	ands	r3, r2
 8008570:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	0c1b      	lsrs	r3, r3, #16
}
 8008576:	4618      	mov	r0, r3
 8008578:	3714      	adds	r7, #20
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008582:	b480      	push	{r7}
 8008584:	b085      	sub	sp, #20
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800859e:	69db      	ldr	r3, [r3, #28]
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	4013      	ands	r3, r2
 80085a4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	b29b      	uxth	r3, r3
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3714      	adds	r7, #20
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr

080085b6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80085b6:	b480      	push	{r7}
 80085b8:	b085      	sub	sp, #20
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80085c6:	78fb      	ldrb	r3, [r7, #3]
 80085c8:	015a      	lsls	r2, r3, #5
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	68ba      	ldr	r2, [r7, #8]
 80085e0:	4013      	ands	r3, r2
 80085e2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80085e4:	68bb      	ldr	r3, [r7, #8]
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3714      	adds	r7, #20
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr

080085f2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80085f2:	b480      	push	{r7}
 80085f4:	b087      	sub	sp, #28
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
 80085fa:	460b      	mov	r3, r1
 80085fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008612:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008614:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008616:	78fb      	ldrb	r3, [r7, #3]
 8008618:	f003 030f 	and.w	r3, r3, #15
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	fa22 f303 	lsr.w	r3, r2, r3
 8008622:	01db      	lsls	r3, r3, #7
 8008624:	b2db      	uxtb	r3, r3
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	4313      	orrs	r3, r2
 800862a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800862c:	78fb      	ldrb	r3, [r7, #3]
 800862e:	015a      	lsls	r2, r3, #5
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	4413      	add	r3, r2
 8008634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	693a      	ldr	r2, [r7, #16]
 800863c:	4013      	ands	r3, r2
 800863e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008640:	68bb      	ldr	r3, [r7, #8]
}
 8008642:	4618      	mov	r0, r3
 8008644:	371c      	adds	r7, #28
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800864e:	b480      	push	{r7}
 8008650:	b083      	sub	sp, #12
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	695b      	ldr	r3, [r3, #20]
 800865a:	f003 0301 	and.w	r3, r3, #1
}
 800865e:	4618      	mov	r0, r3
 8008660:	370c      	adds	r7, #12
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr

0800866a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800866a:	b480      	push	{r7}
 800866c:	b085      	sub	sp, #20
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008684:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008688:	f023 0307 	bic.w	r3, r3, #7
 800868c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800869c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80086a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80086a2:	2300      	movs	r3, #0
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3714      	adds	r7, #20
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	333c      	adds	r3, #60	@ 0x3c
 80086c2:	3304      	adds	r3, #4
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	4a1c      	ldr	r2, [pc, #112]	@ (800873c <USB_EP0_OutStart+0x8c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d90a      	bls.n	80086e6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80086dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80086e0:	d101      	bne.n	80086e6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 80086e2:	2300      	movs	r3, #0
 80086e4:	e024      	b.n	8008730 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086ec:	461a      	mov	r2, r3
 80086ee:	2300      	movs	r3, #0
 80086f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008700:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008704:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800870c:	691b      	ldr	r3, [r3, #16]
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008714:	f043 0318 	orr.w	r3, r3, #24
 8008718:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008728:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800872c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800872e:	2300      	movs	r3, #0
}
 8008730:	4618      	mov	r0, r3
 8008732:	3714      	adds	r7, #20
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	4f54300a 	.word	0x4f54300a

08008740 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008748:	2300      	movs	r3, #0
 800874a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3301      	adds	r3, #1
 8008750:	60fb      	str	r3, [r7, #12]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	4a13      	ldr	r2, [pc, #76]	@ (80087a4 <USB_CoreReset+0x64>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d901      	bls.n	800875e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e01b      	b.n	8008796 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	2b00      	cmp	r3, #0
 8008764:	daf2      	bge.n	800874c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008766:	2300      	movs	r3, #0
 8008768:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	f043 0201 	orr.w	r2, r3, #1
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	3301      	adds	r3, #1
 800877a:	60fb      	str	r3, [r7, #12]
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	4a09      	ldr	r2, [pc, #36]	@ (80087a4 <USB_CoreReset+0x64>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d901      	bls.n	8008788 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e006      	b.n	8008796 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	f003 0301 	and.w	r3, r3, #1
 8008790:	2b01      	cmp	r3, #1
 8008792:	d0f0      	beq.n	8008776 <USB_CoreReset+0x36>

  return HAL_OK;
 8008794:	2300      	movs	r3, #0
}
 8008796:	4618      	mov	r0, r3
 8008798:	3714      	adds	r7, #20
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
 80087a2:	bf00      	nop
 80087a4:	00030d40 	.word	0x00030d40

080087a8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80087b4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80087b8:	f002 fa58 	bl	800ac6c <malloc>
 80087bc:	4603      	mov	r3, r0
 80087be:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d105      	bne.n	80087d2 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2200      	movs	r2, #0
 80087ca:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80087ce:	2302      	movs	r3, #2
 80087d0:	e066      	b.n	80088a0 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	7c1b      	ldrb	r3, [r3, #16]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d119      	bne.n	8008816 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80087e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087e6:	2202      	movs	r2, #2
 80087e8:	2181      	movs	r1, #129	@ 0x81
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f002 f824 	bl	800a838 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80087f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087fa:	2202      	movs	r2, #2
 80087fc:	2101      	movs	r1, #1
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f002 f81a 	bl	800a838 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2210      	movs	r2, #16
 8008810:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8008814:	e016      	b.n	8008844 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008816:	2340      	movs	r3, #64	@ 0x40
 8008818:	2202      	movs	r2, #2
 800881a:	2181      	movs	r1, #129	@ 0x81
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f002 f80b 	bl	800a838 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2201      	movs	r2, #1
 8008826:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008828:	2340      	movs	r3, #64	@ 0x40
 800882a:	2202      	movs	r2, #2
 800882c:	2101      	movs	r1, #1
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f002 f802 	bl	800a838 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2210      	movs	r2, #16
 8008840:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008844:	2308      	movs	r3, #8
 8008846:	2203      	movs	r2, #3
 8008848:	2182      	movs	r1, #130	@ 0x82
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 fff4 	bl	800a838 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	7c1b      	ldrb	r3, [r3, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d109      	bne.n	800888e <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008880:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008884:	2101      	movs	r1, #1
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f002 f950 	bl	800ab2c <USBD_LL_PrepareReceive>
 800888c:	e007      	b.n	800889e <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008894:	2340      	movs	r3, #64	@ 0x40
 8008896:	2101      	movs	r1, #1
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f002 f947 	bl	800ab2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	460b      	mov	r3, r1
 80088b2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80088b4:	2181      	movs	r1, #129	@ 0x81
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f001 fffc 	bl	800a8b4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80088c2:	2101      	movs	r1, #1
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f001 fff5 	bl	800a8b4 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80088d2:	2182      	movs	r1, #130	@ 0x82
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f001 ffed 	bl	800a8b4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00e      	beq.n	8008912 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008904:	4618      	mov	r0, r3
 8008906:	f002 f9b9 	bl	800ac7c <free>
    pdev->pClassData = NULL;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2200      	movs	r2, #0
 800890e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b086      	sub	sp, #24
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800892c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800892e:	2300      	movs	r3, #0
 8008930:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008932:	2300      	movs	r3, #0
 8008934:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8008936:	2300      	movs	r3, #0
 8008938:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008942:	2b00      	cmp	r3, #0
 8008944:	d03a      	beq.n	80089bc <USBD_CDC_Setup+0xa0>
 8008946:	2b20      	cmp	r3, #32
 8008948:	f040 8097 	bne.w	8008a7a <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	88db      	ldrh	r3, [r3, #6]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d029      	beq.n	80089a8 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	b25b      	sxtb	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	da11      	bge.n	8008982 <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	683a      	ldr	r2, [r7, #0]
 8008968:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800896a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800896c:	683a      	ldr	r2, [r7, #0]
 800896e:	88d2      	ldrh	r2, [r2, #6]
 8008970:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008972:	6939      	ldr	r1, [r7, #16]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	88db      	ldrh	r3, [r3, #6]
 8008978:	461a      	mov	r2, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f001 fade 	bl	8009f3c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8008980:	e082      	b.n	8008a88 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	785a      	ldrb	r2, [r3, #1]
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	88db      	ldrh	r3, [r3, #6]
 8008990:	b2da      	uxtb	r2, r3
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008998:	6939      	ldr	r1, [r7, #16]
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	88db      	ldrh	r3, [r3, #6]
 800899e:	461a      	mov	r2, r3
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f001 faf7 	bl	8009f94 <USBD_CtlPrepareRx>
      break;
 80089a6:	e06f      	b.n	8008a88 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	683a      	ldr	r2, [r7, #0]
 80089b2:	7850      	ldrb	r0, [r2, #1]
 80089b4:	2200      	movs	r2, #0
 80089b6:	6839      	ldr	r1, [r7, #0]
 80089b8:	4798      	blx	r3
      break;
 80089ba:	e065      	b.n	8008a88 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	785b      	ldrb	r3, [r3, #1]
 80089c0:	2b0b      	cmp	r3, #11
 80089c2:	d84f      	bhi.n	8008a64 <USBD_CDC_Setup+0x148>
 80089c4:	a201      	add	r2, pc, #4	@ (adr r2, 80089cc <USBD_CDC_Setup+0xb0>)
 80089c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089ca:	bf00      	nop
 80089cc:	080089fd 	.word	0x080089fd
 80089d0:	08008a73 	.word	0x08008a73
 80089d4:	08008a65 	.word	0x08008a65
 80089d8:	08008a65 	.word	0x08008a65
 80089dc:	08008a65 	.word	0x08008a65
 80089e0:	08008a65 	.word	0x08008a65
 80089e4:	08008a65 	.word	0x08008a65
 80089e8:	08008a65 	.word	0x08008a65
 80089ec:	08008a65 	.word	0x08008a65
 80089f0:	08008a65 	.word	0x08008a65
 80089f4:	08008a25 	.word	0x08008a25
 80089f8:	08008a4d 	.word	0x08008a4d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a02:	2b03      	cmp	r3, #3
 8008a04:	d107      	bne.n	8008a16 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a06:	f107 030c 	add.w	r3, r7, #12
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f001 fa94 	bl	8009f3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a14:	e030      	b.n	8008a78 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 fa1e 	bl	8009e5a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	75fb      	strb	r3, [r7, #23]
          break;
 8008a22:	e029      	b.n	8008a78 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d107      	bne.n	8008a3e <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008a2e:	f107 030f 	add.w	r3, r7, #15
 8008a32:	2201      	movs	r2, #1
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f001 fa80 	bl	8009f3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a3c:	e01c      	b.n	8008a78 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8008a3e:	6839      	ldr	r1, [r7, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f001 fa0a 	bl	8009e5a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a46:	2303      	movs	r3, #3
 8008a48:	75fb      	strb	r3, [r7, #23]
          break;
 8008a4a:	e015      	b.n	8008a78 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a52:	2b03      	cmp	r3, #3
 8008a54:	d00f      	beq.n	8008a76 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 f9fe 	bl	8009e5a <USBD_CtlError>
            ret = USBD_FAIL;
 8008a5e:	2303      	movs	r3, #3
 8008a60:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008a62:	e008      	b.n	8008a76 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f001 f9f7 	bl	8009e5a <USBD_CtlError>
          ret = USBD_FAIL;
 8008a6c:	2303      	movs	r3, #3
 8008a6e:	75fb      	strb	r3, [r7, #23]
          break;
 8008a70:	e002      	b.n	8008a78 <USBD_CDC_Setup+0x15c>
          break;
 8008a72:	bf00      	nop
 8008a74:	e008      	b.n	8008a88 <USBD_CDC_Setup+0x16c>
          break;
 8008a76:	bf00      	nop
      }
      break;
 8008a78:	e006      	b.n	8008a88 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f001 f9ec 	bl	8009e5a <USBD_CtlError>
      ret = USBD_FAIL;
 8008a82:	2303      	movs	r3, #3
 8008a84:	75fb      	strb	r3, [r7, #23]
      break;
 8008a86:	bf00      	nop
  }

  return (uint8_t)ret;
 8008a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3718      	adds	r7, #24
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop

08008a94 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8008aa6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e04f      	b.n	8008b56 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008abc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008abe:	78fa      	ldrb	r2, [r7, #3]
 8008ac0:	6879      	ldr	r1, [r7, #4]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	440b      	add	r3, r1
 8008acc:	3318      	adds	r3, #24
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d029      	beq.n	8008b28 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4413      	add	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	3318      	adds	r3, #24
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	78f9      	ldrb	r1, [r7, #3]
 8008ae8:	68f8      	ldr	r0, [r7, #12]
 8008aea:	460b      	mov	r3, r1
 8008aec:	00db      	lsls	r3, r3, #3
 8008aee:	1a5b      	subs	r3, r3, r1
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4403      	add	r3, r0
 8008af4:	3344      	adds	r3, #68	@ 0x44
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	fbb2 f1f3 	udiv	r1, r2, r3
 8008afc:	fb01 f303 	mul.w	r3, r1, r3
 8008b00:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d110      	bne.n	8008b28 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008b06:	78fa      	ldrb	r2, [r7, #3]
 8008b08:	6879      	ldr	r1, [r7, #4]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4413      	add	r3, r2
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	440b      	add	r3, r1
 8008b14:	3318      	adds	r3, #24
 8008b16:	2200      	movs	r2, #0
 8008b18:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008b1a:	78f9      	ldrb	r1, [r7, #3]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2200      	movs	r2, #0
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f001 ffcb 	bl	800aabc <USBD_LL_Transmit>
 8008b26:	e015      	b.n	8008b54 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00b      	beq.n	8008b54 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	68ba      	ldr	r2, [r7, #8]
 8008b46:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008b50:	78fa      	ldrb	r2, [r7, #3]
 8008b52:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b084      	sub	sp, #16
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	460b      	mov	r3, r1
 8008b68:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d101      	bne.n	8008b80 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e015      	b.n	8008bac <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008b80:	78fb      	ldrb	r3, [r7, #3]
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f002 f809 	bl	800ab9c <USBD_LL_GetRxDataSize>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008b98:	68db      	ldr	r3, [r3, #12]
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008ba0:	68fa      	ldr	r2, [r7, #12]
 8008ba2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008baa:	2300      	movs	r3, #0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bc2:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d014      	beq.n	8008bf8 <USBD_CDC_EP0_RxReady+0x44>
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008bd4:	2bff      	cmp	r3, #255	@ 0xff
 8008bd6:	d00f      	beq.n	8008bf8 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8008be6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008bee:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	22ff      	movs	r2, #255	@ 0xff
 8008bf4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
	...

08008c04 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2243      	movs	r2, #67	@ 0x43
 8008c10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8008c12:	4b03      	ldr	r3, [pc, #12]	@ (8008c20 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr
 8008c20:	20000130 	.word	0x20000130

08008c24 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2243      	movs	r2, #67	@ 0x43
 8008c30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8008c32:	4b03      	ldr	r3, [pc, #12]	@ (8008c40 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	200000ec 	.word	0x200000ec

08008c44 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b083      	sub	sp, #12
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2243      	movs	r2, #67	@ 0x43
 8008c50:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8008c52:	4b03      	ldr	r3, [pc, #12]	@ (8008c60 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr
 8008c60:	20000174 	.word	0x20000174

08008c64 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	220a      	movs	r2, #10
 8008c70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008c72:	4b03      	ldr	r3, [pc, #12]	@ (8008c80 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr
 8008c80:	200000a8 	.word	0x200000a8

08008c84 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b083      	sub	sp, #12
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d101      	bne.n	8008c98 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e004      	b.n	8008ca2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	370c      	adds	r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr

08008cae <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008cae:	b480      	push	{r7}
 8008cb0:	b087      	sub	sp, #28
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	60f8      	str	r0, [r7, #12]
 8008cb6:	60b9      	str	r1, [r7, #8]
 8008cb8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cc0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	68ba      	ldr	r2, [r7, #8]
 8008cc6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	371c      	adds	r7, #28
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr

08008ce0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cf0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3714      	adds	r7, #20
 8008d00:	46bd      	mov	sp, r7
 8008d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d06:	4770      	bx	lr

08008d08 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d16:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d101      	bne.n	8008d2a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d26:	2303      	movs	r3, #3
 8008d28:	e01a      	b.n	8008d60 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d114      	bne.n	8008d5e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008d52:	2181      	movs	r1, #129	@ 0x81
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f001 feb1 	bl	800aabc <USBD_LL_Transmit>

    ret = USBD_OK;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d76:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d101      	bne.n	8008d86 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e016      	b.n	8008db4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	7c1b      	ldrb	r3, [r3, #16]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d109      	bne.n	8008da2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d98:	2101      	movs	r1, #1
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 fec6 	bl	800ab2c <USBD_LL_PrepareReceive>
 8008da0:	e007      	b.n	8008db2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008da8:	2340      	movs	r3, #64	@ 0x40
 8008daa:	2101      	movs	r1, #1
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f001 febd 	bl	800ab2c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b086      	sub	sp, #24
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	4613      	mov	r3, r2
 8008dc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d101      	bne.n	8008dd4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	e01f      	b.n	8008e14 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d003      	beq.n	8008dfa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	68ba      	ldr	r2, [r7, #8]
 8008df6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	79fa      	ldrb	r2, [r7, #7]
 8008e06:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f001 fc97 	bl	800a73c <USBD_LL_Init>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3718      	adds	r7, #24
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b084      	sub	sp, #16
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e26:	2300      	movs	r3, #0
 8008e28:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008e30:	2303      	movs	r3, #3
 8008e32:	e016      	b.n	8008e62 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	683a      	ldr	r2, [r7, #0]
 8008e38:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00b      	beq.n	8008e60 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e50:	f107 020e 	add.w	r2, r7, #14
 8008e54:	4610      	mov	r0, r2
 8008e56:	4798      	blx	r3
 8008e58:	4602      	mov	r2, r0
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008e60:	2300      	movs	r3, #0
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b082      	sub	sp, #8
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f001 fcae 	bl	800a7d4 <USBD_LL_Start>
 8008e78:	4603      	mov	r3, r0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3708      	adds	r7, #8
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008e82:	b480      	push	{r7}
 8008e84:	b083      	sub	sp, #12
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e8a:	2300      	movs	r3, #0
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	370c      	adds	r7, #12
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d009      	beq.n	8008ec6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	78fa      	ldrb	r2, [r7, #3]
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	4798      	blx	r3
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3710      	adds	r7, #16
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d007      	beq.n	8008ef6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	78fa      	ldrb	r2, [r7, #3]
 8008ef0:	4611      	mov	r1, r2
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	4798      	blx	r3
  }

  return USBD_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3708      	adds	r7, #8
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
 8008f08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f10:	6839      	ldr	r1, [r7, #0]
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 ff67 	bl	8009de6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008f26:	461a      	mov	r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f34:	f003 031f 	and.w	r3, r3, #31
 8008f38:	2b02      	cmp	r3, #2
 8008f3a:	d01a      	beq.n	8008f72 <USBD_LL_SetupStage+0x72>
 8008f3c:	2b02      	cmp	r3, #2
 8008f3e:	d822      	bhi.n	8008f86 <USBD_LL_SetupStage+0x86>
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d002      	beq.n	8008f4a <USBD_LL_SetupStage+0x4a>
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d00a      	beq.n	8008f5e <USBD_LL_SetupStage+0x5e>
 8008f48:	e01d      	b.n	8008f86 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f50:	4619      	mov	r1, r3
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fa18 	bl	8009388 <USBD_StdDevReq>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f5c:	e020      	b.n	8008fa0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 fa7c 	bl	8009464 <USBD_StdItfReq>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f70:	e016      	b.n	8008fa0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008f78:	4619      	mov	r1, r3
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 faba 	bl	80094f4 <USBD_StdEPReq>
 8008f80:	4603      	mov	r3, r0
 8008f82:	73fb      	strb	r3, [r7, #15]
      break;
 8008f84:	e00c      	b.n	8008fa0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008f8c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	4619      	mov	r1, r3
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f001 fcc3 	bl	800a920 <USBD_LL_StallEP>
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	73fb      	strb	r3, [r7, #15]
      break;
 8008f9e:	bf00      	nop
  }

  return ret;
 8008fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3710      	adds	r7, #16
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b086      	sub	sp, #24
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	607a      	str	r2, [r7, #4]
 8008fb6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008fb8:	7afb      	ldrb	r3, [r7, #11]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d137      	bne.n	800902e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008fc4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fcc:	2b03      	cmp	r3, #3
 8008fce:	d14a      	bne.n	8009066 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	689a      	ldr	r2, [r3, #8]
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	68db      	ldr	r3, [r3, #12]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d913      	bls.n	8009004 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	689a      	ldr	r2, [r3, #8]
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	1ad2      	subs	r2, r2, r3
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	68da      	ldr	r2, [r3, #12]
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	bf28      	it	cs
 8008ff6:	4613      	movcs	r3, r2
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	6879      	ldr	r1, [r7, #4]
 8008ffc:	68f8      	ldr	r0, [r7, #12]
 8008ffe:	f000 ffe6 	bl	8009fce <USBD_CtlContinueRx>
 8009002:	e030      	b.n	8009066 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800900a:	691b      	ldr	r3, [r3, #16]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00a      	beq.n	8009026 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009016:	2b03      	cmp	r3, #3
 8009018:	d105      	bne.n	8009026 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009020:	691b      	ldr	r3, [r3, #16]
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f000 ffe2 	bl	8009ff0 <USBD_CtlSendStatus>
 800902c:	e01b      	b.n	8009066 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009034:	699b      	ldr	r3, [r3, #24]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d013      	beq.n	8009062 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009040:	2b03      	cmp	r3, #3
 8009042:	d10e      	bne.n	8009062 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	7afa      	ldrb	r2, [r7, #11]
 800904e:	4611      	mov	r1, r2
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	4798      	blx	r3
 8009054:	4603      	mov	r3, r0
 8009056:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009058:	7dfb      	ldrb	r3, [r7, #23]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d003      	beq.n	8009066 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800905e:	7dfb      	ldrb	r3, [r7, #23]
 8009060:	e002      	b.n	8009068 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009062:	2303      	movs	r3, #3
 8009064:	e000      	b.n	8009068 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	3718      	adds	r7, #24
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b086      	sub	sp, #24
 8009074:	af00      	add	r7, sp, #0
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	460b      	mov	r3, r1
 800907a:	607a      	str	r2, [r7, #4]
 800907c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800907e:	7afb      	ldrb	r3, [r7, #11]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d16a      	bne.n	800915a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	3314      	adds	r3, #20
 8009088:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009090:	2b02      	cmp	r3, #2
 8009092:	d155      	bne.n	8009140 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	689a      	ldr	r2, [r3, #8]
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	429a      	cmp	r2, r3
 800909e:	d914      	bls.n	80090ca <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	689a      	ldr	r2, [r3, #8]
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	1ad2      	subs	r2, r2, r3
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	689b      	ldr	r3, [r3, #8]
 80090b2:	461a      	mov	r2, r3
 80090b4:	6879      	ldr	r1, [r7, #4]
 80090b6:	68f8      	ldr	r0, [r7, #12]
 80090b8:	f000 ff5b 	bl	8009f72 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090bc:	2300      	movs	r3, #0
 80090be:	2200      	movs	r2, #0
 80090c0:	2100      	movs	r1, #0
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f001 fd32 	bl	800ab2c <USBD_LL_PrepareReceive>
 80090c8:	e03a      	b.n	8009140 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	68da      	ldr	r2, [r3, #12]
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d11c      	bne.n	8009110 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	685a      	ldr	r2, [r3, #4]
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80090de:	429a      	cmp	r2, r3
 80090e0:	d316      	bcc.n	8009110 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d20f      	bcs.n	8009110 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80090f0:	2200      	movs	r2, #0
 80090f2:	2100      	movs	r1, #0
 80090f4:	68f8      	ldr	r0, [r7, #12]
 80090f6:	f000 ff3c 	bl	8009f72 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009102:	2300      	movs	r3, #0
 8009104:	2200      	movs	r2, #0
 8009106:	2100      	movs	r1, #0
 8009108:	68f8      	ldr	r0, [r7, #12]
 800910a:	f001 fd0f 	bl	800ab2c <USBD_LL_PrepareReceive>
 800910e:	e017      	b.n	8009140 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00a      	beq.n	8009132 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009122:	2b03      	cmp	r3, #3
 8009124:	d105      	bne.n	8009132 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800912c:	68db      	ldr	r3, [r3, #12]
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009132:	2180      	movs	r1, #128	@ 0x80
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	f001 fbf3 	bl	800a920 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f000 ff6b 	bl	800a016 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009146:	2b01      	cmp	r3, #1
 8009148:	d123      	bne.n	8009192 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f7ff fe99 	bl	8008e82 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009158:	e01b      	b.n	8009192 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009160:	695b      	ldr	r3, [r3, #20]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d013      	beq.n	800918e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800916c:	2b03      	cmp	r3, #3
 800916e:	d10e      	bne.n	800918e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009176:	695b      	ldr	r3, [r3, #20]
 8009178:	7afa      	ldrb	r2, [r7, #11]
 800917a:	4611      	mov	r1, r2
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	4798      	blx	r3
 8009180:	4603      	mov	r3, r0
 8009182:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009184:	7dfb      	ldrb	r3, [r7, #23]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d003      	beq.n	8009192 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800918a:	7dfb      	ldrb	r3, [r7, #23]
 800918c:	e002      	b.n	8009194 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800918e:	2303      	movs	r3, #3
 8009190:	e000      	b.n	8009194 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8009192:	2300      	movs	r3, #0
}
 8009194:	4618      	mov	r0, r3
 8009196:	3718      	adds	r7, #24
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}

0800919c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b082      	sub	sp, #8
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData != NULL)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d009      	beq.n	80091e0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	6852      	ldr	r2, [r2, #4]
 80091d8:	b2d2      	uxtb	r2, r2
 80091da:	4611      	mov	r1, r2
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091e0:	2340      	movs	r3, #64	@ 0x40
 80091e2:	2200      	movs	r2, #0
 80091e4:	2100      	movs	r1, #0
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f001 fb26 	bl	800a838 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2240      	movs	r2, #64	@ 0x40
 80091f8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80091fc:	2340      	movs	r3, #64	@ 0x40
 80091fe:	2200      	movs	r2, #0
 8009200:	2180      	movs	r1, #128	@ 0x80
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f001 fb18 	bl	800a838 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2240      	movs	r2, #64	@ 0x40
 8009212:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009214:	2300      	movs	r3, #0
}
 8009216:	4618      	mov	r0, r3
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800921e:	b480      	push	{r7}
 8009220:	b083      	sub	sp, #12
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	460b      	mov	r3, r1
 8009228:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	78fa      	ldrb	r2, [r7, #3]
 800922e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009230:	2300      	movs	r3, #0
}
 8009232:	4618      	mov	r0, r3
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2204      	movs	r2, #4
 8009256:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009276:	2b04      	cmp	r3, #4
 8009278:	d105      	bne.n	8009286 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr

08009294 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092a2:	2b03      	cmp	r3, #3
 80092a4:	d10b      	bne.n	80092be <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092ac:	69db      	ldr	r3, [r3, #28]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d005      	beq.n	80092be <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092b8:	69db      	ldr	r3, [r3, #28]
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092be:	2300      	movs	r3, #0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	460b      	mov	r3, r1
 80092d2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	370c      	adds	r7, #12
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr

080092e2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80092e2:	b480      	push	{r7}
 80092e4:	b083      	sub	sp, #12
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
 80092ea:	460b      	mov	r3, r1
 80092ec:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009304:	2300      	movs	r3, #0
}
 8009306:	4618      	mov	r0, r3
 8009308:	370c      	adds	r7, #12
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr

08009312 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009312:	b580      	push	{r7, lr}
 8009314:	b082      	sub	sp, #8
 8009316:	af00      	add	r7, sp, #0
 8009318:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2201      	movs	r2, #1
 800931e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009328:	2b00      	cmp	r3, #0
 800932a:	d009      	beq.n	8009340 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	6852      	ldr	r2, [r2, #4]
 8009338:	b2d2      	uxtb	r2, r2
 800933a:	4611      	mov	r1, r2
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	4798      	blx	r3
  }

  return USBD_OK;
 8009340:	2300      	movs	r3, #0
}
 8009342:	4618      	mov	r0, r3
 8009344:	3708      	adds	r7, #8
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800934a:	b480      	push	{r7}
 800934c:	b087      	sub	sp, #28
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800935c:	697b      	ldr	r3, [r7, #20]
 800935e:	3301      	adds	r3, #1
 8009360:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009368:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800936c:	021b      	lsls	r3, r3, #8
 800936e:	b21a      	sxth	r2, r3
 8009370:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009374:	4313      	orrs	r3, r2
 8009376:	b21b      	sxth	r3, r3
 8009378:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800937a:	89fb      	ldrh	r3, [r7, #14]
}
 800937c:	4618      	mov	r0, r3
 800937e:	371c      	adds	r7, #28
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b084      	sub	sp, #16
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009392:	2300      	movs	r3, #0
 8009394:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800939e:	2b40      	cmp	r3, #64	@ 0x40
 80093a0:	d005      	beq.n	80093ae <USBD_StdDevReq+0x26>
 80093a2:	2b40      	cmp	r3, #64	@ 0x40
 80093a4:	d853      	bhi.n	800944e <USBD_StdDevReq+0xc6>
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00b      	beq.n	80093c2 <USBD_StdDevReq+0x3a>
 80093aa:	2b20      	cmp	r3, #32
 80093ac:	d14f      	bne.n	800944e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	6839      	ldr	r1, [r7, #0]
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	4798      	blx	r3
 80093bc:	4603      	mov	r3, r0
 80093be:	73fb      	strb	r3, [r7, #15]
    break;
 80093c0:	e04a      	b.n	8009458 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	785b      	ldrb	r3, [r3, #1]
 80093c6:	2b09      	cmp	r3, #9
 80093c8:	d83b      	bhi.n	8009442 <USBD_StdDevReq+0xba>
 80093ca:	a201      	add	r2, pc, #4	@ (adr r2, 80093d0 <USBD_StdDevReq+0x48>)
 80093cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d0:	08009425 	.word	0x08009425
 80093d4:	08009439 	.word	0x08009439
 80093d8:	08009443 	.word	0x08009443
 80093dc:	0800942f 	.word	0x0800942f
 80093e0:	08009443 	.word	0x08009443
 80093e4:	08009403 	.word	0x08009403
 80093e8:	080093f9 	.word	0x080093f9
 80093ec:	08009443 	.word	0x08009443
 80093f0:	0800941b 	.word	0x0800941b
 80093f4:	0800940d 	.word	0x0800940d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80093f8:	6839      	ldr	r1, [r7, #0]
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 f9da 	bl	80097b4 <USBD_GetDescriptor>
      break;
 8009400:	e024      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8009402:	6839      	ldr	r1, [r7, #0]
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 fb69 	bl	8009adc <USBD_SetAddress>
      break;
 800940a:	e01f      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800940c:	6839      	ldr	r1, [r7, #0]
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fba8 	bl	8009b64 <USBD_SetConfig>
 8009414:	4603      	mov	r3, r0
 8009416:	73fb      	strb	r3, [r7, #15]
      break;
 8009418:	e018      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 fc45 	bl	8009cac <USBD_GetConfig>
      break;
 8009422:	e013      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8009424:	6839      	ldr	r1, [r7, #0]
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 fc75 	bl	8009d16 <USBD_GetStatus>
      break;
 800942c:	e00e      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800942e:	6839      	ldr	r1, [r7, #0]
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f000 fca3 	bl	8009d7c <USBD_SetFeature>
      break;
 8009436:	e009      	b.n	800944c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8009438:	6839      	ldr	r1, [r7, #0]
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 fcb2 	bl	8009da4 <USBD_ClrFeature>
      break;
 8009440:	e004      	b.n	800944c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8009442:	6839      	ldr	r1, [r7, #0]
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 fd08 	bl	8009e5a <USBD_CtlError>
      break;
 800944a:	bf00      	nop
    }
    break;
 800944c:	e004      	b.n	8009458 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800944e:	6839      	ldr	r1, [r7, #0]
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f000 fd02 	bl	8009e5a <USBD_CtlError>
    break;
 8009456:	bf00      	nop
  }

  return ret;
 8009458:	7bfb      	ldrb	r3, [r7, #15]
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
 8009462:	bf00      	nop

08009464 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800947a:	2b40      	cmp	r3, #64	@ 0x40
 800947c:	d005      	beq.n	800948a <USBD_StdItfReq+0x26>
 800947e:	2b40      	cmp	r3, #64	@ 0x40
 8009480:	d82e      	bhi.n	80094e0 <USBD_StdItfReq+0x7c>
 8009482:	2b00      	cmp	r3, #0
 8009484:	d001      	beq.n	800948a <USBD_StdItfReq+0x26>
 8009486:	2b20      	cmp	r3, #32
 8009488:	d12a      	bne.n	80094e0 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009490:	3b01      	subs	r3, #1
 8009492:	2b02      	cmp	r3, #2
 8009494:	d81d      	bhi.n	80094d2 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	889b      	ldrh	r3, [r3, #4]
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b01      	cmp	r3, #1
 800949e:	d813      	bhi.n	80094c8 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	4798      	blx	r3
 80094ae:	4603      	mov	r3, r0
 80094b0:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	88db      	ldrh	r3, [r3, #6]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d110      	bne.n	80094dc <USBD_StdItfReq+0x78>
 80094ba:	7bfb      	ldrb	r3, [r7, #15]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d10d      	bne.n	80094dc <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fd95 	bl	8009ff0 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80094c6:	e009      	b.n	80094dc <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 80094c8:	6839      	ldr	r1, [r7, #0]
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fcc5 	bl	8009e5a <USBD_CtlError>
      break;
 80094d0:	e004      	b.n	80094dc <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 fcc0 	bl	8009e5a <USBD_CtlError>
      break;
 80094da:	e000      	b.n	80094de <USBD_StdItfReq+0x7a>
      break;
 80094dc:	bf00      	nop
    }
    break;
 80094de:	e004      	b.n	80094ea <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 fcb9 	bl	8009e5a <USBD_CtlError>
    break;
 80094e8:	bf00      	nop
  }

  return ret;
 80094ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80094fe:	2300      	movs	r3, #0
 8009500:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	889b      	ldrh	r3, [r3, #4]
 8009506:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009510:	2b40      	cmp	r3, #64	@ 0x40
 8009512:	d007      	beq.n	8009524 <USBD_StdEPReq+0x30>
 8009514:	2b40      	cmp	r3, #64	@ 0x40
 8009516:	f200 8142 	bhi.w	800979e <USBD_StdEPReq+0x2aa>
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00c      	beq.n	8009538 <USBD_StdEPReq+0x44>
 800951e:	2b20      	cmp	r3, #32
 8009520:	f040 813d 	bne.w	800979e <USBD_StdEPReq+0x2aa>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	6839      	ldr	r1, [r7, #0]
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	4798      	blx	r3
 8009532:	4603      	mov	r3, r0
 8009534:	73fb      	strb	r3, [r7, #15]
    break;
 8009536:	e137      	b.n	80097a8 <USBD_StdEPReq+0x2b4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	785b      	ldrb	r3, [r3, #1]
 800953c:	2b03      	cmp	r3, #3
 800953e:	d007      	beq.n	8009550 <USBD_StdEPReq+0x5c>
 8009540:	2b03      	cmp	r3, #3
 8009542:	f300 8126 	bgt.w	8009792 <USBD_StdEPReq+0x29e>
 8009546:	2b00      	cmp	r3, #0
 8009548:	d07d      	beq.n	8009646 <USBD_StdEPReq+0x152>
 800954a:	2b01      	cmp	r3, #1
 800954c:	d03b      	beq.n	80095c6 <USBD_StdEPReq+0xd2>
 800954e:	e120      	b.n	8009792 <USBD_StdEPReq+0x29e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009556:	2b02      	cmp	r3, #2
 8009558:	d002      	beq.n	8009560 <USBD_StdEPReq+0x6c>
 800955a:	2b03      	cmp	r3, #3
 800955c:	d016      	beq.n	800958c <USBD_StdEPReq+0x98>
 800955e:	e02c      	b.n	80095ba <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009560:	7bbb      	ldrb	r3, [r7, #14]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00d      	beq.n	8009582 <USBD_StdEPReq+0x8e>
 8009566:	7bbb      	ldrb	r3, [r7, #14]
 8009568:	2b80      	cmp	r3, #128	@ 0x80
 800956a:	d00a      	beq.n	8009582 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800956c:	7bbb      	ldrb	r3, [r7, #14]
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f001 f9d5 	bl	800a920 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009576:	2180      	movs	r1, #128	@ 0x80
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f001 f9d1 	bl	800a920 <USBD_LL_StallEP>
 800957e:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009580:	e020      	b.n	80095c4 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 8009582:	6839      	ldr	r1, [r7, #0]
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f000 fc68 	bl	8009e5a <USBD_CtlError>
        break;
 800958a:	e01b      	b.n	80095c4 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	885b      	ldrh	r3, [r3, #2]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d10e      	bne.n	80095b2 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009594:	7bbb      	ldrb	r3, [r7, #14]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00b      	beq.n	80095b2 <USBD_StdEPReq+0xbe>
 800959a:	7bbb      	ldrb	r3, [r7, #14]
 800959c:	2b80      	cmp	r3, #128	@ 0x80
 800959e:	d008      	beq.n	80095b2 <USBD_StdEPReq+0xbe>
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	88db      	ldrh	r3, [r3, #6]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d104      	bne.n	80095b2 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	4619      	mov	r1, r3
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f001 f9b7 	bl	800a920 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 fd1c 	bl	8009ff0 <USBD_CtlSendStatus>

        break;
 80095b8:	e004      	b.n	80095c4 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fc4c 	bl	8009e5a <USBD_CtlError>
        break;
 80095c2:	bf00      	nop
      }
      break;
 80095c4:	e0ea      	b.n	800979c <USBD_StdEPReq+0x2a8>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095cc:	2b02      	cmp	r3, #2
 80095ce:	d002      	beq.n	80095d6 <USBD_StdEPReq+0xe2>
 80095d0:	2b03      	cmp	r3, #3
 80095d2:	d016      	beq.n	8009602 <USBD_StdEPReq+0x10e>
 80095d4:	e030      	b.n	8009638 <USBD_StdEPReq+0x144>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095d6:	7bbb      	ldrb	r3, [r7, #14]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d00d      	beq.n	80095f8 <USBD_StdEPReq+0x104>
 80095dc:	7bbb      	ldrb	r3, [r7, #14]
 80095de:	2b80      	cmp	r3, #128	@ 0x80
 80095e0:	d00a      	beq.n	80095f8 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80095e2:	7bbb      	ldrb	r3, [r7, #14]
 80095e4:	4619      	mov	r1, r3
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f001 f99a 	bl	800a920 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80095ec:	2180      	movs	r1, #128	@ 0x80
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f001 f996 	bl	800a920 <USBD_LL_StallEP>
 80095f4:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80095f6:	e025      	b.n	8009644 <USBD_StdEPReq+0x150>
          USBD_CtlError(pdev, req);
 80095f8:	6839      	ldr	r1, [r7, #0]
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 fc2d 	bl	8009e5a <USBD_CtlError>
        break;
 8009600:	e020      	b.n	8009644 <USBD_StdEPReq+0x150>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	885b      	ldrh	r3, [r3, #2]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d11b      	bne.n	8009642 <USBD_StdEPReq+0x14e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800960a:	7bbb      	ldrb	r3, [r7, #14]
 800960c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009610:	2b00      	cmp	r3, #0
 8009612:	d004      	beq.n	800961e <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009614:	7bbb      	ldrb	r3, [r7, #14]
 8009616:	4619      	mov	r1, r3
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f001 f9b7 	bl	800a98c <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f000 fce6 	bl	8009ff0 <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	6839      	ldr	r1, [r7, #0]
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	4798      	blx	r3
 8009632:	4603      	mov	r3, r0
 8009634:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009636:	e004      	b.n	8009642 <USBD_StdEPReq+0x14e>

      default:
        USBD_CtlError(pdev, req);
 8009638:	6839      	ldr	r1, [r7, #0]
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 fc0d 	bl	8009e5a <USBD_CtlError>
        break;
 8009640:	e000      	b.n	8009644 <USBD_StdEPReq+0x150>
        break;
 8009642:	bf00      	nop
      }
      break;
 8009644:	e0aa      	b.n	800979c <USBD_StdEPReq+0x2a8>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800964c:	2b02      	cmp	r3, #2
 800964e:	d002      	beq.n	8009656 <USBD_StdEPReq+0x162>
 8009650:	2b03      	cmp	r3, #3
 8009652:	d032      	beq.n	80096ba <USBD_StdEPReq+0x1c6>
 8009654:	e097      	b.n	8009786 <USBD_StdEPReq+0x292>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009656:	7bbb      	ldrb	r3, [r7, #14]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d007      	beq.n	800966c <USBD_StdEPReq+0x178>
 800965c:	7bbb      	ldrb	r3, [r7, #14]
 800965e:	2b80      	cmp	r3, #128	@ 0x80
 8009660:	d004      	beq.n	800966c <USBD_StdEPReq+0x178>
        {
          USBD_CtlError(pdev, req);
 8009662:	6839      	ldr	r1, [r7, #0]
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 fbf8 	bl	8009e5a <USBD_CtlError>
          break;
 800966a:	e091      	b.n	8009790 <USBD_StdEPReq+0x29c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800966c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009670:	2b00      	cmp	r3, #0
 8009672:	da0b      	bge.n	800968c <USBD_StdEPReq+0x198>
 8009674:	7bbb      	ldrb	r3, [r7, #14]
 8009676:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800967a:	4613      	mov	r3, r2
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	4413      	add	r3, r2
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	3310      	adds	r3, #16
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	4413      	add	r3, r2
 8009688:	3304      	adds	r3, #4
 800968a:	e00b      	b.n	80096a4 <USBD_StdEPReq+0x1b0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009692:	4613      	mov	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4413      	add	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	4413      	add	r3, r2
 80096a2:	3304      	adds	r3, #4
 80096a4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	2200      	movs	r2, #0
 80096aa:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	2202      	movs	r2, #2
 80096b0:	4619      	mov	r1, r3
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 fc42 	bl	8009f3c <USBD_CtlSendData>
        break;
 80096b8:	e06a      	b.n	8009790 <USBD_StdEPReq+0x29c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80096ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	da11      	bge.n	80096e6 <USBD_StdEPReq+0x1f2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096c2:	7bbb      	ldrb	r3, [r7, #14]
 80096c4:	f003 020f 	and.w	r2, r3, #15
 80096c8:	6879      	ldr	r1, [r7, #4]
 80096ca:	4613      	mov	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	4413      	add	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	440b      	add	r3, r1
 80096d4:	3324      	adds	r3, #36	@ 0x24
 80096d6:	881b      	ldrh	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d117      	bne.n	800970c <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 80096dc:	6839      	ldr	r1, [r7, #0]
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 fbbb 	bl	8009e5a <USBD_CtlError>
            break;
 80096e4:	e054      	b.n	8009790 <USBD_StdEPReq+0x29c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80096e6:	7bbb      	ldrb	r3, [r7, #14]
 80096e8:	f003 020f 	and.w	r2, r3, #15
 80096ec:	6879      	ldr	r1, [r7, #4]
 80096ee:	4613      	mov	r3, r2
 80096f0:	009b      	lsls	r3, r3, #2
 80096f2:	4413      	add	r3, r2
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	440b      	add	r3, r1
 80096f8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80096fc:	881b      	ldrh	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d104      	bne.n	800970c <USBD_StdEPReq+0x218>
          {
            USBD_CtlError(pdev, req);
 8009702:	6839      	ldr	r1, [r7, #0]
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f000 fba8 	bl	8009e5a <USBD_CtlError>
            break;
 800970a:	e041      	b.n	8009790 <USBD_StdEPReq+0x29c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800970c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009710:	2b00      	cmp	r3, #0
 8009712:	da0b      	bge.n	800972c <USBD_StdEPReq+0x238>
 8009714:	7bbb      	ldrb	r3, [r7, #14]
 8009716:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800971a:	4613      	mov	r3, r2
 800971c:	009b      	lsls	r3, r3, #2
 800971e:	4413      	add	r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	3310      	adds	r3, #16
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	4413      	add	r3, r2
 8009728:	3304      	adds	r3, #4
 800972a:	e00b      	b.n	8009744 <USBD_StdEPReq+0x250>
              &pdev->ep_out[ep_addr & 0x7FU];
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009732:	4613      	mov	r3, r2
 8009734:	009b      	lsls	r3, r3, #2
 8009736:	4413      	add	r3, r2
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	4413      	add	r3, r2
 8009742:	3304      	adds	r3, #4
 8009744:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009746:	7bbb      	ldrb	r3, [r7, #14]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d002      	beq.n	8009752 <USBD_StdEPReq+0x25e>
 800974c:	7bbb      	ldrb	r3, [r7, #14]
 800974e:	2b80      	cmp	r3, #128	@ 0x80
 8009750:	d103      	bne.n	800975a <USBD_StdEPReq+0x266>
          {
            pep->status = 0x0000U;
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2200      	movs	r2, #0
 8009756:	601a      	str	r2, [r3, #0]
 8009758:	e00e      	b.n	8009778 <USBD_StdEPReq+0x284>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800975a:	7bbb      	ldrb	r3, [r7, #14]
 800975c:	4619      	mov	r1, r3
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f001 f94a 	bl	800a9f8 <USBD_LL_IsStallEP>
 8009764:	4603      	mov	r3, r0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d003      	beq.n	8009772 <USBD_StdEPReq+0x27e>
          {
            pep->status = 0x0001U;
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	2201      	movs	r2, #1
 800976e:	601a      	str	r2, [r3, #0]
 8009770:	e002      	b.n	8009778 <USBD_StdEPReq+0x284>
          }
          else
          {
            pep->status = 0x0000U;
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	2200      	movs	r2, #0
 8009776:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	2202      	movs	r2, #2
 800977c:	4619      	mov	r1, r3
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 fbdc 	bl	8009f3c <USBD_CtlSendData>
          break;
 8009784:	e004      	b.n	8009790 <USBD_StdEPReq+0x29c>

      default:
        USBD_CtlError(pdev, req);
 8009786:	6839      	ldr	r1, [r7, #0]
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f000 fb66 	bl	8009e5a <USBD_CtlError>
        break;
 800978e:	bf00      	nop
      }
      break;
 8009790:	e004      	b.n	800979c <USBD_StdEPReq+0x2a8>

    default:
      USBD_CtlError(pdev, req);
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fb60 	bl	8009e5a <USBD_CtlError>
      break;
 800979a:	bf00      	nop
    }
    break;
 800979c:	e004      	b.n	80097a8 <USBD_StdEPReq+0x2b4>

  default:
    USBD_CtlError(pdev, req);
 800979e:	6839      	ldr	r1, [r7, #0]
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 fb5a 	bl	8009e5a <USBD_CtlError>
    break;
 80097a6:	bf00      	nop
  }

  return ret;
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}
	...

080097b4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b084      	sub	sp, #16
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
 80097bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097be:	2300      	movs	r3, #0
 80097c0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097c6:	2300      	movs	r3, #0
 80097c8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	885b      	ldrh	r3, [r3, #2]
 80097ce:	0a1b      	lsrs	r3, r3, #8
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	3b01      	subs	r3, #1
 80097d4:	2b0e      	cmp	r3, #14
 80097d6:	f200 8152 	bhi.w	8009a7e <USBD_GetDescriptor+0x2ca>
 80097da:	a201      	add	r2, pc, #4	@ (adr r2, 80097e0 <USBD_GetDescriptor+0x2c>)
 80097dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e0:	08009851 	.word	0x08009851
 80097e4:	08009869 	.word	0x08009869
 80097e8:	080098a9 	.word	0x080098a9
 80097ec:	08009a7f 	.word	0x08009a7f
 80097f0:	08009a7f 	.word	0x08009a7f
 80097f4:	08009a1f 	.word	0x08009a1f
 80097f8:	08009a4b 	.word	0x08009a4b
 80097fc:	08009a7f 	.word	0x08009a7f
 8009800:	08009a7f 	.word	0x08009a7f
 8009804:	08009a7f 	.word	0x08009a7f
 8009808:	08009a7f 	.word	0x08009a7f
 800980c:	08009a7f 	.word	0x08009a7f
 8009810:	08009a7f 	.word	0x08009a7f
 8009814:	08009a7f 	.word	0x08009a7f
 8009818:	0800981d 	.word	0x0800981d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009822:	69db      	ldr	r3, [r3, #28]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00b      	beq.n	8009840 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800982e:	69db      	ldr	r3, [r3, #28]
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	7c12      	ldrb	r2, [r2, #16]
 8009834:	f107 0108 	add.w	r1, r7, #8
 8009838:	4610      	mov	r0, r2
 800983a:	4798      	blx	r3
 800983c:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800983e:	e126      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8009840:	6839      	ldr	r1, [r7, #0]
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fb09 	bl	8009e5a <USBD_CtlError>
      err++;
 8009848:	7afb      	ldrb	r3, [r7, #11]
 800984a:	3301      	adds	r3, #1
 800984c:	72fb      	strb	r3, [r7, #11]
    break;
 800984e:	e11e      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	7c12      	ldrb	r2, [r2, #16]
 800985c:	f107 0108 	add.w	r1, r7, #8
 8009860:	4610      	mov	r0, r2
 8009862:	4798      	blx	r3
 8009864:	60f8      	str	r0, [r7, #12]
    break;
 8009866:	e112      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	7c1b      	ldrb	r3, [r3, #16]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d10d      	bne.n	800988c <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009878:	f107 0208 	add.w	r2, r7, #8
 800987c:	4610      	mov	r0, r2
 800987e:	4798      	blx	r3
 8009880:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	3301      	adds	r3, #1
 8009886:	2202      	movs	r2, #2
 8009888:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800988a:	e100      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009894:	f107 0208 	add.w	r2, r7, #8
 8009898:	4610      	mov	r0, r2
 800989a:	4798      	blx	r3
 800989c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	3301      	adds	r3, #1
 80098a2:	2202      	movs	r2, #2
 80098a4:	701a      	strb	r2, [r3, #0]
    break;
 80098a6:	e0f2      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	885b      	ldrh	r3, [r3, #2]
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	f200 80ac 	bhi.w	8009a0c <USBD_GetDescriptor+0x258>
 80098b4:	a201      	add	r2, pc, #4	@ (adr r2, 80098bc <USBD_GetDescriptor+0x108>)
 80098b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ba:	bf00      	nop
 80098bc:	080098d5 	.word	0x080098d5
 80098c0:	08009909 	.word	0x08009909
 80098c4:	0800993d 	.word	0x0800993d
 80098c8:	08009971 	.word	0x08009971
 80098cc:	080099a5 	.word	0x080099a5
 80098d0:	080099d9 	.word	0x080099d9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d00b      	beq.n	80098f8 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	7c12      	ldrb	r2, [r2, #16]
 80098ec:	f107 0108 	add.w	r1, r7, #8
 80098f0:	4610      	mov	r0, r2
 80098f2:	4798      	blx	r3
 80098f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80098f6:	e091      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80098f8:	6839      	ldr	r1, [r7, #0]
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f000 faad 	bl	8009e5a <USBD_CtlError>
        err++;
 8009900:	7afb      	ldrb	r3, [r7, #11]
 8009902:	3301      	adds	r3, #1
 8009904:	72fb      	strb	r3, [r7, #11]
      break;
 8009906:	e089      	b.n	8009a1c <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00b      	beq.n	800992c <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	7c12      	ldrb	r2, [r2, #16]
 8009920:	f107 0108 	add.w	r1, r7, #8
 8009924:	4610      	mov	r0, r2
 8009926:	4798      	blx	r3
 8009928:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800992a:	e077      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fa93 	bl	8009e5a <USBD_CtlError>
        err++;
 8009934:	7afb      	ldrb	r3, [r7, #11]
 8009936:	3301      	adds	r3, #1
 8009938:	72fb      	strb	r3, [r7, #11]
      break;
 800993a:	e06f      	b.n	8009a1c <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009942:	68db      	ldr	r3, [r3, #12]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00b      	beq.n	8009960 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	687a      	ldr	r2, [r7, #4]
 8009952:	7c12      	ldrb	r2, [r2, #16]
 8009954:	f107 0108 	add.w	r1, r7, #8
 8009958:	4610      	mov	r0, r2
 800995a:	4798      	blx	r3
 800995c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800995e:	e05d      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fa79 	bl	8009e5a <USBD_CtlError>
        err++;
 8009968:	7afb      	ldrb	r3, [r7, #11]
 800996a:	3301      	adds	r3, #1
 800996c:	72fb      	strb	r3, [r7, #11]
      break;
 800996e:	e055      	b.n	8009a1c <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	7c12      	ldrb	r2, [r2, #16]
 8009988:	f107 0108 	add.w	r1, r7, #8
 800998c:	4610      	mov	r0, r2
 800998e:	4798      	blx	r3
 8009990:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009992:	e043      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8009994:	6839      	ldr	r1, [r7, #0]
 8009996:	6878      	ldr	r0, [r7, #4]
 8009998:	f000 fa5f 	bl	8009e5a <USBD_CtlError>
        err++;
 800999c:	7afb      	ldrb	r3, [r7, #11]
 800999e:	3301      	adds	r3, #1
 80099a0:	72fb      	strb	r3, [r7, #11]
      break;
 80099a2:	e03b      	b.n	8009a1c <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099b6:	695b      	ldr	r3, [r3, #20]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	7c12      	ldrb	r2, [r2, #16]
 80099bc:	f107 0108 	add.w	r1, r7, #8
 80099c0:	4610      	mov	r0, r2
 80099c2:	4798      	blx	r3
 80099c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099c6:	e029      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80099c8:	6839      	ldr	r1, [r7, #0]
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa45 	bl	8009e5a <USBD_CtlError>
        err++;
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	3301      	adds	r3, #1
 80099d4:	72fb      	strb	r3, [r7, #11]
      break;
 80099d6:	e021      	b.n	8009a1c <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099de:	699b      	ldr	r3, [r3, #24]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00b      	beq.n	80099fc <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	7c12      	ldrb	r2, [r2, #16]
 80099f0:	f107 0108 	add.w	r1, r7, #8
 80099f4:	4610      	mov	r0, r2
 80099f6:	4798      	blx	r3
 80099f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099fa:	e00f      	b.n	8009a1c <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80099fc:	6839      	ldr	r1, [r7, #0]
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 fa2b 	bl	8009e5a <USBD_CtlError>
        err++;
 8009a04:	7afb      	ldrb	r3, [r7, #11]
 8009a06:	3301      	adds	r3, #1
 8009a08:	72fb      	strb	r3, [r7, #11]
      break;
 8009a0a:	e007      	b.n	8009a1c <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8009a0c:	6839      	ldr	r1, [r7, #0]
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 fa23 	bl	8009e5a <USBD_CtlError>
      err++;
 8009a14:	7afb      	ldrb	r3, [r7, #11]
 8009a16:	3301      	adds	r3, #1
 8009a18:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8009a1a:	bf00      	nop
    }
    break;
 8009a1c:	e037      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	7c1b      	ldrb	r3, [r3, #16]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d109      	bne.n	8009a3a <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a2e:	f107 0208 	add.w	r2, r7, #8
 8009a32:	4610      	mov	r0, r2
 8009a34:	4798      	blx	r3
 8009a36:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009a38:	e029      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8009a3a:	6839      	ldr	r1, [r7, #0]
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fa0c 	bl	8009e5a <USBD_CtlError>
      err++;
 8009a42:	7afb      	ldrb	r3, [r7, #11]
 8009a44:	3301      	adds	r3, #1
 8009a46:	72fb      	strb	r3, [r7, #11]
    break;
 8009a48:	e021      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	7c1b      	ldrb	r3, [r3, #16]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d10d      	bne.n	8009a6e <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a5a:	f107 0208 	add.w	r2, r7, #8
 8009a5e:	4610      	mov	r0, r2
 8009a60:	4798      	blx	r3
 8009a62:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	3301      	adds	r3, #1
 8009a68:	2207      	movs	r2, #7
 8009a6a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009a6c:	e00f      	b.n	8009a8e <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f9f2 	bl	8009e5a <USBD_CtlError>
      err++;
 8009a76:	7afb      	ldrb	r3, [r7, #11]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	72fb      	strb	r3, [r7, #11]
    break;
 8009a7c:	e007      	b.n	8009a8e <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f9ea 	bl	8009e5a <USBD_CtlError>
    err++;
 8009a86:	7afb      	ldrb	r3, [r7, #11]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	72fb      	strb	r3, [r7, #11]
    break;
 8009a8c:	bf00      	nop
  }

  if (err != 0U)
 8009a8e:	7afb      	ldrb	r3, [r7, #11]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d11e      	bne.n	8009ad2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	88db      	ldrh	r3, [r3, #6]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d016      	beq.n	8009aca <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8009a9c:	893b      	ldrh	r3, [r7, #8]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d00e      	beq.n	8009ac0 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	88da      	ldrh	r2, [r3, #6]
 8009aa6:	893b      	ldrh	r3, [r7, #8]
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	bf28      	it	cs
 8009aac:	4613      	movcs	r3, r2
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8009ab2:	893b      	ldrh	r3, [r7, #8]
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	68f9      	ldr	r1, [r7, #12]
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fa3f 	bl	8009f3c <USBD_CtlSendData>
 8009abe:	e009      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8009ac0:	6839      	ldr	r1, [r7, #0]
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f9c9 	bl	8009e5a <USBD_CtlError>
 8009ac8:	e004      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 fa90 	bl	8009ff0 <USBD_CtlSendStatus>
 8009ad0:	e000      	b.n	8009ad4 <USBD_GetDescriptor+0x320>
    return;
 8009ad2:	bf00      	nop
    }
  }
}
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop

08009adc <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b084      	sub	sp, #16
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
 8009ae4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	889b      	ldrh	r3, [r3, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d130      	bne.n	8009b50 <USBD_SetAddress+0x74>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	88db      	ldrh	r3, [r3, #6]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d12c      	bne.n	8009b50 <USBD_SetAddress+0x74>
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	885b      	ldrh	r3, [r3, #2]
 8009afa:	2b7f      	cmp	r3, #127	@ 0x7f
 8009afc:	d828      	bhi.n	8009b50 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	885b      	ldrh	r3, [r3, #2]
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b08:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b10:	2b03      	cmp	r3, #3
 8009b12:	d104      	bne.n	8009b1e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009b14:	6839      	ldr	r1, [r7, #0]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 f99f 	bl	8009e5a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b1c:	e01d      	b.n	8009b5a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	7bfa      	ldrb	r2, [r7, #15]
 8009b22:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009b26:	7bfb      	ldrb	r3, [r7, #15]
 8009b28:	4619      	mov	r1, r3
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 ff90 	bl	800aa50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 fa5d 	bl	8009ff0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009b36:	7bfb      	ldrb	r3, [r7, #15]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d004      	beq.n	8009b46 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2202      	movs	r2, #2
 8009b40:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b44:	e009      	b.n	8009b5a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2201      	movs	r2, #1
 8009b4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b4e:	e004      	b.n	8009b5a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b50:	6839      	ldr	r1, [r7, #0]
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 f981 	bl	8009e5a <USBD_CtlError>
  }
}
 8009b58:	bf00      	nop
 8009b5a:	bf00      	nop
 8009b5c:	3710      	adds	r7, #16
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}
	...

08009b64 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	885b      	ldrh	r3, [r3, #2]
 8009b76:	b2da      	uxtb	r2, r3
 8009b78:	4b4b      	ldr	r3, [pc, #300]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009b7a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b7c:	4b4a      	ldr	r3, [pc, #296]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d905      	bls.n	8009b90 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b84:	6839      	ldr	r1, [r7, #0]
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f967 	bl	8009e5a <USBD_CtlError>
    return USBD_FAIL;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e087      	b.n	8009ca0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b96:	2b02      	cmp	r3, #2
 8009b98:	d002      	beq.n	8009ba0 <USBD_SetConfig+0x3c>
 8009b9a:	2b03      	cmp	r3, #3
 8009b9c:	d025      	beq.n	8009bea <USBD_SetConfig+0x86>
 8009b9e:	e071      	b.n	8009c84 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8009ba0:	4b41      	ldr	r3, [pc, #260]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d01c      	beq.n	8009be2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8009ba8:	4b3f      	ldr	r3, [pc, #252]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	461a      	mov	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8009bb2:	4b3d      	ldr	r3, [pc, #244]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f7ff f96d 	bl	8008e98 <USBD_SetClassConfig>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8009bc2:	7bfb      	ldrb	r3, [r7, #15]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d004      	beq.n	8009bd2 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8009bc8:	6839      	ldr	r1, [r7, #0]
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 f945 	bl	8009e5a <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8009bd0:	e065      	b.n	8009c9e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fa0c 	bl	8009ff0 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2203      	movs	r2, #3
 8009bdc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 8009be0:	e05d      	b.n	8009c9e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 fa04 	bl	8009ff0 <USBD_CtlSendStatus>
    break;
 8009be8:	e059      	b.n	8009c9e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8009bea:	4b2f      	ldr	r3, [pc, #188]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009bec:	781b      	ldrb	r3, [r3, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d112      	bne.n	8009c18 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2202      	movs	r2, #2
 8009bf6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      pdev->dev_config = cfgidx;
 8009bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	461a      	mov	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c04:	4b28      	ldr	r3, [pc, #160]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	4619      	mov	r1, r3
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f7ff f960 	bl	8008ed0 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 f9ed 	bl	8009ff0 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8009c16:	e042      	b.n	8009c9e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8009c18:	4b23      	ldr	r3, [pc, #140]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009c1a:	781b      	ldrb	r3, [r3, #0]
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d02a      	beq.n	8009c7c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f7ff f94e 	bl	8008ed0 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8009c34:	4b1c      	ldr	r3, [pc, #112]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	461a      	mov	r2, r3
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009c40:	781b      	ldrb	r3, [r3, #0]
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f7ff f927 	bl	8008e98 <USBD_SetClassConfig>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00f      	beq.n	8009c74 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8009c54:	6839      	ldr	r1, [r7, #0]
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 f8ff 	bl	8009e5a <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	4619      	mov	r1, r3
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f7ff f933 	bl	8008ed0 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2202      	movs	r2, #2
 8009c6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    break;
 8009c72:	e014      	b.n	8009c9e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f9bb 	bl	8009ff0 <USBD_CtlSendStatus>
    break;
 8009c7a:	e010      	b.n	8009c9e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 f9b7 	bl	8009ff0 <USBD_CtlSendStatus>
    break;
 8009c82:	e00c      	b.n	8009c9e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f8e7 	bl	8009e5a <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <USBD_SetConfig+0x144>)
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	4619      	mov	r1, r3
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f7ff f91c 	bl	8008ed0 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8009c98:	2303      	movs	r3, #3
 8009c9a:	73fb      	strb	r3, [r7, #15]
    break;
 8009c9c:	bf00      	nop
  }

  return ret;
 8009c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	20000624 	.word	0x20000624

08009cac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	88db      	ldrh	r3, [r3, #6]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d004      	beq.n	8009cc8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009cbe:	6839      	ldr	r1, [r7, #0]
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f8ca 	bl	8009e5a <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8009cc6:	e022      	b.n	8009d0e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	dc02      	bgt.n	8009cd8 <USBD_GetConfig+0x2c>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	dc03      	bgt.n	8009cde <USBD_GetConfig+0x32>
 8009cd6:	e015      	b.n	8009d04 <USBD_GetConfig+0x58>
 8009cd8:	2b03      	cmp	r3, #3
 8009cda:	d00b      	beq.n	8009cf4 <USBD_GetConfig+0x48>
 8009cdc:	e012      	b.n	8009d04 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	3308      	adds	r3, #8
 8009ce8:	2201      	movs	r2, #1
 8009cea:	4619      	mov	r1, r3
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 f925 	bl	8009f3c <USBD_CtlSendData>
      break;
 8009cf2:	e00c      	b.n	8009d0e <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	2201      	movs	r2, #1
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f91d 	bl	8009f3c <USBD_CtlSendData>
      break;
 8009d02:	e004      	b.n	8009d0e <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 8009d04:	6839      	ldr	r1, [r7, #0]
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f8a7 	bl	8009e5a <USBD_CtlError>
      break;
 8009d0c:	bf00      	nop
}
 8009d0e:	bf00      	nop
 8009d10:	3708      	adds	r7, #8
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b082      	sub	sp, #8
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
 8009d1e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d26:	3b01      	subs	r3, #1
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d81e      	bhi.n	8009d6a <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	88db      	ldrh	r3, [r3, #6]
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d004      	beq.n	8009d3e <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8009d34:	6839      	ldr	r1, [r7, #0]
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f000 f88f 	bl	8009e5a <USBD_CtlError>
      break;
 8009d3c:	e01a      	b.n	8009d74 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2201      	movs	r2, #1
 8009d42:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d005      	beq.n	8009d5a <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	f043 0202 	orr.w	r2, r3, #2
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	330c      	adds	r3, #12
 8009d5e:	2202      	movs	r2, #2
 8009d60:	4619      	mov	r1, r3
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f8ea 	bl	8009f3c <USBD_CtlSendData>
    break;
 8009d68:	e004      	b.n	8009d74 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009d6a:	6839      	ldr	r1, [r7, #0]
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 f874 	bl	8009e5a <USBD_CtlError>
    break;
 8009d72:	bf00      	nop
  }
}
 8009d74:	bf00      	nop
 8009d76:	3708      	adds	r7, #8
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	885b      	ldrh	r3, [r3, #2]
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d106      	bne.n	8009d9c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f92a 	bl	8009ff0 <USBD_CtlSendStatus>
  }
}
 8009d9c:	bf00      	nop
 8009d9e:	3708      	adds	r7, #8
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009db4:	3b01      	subs	r3, #1
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	d80b      	bhi.n	8009dd2 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	885b      	ldrh	r3, [r3, #2]
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d10c      	bne.n	8009ddc <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 f910 	bl	8009ff0 <USBD_CtlSendStatus>
      }
      break;
 8009dd0:	e004      	b.n	8009ddc <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009dd2:	6839      	ldr	r1, [r7, #0]
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 f840 	bl	8009e5a <USBD_CtlError>
      break;
 8009dda:	e000      	b.n	8009dde <USBD_ClrFeature+0x3a>
      break;
 8009ddc:	bf00      	nop
  }
}
 8009dde:	bf00      	nop
 8009de0:	3708      	adds	r7, #8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}

08009de6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009de6:	b580      	push	{r7, lr}
 8009de8:	b084      	sub	sp, #16
 8009dea:	af00      	add	r7, sp, #0
 8009dec:	6078      	str	r0, [r7, #4]
 8009dee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	781a      	ldrb	r2, [r3, #0]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	781a      	ldrb	r2, [r3, #0]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f7ff fa9a 	bl	800934a <SWAPBYTE>
 8009e16:	4603      	mov	r3, r0
 8009e18:	461a      	mov	r2, r3
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3301      	adds	r3, #1
 8009e22:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	3301      	adds	r3, #1
 8009e28:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	f7ff fa8d 	bl	800934a <SWAPBYTE>
 8009e30:	4603      	mov	r3, r0
 8009e32:	461a      	mov	r2, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	3301      	adds	r3, #1
 8009e3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	3301      	adds	r3, #1
 8009e42:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f7ff fa80 	bl	800934a <SWAPBYTE>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	80da      	strh	r2, [r3, #6]
}
 8009e52:	bf00      	nop
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}

08009e5a <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e5a:	b580      	push	{r7, lr}
 8009e5c:	b082      	sub	sp, #8
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
 8009e62:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e64:	2180      	movs	r1, #128	@ 0x80
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fd5a 	bl	800a920 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 fd56 	bl	800a920 <USBD_LL_StallEP>
}
 8009e74:	bf00      	nop
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b086      	sub	sp, #24
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	60b9      	str	r1, [r7, #8]
 8009e86:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d036      	beq.n	8009f00 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009e96:	6938      	ldr	r0, [r7, #16]
 8009e98:	f000 f836 	bl	8009f08 <USBD_GetLen>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	005b      	lsls	r3, r3, #1
 8009ea4:	b29a      	uxth	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009eaa:	7dfb      	ldrb	r3, [r7, #23]
 8009eac:	68ba      	ldr	r2, [r7, #8]
 8009eae:	4413      	add	r3, r2
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	7812      	ldrb	r2, [r2, #0]
 8009eb4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009eb6:	7dfb      	ldrb	r3, [r7, #23]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ebc:	7dfb      	ldrb	r3, [r7, #23]
 8009ebe:	68ba      	ldr	r2, [r7, #8]
 8009ec0:	4413      	add	r3, r2
 8009ec2:	2203      	movs	r2, #3
 8009ec4:	701a      	strb	r2, [r3, #0]
  idx++;
 8009ec6:	7dfb      	ldrb	r3, [r7, #23]
 8009ec8:	3301      	adds	r3, #1
 8009eca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009ecc:	e013      	b.n	8009ef6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009ece:	7dfb      	ldrb	r3, [r7, #23]
 8009ed0:	68ba      	ldr	r2, [r7, #8]
 8009ed2:	4413      	add	r3, r2
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	7812      	ldrb	r2, [r2, #0]
 8009ed8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	3301      	adds	r3, #1
 8009ede:	613b      	str	r3, [r7, #16]
    idx++;
 8009ee0:	7dfb      	ldrb	r3, [r7, #23]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009ee6:	7dfb      	ldrb	r3, [r7, #23]
 8009ee8:	68ba      	ldr	r2, [r7, #8]
 8009eea:	4413      	add	r3, r2
 8009eec:	2200      	movs	r2, #0
 8009eee:	701a      	strb	r2, [r3, #0]
    idx++;
 8009ef0:	7dfb      	ldrb	r3, [r7, #23]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e7      	bne.n	8009ece <USBD_GetString+0x52>
 8009efe:	e000      	b.n	8009f02 <USBD_GetString+0x86>
    return;
 8009f00:	bf00      	nop
  }
}
 8009f02:	3718      	adds	r7, #24
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009f18:	e005      	b.n	8009f26 <USBD_GetLen+0x1e>
  {
    len++;
 8009f1a:	7bfb      	ldrb	r3, [r7, #15]
 8009f1c:	3301      	adds	r3, #1
 8009f1e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	3301      	adds	r3, #1
 8009f24:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d1f5      	bne.n	8009f1a <USBD_GetLen+0x12>
  }

  return len;
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3714      	adds	r7, #20
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2202      	movs	r2, #2
 8009f4c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	687a      	ldr	r2, [r7, #4]
 8009f5a:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68ba      	ldr	r2, [r7, #8]
 8009f60:	2100      	movs	r1, #0
 8009f62:	68f8      	ldr	r0, [r7, #12]
 8009f64:	f000 fdaa 	bl	800aabc <USBD_LL_Transmit>

  return USBD_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}

08009f72 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b084      	sub	sp, #16
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	60f8      	str	r0, [r7, #12]
 8009f7a:	60b9      	str	r1, [r7, #8]
 8009f7c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	2100      	movs	r1, #0
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f000 fd99 	bl	800aabc <USBD_LL_Transmit>

  return USBD_OK;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	60b9      	str	r1, [r7, #8]
 8009f9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	2203      	movs	r2, #3
 8009fa4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  pdev->ep_out[0].rem_length = len;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	68ba      	ldr	r2, [r7, #8]
 8009fbc:	2100      	movs	r1, #0
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f000 fdb4 	bl	800ab2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fc4:	2300      	movs	r3, #0
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3710      	adds	r7, #16
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b084      	sub	sp, #16
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	60f8      	str	r0, [r7, #12]
 8009fd6:	60b9      	str	r1, [r7, #8]
 8009fd8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	68ba      	ldr	r2, [r7, #8]
 8009fde:	2100      	movs	r1, #0
 8009fe0:	68f8      	ldr	r0, [r7, #12]
 8009fe2:	f000 fda3 	bl	800ab2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2204      	movs	r2, #4
 8009ffc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a000:	2300      	movs	r3, #0
 800a002:	2200      	movs	r2, #0
 800a004:	2100      	movs	r1, #0
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 fd58 	bl	800aabc <USBD_LL_Transmit>

  return USBD_OK;
 800a00c:	2300      	movs	r3, #0
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3708      	adds	r7, #8
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b082      	sub	sp, #8
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2205      	movs	r2, #5
 800a022:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a026:	2300      	movs	r3, #0
 800a028:	2200      	movs	r2, #0
 800a02a:	2100      	movs	r1, #0
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f000 fd7d 	bl	800ab2c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a040:	2200      	movs	r2, #0
 800a042:	4912      	ldr	r1, [pc, #72]	@ (800a08c <MX_USB_DEVICE_Init+0x50>)
 800a044:	4812      	ldr	r0, [pc, #72]	@ (800a090 <MX_USB_DEVICE_Init+0x54>)
 800a046:	f7fe feb9 	bl	8008dbc <USBD_Init>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d001      	beq.n	800a054 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a050:	f7f7 fc22 	bl	8001898 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a054:	490f      	ldr	r1, [pc, #60]	@ (800a094 <MX_USB_DEVICE_Init+0x58>)
 800a056:	480e      	ldr	r0, [pc, #56]	@ (800a090 <MX_USB_DEVICE_Init+0x54>)
 800a058:	f7fe fee0 	bl	8008e1c <USBD_RegisterClass>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d001      	beq.n	800a066 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a062:	f7f7 fc19 	bl	8001898 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a066:	490c      	ldr	r1, [pc, #48]	@ (800a098 <MX_USB_DEVICE_Init+0x5c>)
 800a068:	4809      	ldr	r0, [pc, #36]	@ (800a090 <MX_USB_DEVICE_Init+0x54>)
 800a06a:	f7fe fe0b 	bl	8008c84 <USBD_CDC_RegisterInterface>
 800a06e:	4603      	mov	r3, r0
 800a070:	2b00      	cmp	r3, #0
 800a072:	d001      	beq.n	800a078 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a074:	f7f7 fc10 	bl	8001898 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a078:	4805      	ldr	r0, [pc, #20]	@ (800a090 <MX_USB_DEVICE_Init+0x54>)
 800a07a:	f7fe fef6 	bl	8008e6a <USBD_Start>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d001      	beq.n	800a088 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a084:	f7f7 fc08 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a088:	bf00      	nop
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	200001cc 	.word	0x200001cc
 800a090:	20000628 	.word	0x20000628
 800a094:	200000b4 	.word	0x200000b4
 800a098:	200001b8 	.word	0x200001b8

0800a09c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	4905      	ldr	r1, [pc, #20]	@ (800a0b8 <CDC_Init_FS+0x1c>)
 800a0a4:	4805      	ldr	r0, [pc, #20]	@ (800a0bc <CDC_Init_FS+0x20>)
 800a0a6:	f7fe fe02 	bl	8008cae <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a0aa:	4905      	ldr	r1, [pc, #20]	@ (800a0c0 <CDC_Init_FS+0x24>)
 800a0ac:	4803      	ldr	r0, [pc, #12]	@ (800a0bc <CDC_Init_FS+0x20>)
 800a0ae:	f7fe fe17 	bl	8008ce0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a0b2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	200010f8 	.word	0x200010f8
 800a0bc:	20000628 	.word	0x20000628
 800a0c0:	200008f8 	.word	0x200008f8

0800a0c4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a0c8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	4603      	mov	r3, r0
 800a0dc:	6039      	str	r1, [r7, #0]
 800a0de:	71fb      	strb	r3, [r7, #7]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a0e4:	79fb      	ldrb	r3, [r7, #7]
 800a0e6:	2b23      	cmp	r3, #35	@ 0x23
 800a0e8:	d84a      	bhi.n	800a180 <CDC_Control_FS+0xac>
 800a0ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f0 <CDC_Control_FS+0x1c>)
 800a0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f0:	0800a181 	.word	0x0800a181
 800a0f4:	0800a181 	.word	0x0800a181
 800a0f8:	0800a181 	.word	0x0800a181
 800a0fc:	0800a181 	.word	0x0800a181
 800a100:	0800a181 	.word	0x0800a181
 800a104:	0800a181 	.word	0x0800a181
 800a108:	0800a181 	.word	0x0800a181
 800a10c:	0800a181 	.word	0x0800a181
 800a110:	0800a181 	.word	0x0800a181
 800a114:	0800a181 	.word	0x0800a181
 800a118:	0800a181 	.word	0x0800a181
 800a11c:	0800a181 	.word	0x0800a181
 800a120:	0800a181 	.word	0x0800a181
 800a124:	0800a181 	.word	0x0800a181
 800a128:	0800a181 	.word	0x0800a181
 800a12c:	0800a181 	.word	0x0800a181
 800a130:	0800a181 	.word	0x0800a181
 800a134:	0800a181 	.word	0x0800a181
 800a138:	0800a181 	.word	0x0800a181
 800a13c:	0800a181 	.word	0x0800a181
 800a140:	0800a181 	.word	0x0800a181
 800a144:	0800a181 	.word	0x0800a181
 800a148:	0800a181 	.word	0x0800a181
 800a14c:	0800a181 	.word	0x0800a181
 800a150:	0800a181 	.word	0x0800a181
 800a154:	0800a181 	.word	0x0800a181
 800a158:	0800a181 	.word	0x0800a181
 800a15c:	0800a181 	.word	0x0800a181
 800a160:	0800a181 	.word	0x0800a181
 800a164:	0800a181 	.word	0x0800a181
 800a168:	0800a181 	.word	0x0800a181
 800a16c:	0800a181 	.word	0x0800a181
 800a170:	0800a181 	.word	0x0800a181
 800a174:	0800a181 	.word	0x0800a181
 800a178:	0800a181 	.word	0x0800a181
 800a17c:	0800a181 	.word	0x0800a181
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a180:	bf00      	nop
  }

  return (USBD_OK);
 800a182:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a184:	4618      	mov	r0, r3
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a19a:	6879      	ldr	r1, [r7, #4]
 800a19c:	4805      	ldr	r0, [pc, #20]	@ (800a1b4 <CDC_Receive_FS+0x24>)
 800a19e:	f7fe fd9f 	bl	8008ce0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a1a2:	4804      	ldr	r0, [pc, #16]	@ (800a1b4 <CDC_Receive_FS+0x24>)
 800a1a4:	f7fe fde0 	bl	8008d68 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a1a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3708      	adds	r7, #8
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20000628 	.word	0x20000628

0800a1b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a1c8:	4b0d      	ldr	r3, [pc, #52]	@ (800a200 <CDC_Transmit_FS+0x48>)
 800a1ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d001      	beq.n	800a1de <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e00b      	b.n	800a1f6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a1de:	887b      	ldrh	r3, [r7, #2]
 800a1e0:	461a      	mov	r2, r3
 800a1e2:	6879      	ldr	r1, [r7, #4]
 800a1e4:	4806      	ldr	r0, [pc, #24]	@ (800a200 <CDC_Transmit_FS+0x48>)
 800a1e6:	f7fe fd62 	bl	8008cae <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a1ea:	4805      	ldr	r0, [pc, #20]	@ (800a200 <CDC_Transmit_FS+0x48>)
 800a1ec:	f7fe fd8c 	bl	8008d08 <USBD_CDC_TransmitPacket>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3710      	adds	r7, #16
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}
 800a1fe:	bf00      	nop
 800a200:	20000628 	.word	0x20000628

0800a204 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a204:	b480      	push	{r7}
 800a206:	b087      	sub	sp, #28
 800a208:	af00      	add	r7, sp, #0
 800a20a:	60f8      	str	r0, [r7, #12]
 800a20c:	60b9      	str	r1, [r7, #8]
 800a20e:	4613      	mov	r3, r2
 800a210:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a212:	2300      	movs	r3, #0
 800a214:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a216:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	371c      	adds	r7, #28
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
	...

0800a228 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	4603      	mov	r3, r0
 800a230:	6039      	str	r1, [r7, #0]
 800a232:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	2212      	movs	r2, #18
 800a238:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a23a:	4b03      	ldr	r3, [pc, #12]	@ (800a248 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr
 800a248:	200001ec 	.word	0x200001ec

0800a24c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	4603      	mov	r3, r0
 800a254:	6039      	str	r1, [r7, #0]
 800a256:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	2204      	movs	r2, #4
 800a25c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a25e:	4b03      	ldr	r3, [pc, #12]	@ (800a26c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a260:	4618      	mov	r0, r3
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr
 800a26c:	2000020c 	.word	0x2000020c

0800a270 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	4603      	mov	r3, r0
 800a278:	6039      	str	r1, [r7, #0]
 800a27a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a27c:	79fb      	ldrb	r3, [r7, #7]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d105      	bne.n	800a28e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a282:	683a      	ldr	r2, [r7, #0]
 800a284:	4907      	ldr	r1, [pc, #28]	@ (800a2a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a286:	4808      	ldr	r0, [pc, #32]	@ (800a2a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a288:	f7ff fdf8 	bl	8009e7c <USBD_GetString>
 800a28c:	e004      	b.n	800a298 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a28e:	683a      	ldr	r2, [r7, #0]
 800a290:	4904      	ldr	r1, [pc, #16]	@ (800a2a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a292:	4805      	ldr	r0, [pc, #20]	@ (800a2a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a294:	f7ff fdf2 	bl	8009e7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a298:	4b02      	ldr	r3, [pc, #8]	@ (800a2a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
 800a2a2:	bf00      	nop
 800a2a4:	200018f8 	.word	0x200018f8
 800a2a8:	0800f4e8 	.word	0x0800f4e8

0800a2ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	6039      	str	r1, [r7, #0]
 800a2b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a2b8:	683a      	ldr	r2, [r7, #0]
 800a2ba:	4904      	ldr	r1, [pc, #16]	@ (800a2cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a2bc:	4804      	ldr	r0, [pc, #16]	@ (800a2d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a2be:	f7ff fddd 	bl	8009e7c <USBD_GetString>
  return USBD_StrDesc;
 800a2c2:	4b02      	ldr	r3, [pc, #8]	@ (800a2cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	200018f8 	.word	0x200018f8
 800a2d0:	0800f500 	.word	0x0800f500

0800a2d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	6039      	str	r1, [r7, #0]
 800a2de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	221a      	movs	r2, #26
 800a2e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a2e6:	f000 f855 	bl	800a394 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a2ea:	4b02      	ldr	r3, [pc, #8]	@ (800a2f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3708      	adds	r7, #8
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}
 800a2f4:	20000210 	.word	0x20000210

0800a2f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	4603      	mov	r3, r0
 800a300:	6039      	str	r1, [r7, #0]
 800a302:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a304:	79fb      	ldrb	r3, [r7, #7]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d105      	bne.n	800a316 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a30a:	683a      	ldr	r2, [r7, #0]
 800a30c:	4907      	ldr	r1, [pc, #28]	@ (800a32c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a30e:	4808      	ldr	r0, [pc, #32]	@ (800a330 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a310:	f7ff fdb4 	bl	8009e7c <USBD_GetString>
 800a314:	e004      	b.n	800a320 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a316:	683a      	ldr	r2, [r7, #0]
 800a318:	4904      	ldr	r1, [pc, #16]	@ (800a32c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a31a:	4805      	ldr	r0, [pc, #20]	@ (800a330 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a31c:	f7ff fdae 	bl	8009e7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a320:	4b02      	ldr	r3, [pc, #8]	@ (800a32c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a322:	4618      	mov	r0, r3
 800a324:	3708      	adds	r7, #8
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	bf00      	nop
 800a32c:	200018f8 	.word	0x200018f8
 800a330:	0800f514 	.word	0x0800f514

0800a334 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	4603      	mov	r3, r0
 800a33c:	6039      	str	r1, [r7, #0]
 800a33e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d105      	bne.n	800a352 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a346:	683a      	ldr	r2, [r7, #0]
 800a348:	4907      	ldr	r1, [pc, #28]	@ (800a368 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a34a:	4808      	ldr	r0, [pc, #32]	@ (800a36c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a34c:	f7ff fd96 	bl	8009e7c <USBD_GetString>
 800a350:	e004      	b.n	800a35c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	4904      	ldr	r1, [pc, #16]	@ (800a368 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a356:	4805      	ldr	r0, [pc, #20]	@ (800a36c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a358:	f7ff fd90 	bl	8009e7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a35c:	4b02      	ldr	r3, [pc, #8]	@ (800a368 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	200018f8 	.word	0x200018f8
 800a36c:	0800f520 	.word	0x0800f520

0800a370 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a370:	b480      	push	{r7}
 800a372:	b083      	sub	sp, #12
 800a374:	af00      	add	r7, sp, #0
 800a376:	4603      	mov	r3, r0
 800a378:	6039      	str	r1, [r7, #0]
 800a37a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	220c      	movs	r2, #12
 800a380:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a382:	4b03      	ldr	r3, [pc, #12]	@ (800a390 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a384:	4618      	mov	r0, r3
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	20000200 	.word	0x20000200

0800a394 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a39a:	4b0f      	ldr	r3, [pc, #60]	@ (800a3d8 <Get_SerialNum+0x44>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a3a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a3dc <Get_SerialNum+0x48>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a3a6:	4b0e      	ldr	r3, [pc, #56]	@ (800a3e0 <Get_SerialNum+0x4c>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a3ac:	68fa      	ldr	r2, [r7, #12]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	4413      	add	r3, r2
 800a3b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d009      	beq.n	800a3ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a3ba:	2208      	movs	r2, #8
 800a3bc:	4909      	ldr	r1, [pc, #36]	@ (800a3e4 <Get_SerialNum+0x50>)
 800a3be:	68f8      	ldr	r0, [r7, #12]
 800a3c0:	f000 f814 	bl	800a3ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a3c4:	2204      	movs	r2, #4
 800a3c6:	4908      	ldr	r1, [pc, #32]	@ (800a3e8 <Get_SerialNum+0x54>)
 800a3c8:	68b8      	ldr	r0, [r7, #8]
 800a3ca:	f000 f80f 	bl	800a3ec <IntToUnicode>
  }
}
 800a3ce:	bf00      	nop
 800a3d0:	3710      	adds	r7, #16
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	1fff7590 	.word	0x1fff7590
 800a3dc:	1fff7594 	.word	0x1fff7594
 800a3e0:	1fff7598 	.word	0x1fff7598
 800a3e4:	20000212 	.word	0x20000212
 800a3e8:	20000222 	.word	0x20000222

0800a3ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b087      	sub	sp, #28
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	4613      	mov	r3, r2
 800a3f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a3fe:	2300      	movs	r3, #0
 800a400:	75fb      	strb	r3, [r7, #23]
 800a402:	e027      	b.n	800a454 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	0f1b      	lsrs	r3, r3, #28
 800a408:	2b09      	cmp	r3, #9
 800a40a:	d80b      	bhi.n	800a424 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	0f1b      	lsrs	r3, r3, #28
 800a410:	b2da      	uxtb	r2, r3
 800a412:	7dfb      	ldrb	r3, [r7, #23]
 800a414:	005b      	lsls	r3, r3, #1
 800a416:	4619      	mov	r1, r3
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	440b      	add	r3, r1
 800a41c:	3230      	adds	r2, #48	@ 0x30
 800a41e:	b2d2      	uxtb	r2, r2
 800a420:	701a      	strb	r2, [r3, #0]
 800a422:	e00a      	b.n	800a43a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	0f1b      	lsrs	r3, r3, #28
 800a428:	b2da      	uxtb	r2, r3
 800a42a:	7dfb      	ldrb	r3, [r7, #23]
 800a42c:	005b      	lsls	r3, r3, #1
 800a42e:	4619      	mov	r1, r3
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	440b      	add	r3, r1
 800a434:	3237      	adds	r2, #55	@ 0x37
 800a436:	b2d2      	uxtb	r2, r2
 800a438:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	011b      	lsls	r3, r3, #4
 800a43e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a440:	7dfb      	ldrb	r3, [r7, #23]
 800a442:	005b      	lsls	r3, r3, #1
 800a444:	3301      	adds	r3, #1
 800a446:	68ba      	ldr	r2, [r7, #8]
 800a448:	4413      	add	r3, r2
 800a44a:	2200      	movs	r2, #0
 800a44c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a44e:	7dfb      	ldrb	r3, [r7, #23]
 800a450:	3301      	adds	r3, #1
 800a452:	75fb      	strb	r3, [r7, #23]
 800a454:	7dfa      	ldrb	r2, [r7, #23]
 800a456:	79fb      	ldrb	r3, [r7, #7]
 800a458:	429a      	cmp	r2, r3
 800a45a:	d3d3      	bcc.n	800a404 <IntToUnicode+0x18>
  }
}
 800a45c:	bf00      	nop
 800a45e:	bf00      	nop
 800a460:	371c      	adds	r7, #28
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
	...

0800a46c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b08a      	sub	sp, #40	@ 0x28
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a474:	f107 0314 	add.w	r3, r7, #20
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]
 800a47c:	605a      	str	r2, [r3, #4]
 800a47e:	609a      	str	r2, [r3, #8]
 800a480:	60da      	str	r2, [r3, #12]
 800a482:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a48c:	d14e      	bne.n	800a52c <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a48e:	4b29      	ldr	r3, [pc, #164]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a492:	4a28      	ldr	r2, [pc, #160]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a494:	f043 0301 	orr.w	r3, r3, #1
 800a498:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a49a:	4b26      	ldr	r3, [pc, #152]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a49c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a49e:	f003 0301 	and.w	r3, r3, #1
 800a4a2:	613b      	str	r3, [r7, #16]
 800a4a4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a4a6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a4aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4ac:	2302      	movs	r3, #2
 800a4ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a4b8:	230a      	movs	r3, #10
 800a4ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a4bc:	f107 0314 	add.w	r3, r7, #20
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a4c6:	f7f8 feed 	bl	80032a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a4ca:	4b1a      	ldr	r3, [pc, #104]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4ce:	4a19      	ldr	r2, [pc, #100]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a4d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4d6:	4b17      	ldr	r3, [pc, #92]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4de:	60fb      	str	r3, [r7, #12]
 800a4e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a4e2:	4b14      	ldr	r3, [pc, #80]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d114      	bne.n	800a518 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a4ee:	4b11      	ldr	r3, [pc, #68]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4f2:	4a10      	ldr	r2, [pc, #64]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a4f8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a4fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a502:	60bb      	str	r3, [r7, #8]
 800a504:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800a506:	f7fa fae3 	bl	8004ad0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a50a:	4b0a      	ldr	r3, [pc, #40]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a50c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a50e:	4a09      	ldr	r2, [pc, #36]	@ (800a534 <HAL_PCD_MspInit+0xc8>)
 800a510:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a514:	6593      	str	r3, [r2, #88]	@ 0x58
 800a516:	e001      	b.n	800a51c <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800a518:	f7fa fada 	bl	8004ad0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a51c:	2200      	movs	r2, #0
 800a51e:	2100      	movs	r1, #0
 800a520:	2043      	movs	r0, #67	@ 0x43
 800a522:	f7f8 fe48 	bl	80031b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a526:	2043      	movs	r0, #67	@ 0x43
 800a528:	f7f8 fe61 	bl	80031ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a52c:	bf00      	nop
 800a52e:	3728      	adds	r7, #40	@ 0x28
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	40021000 	.word	0x40021000

0800a538 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f503 7371 	add.w	r3, r3, #964	@ 0x3c4
 800a54c:	4619      	mov	r1, r3
 800a54e:	4610      	mov	r0, r2
 800a550:	f7fe fcd6 	bl	8008f00 <USBD_LL_SetupStage>
}
 800a554:	bf00      	nop
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	460b      	mov	r3, r1
 800a566:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	@ 0x404
 800a56e:	78fa      	ldrb	r2, [r7, #3]
 800a570:	6879      	ldr	r1, [r7, #4]
 800a572:	4613      	mov	r3, r2
 800a574:	00db      	lsls	r3, r3, #3
 800a576:	1a9b      	subs	r3, r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	440b      	add	r3, r1
 800a57c:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	78fb      	ldrb	r3, [r7, #3]
 800a584:	4619      	mov	r1, r3
 800a586:	f7fe fd10 	bl	8008faa <USBD_LL_DataOutStage>
}
 800a58a:	bf00      	nop
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}

0800a592 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b082      	sub	sp, #8
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	460b      	mov	r3, r1
 800a59c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	@ 0x404
 800a5a4:	78fa      	ldrb	r2, [r7, #3]
 800a5a6:	6879      	ldr	r1, [r7, #4]
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	00db      	lsls	r3, r3, #3
 800a5ac:	1a9b      	subs	r3, r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	440b      	add	r3, r1
 800a5b2:	3348      	adds	r3, #72	@ 0x48
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	78fb      	ldrb	r3, [r7, #3]
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	f7fe fd59 	bl	8009070 <USBD_LL_DataInStage>
}
 800a5be:	bf00      	nop
 800a5c0:	3708      	adds	r7, #8
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}

0800a5c6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5c6:	b580      	push	{r7, lr}
 800a5c8:	b082      	sub	sp, #8
 800a5ca:	af00      	add	r7, sp, #0
 800a5cc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f7fe fe5d 	bl	8009294 <USBD_LL_SOF>
}
 800a5da:	bf00      	nop
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b084      	sub	sp, #16
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	2b02      	cmp	r3, #2
 800a5f4:	d001      	beq.n	800a5fa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a5f6:	f7f7 f94f 	bl	8001898 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a600:	7bfa      	ldrb	r2, [r7, #15]
 800a602:	4611      	mov	r1, r2
 800a604:	4618      	mov	r0, r3
 800a606:	f7fe fe0a 	bl	800921e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a610:	4618      	mov	r0, r3
 800a612:	f7fe fdc3 	bl	800919c <USBD_LL_Reset>
}
 800a616:	bf00      	nop
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
	...

0800a620 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	6812      	ldr	r2, [r2, #0]
 800a636:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a63a:	f043 0301 	orr.w	r3, r3, #1
 800a63e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a646:	4618      	mov	r0, r3
 800a648:	f7fe fdf9 	bl	800923e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6a1b      	ldr	r3, [r3, #32]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d005      	beq.n	800a660 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a654:	4b04      	ldr	r3, [pc, #16]	@ (800a668 <HAL_PCD_SuspendCallback+0x48>)
 800a656:	691b      	ldr	r3, [r3, #16]
 800a658:	4a03      	ldr	r2, [pc, #12]	@ (800a668 <HAL_PCD_SuspendCallback+0x48>)
 800a65a:	f043 0306 	orr.w	r3, r3, #6
 800a65e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a660:	bf00      	nop
 800a662:	3708      	adds	r7, #8
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}
 800a668:	e000ed00 	.word	0xe000ed00

0800a66c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b082      	sub	sp, #8
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	6812      	ldr	r2, [r2, #0]
 800a682:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a686:	f023 0301 	bic.w	r3, r3, #1
 800a68a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6a1b      	ldr	r3, [r3, #32]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d007      	beq.n	800a6a4 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a694:	4b08      	ldr	r3, [pc, #32]	@ (800a6b8 <HAL_PCD_ResumeCallback+0x4c>)
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	4a07      	ldr	r2, [pc, #28]	@ (800a6b8 <HAL_PCD_ResumeCallback+0x4c>)
 800a69a:	f023 0306 	bic.w	r3, r3, #6
 800a69e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800a6a0:	f000 fade 	bl	800ac60 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f7fe fddc 	bl	8009268 <USBD_LL_Resume>
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	e000ed00 	.word	0xe000ed00

0800a6bc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b082      	sub	sp, #8
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a6ce:	78fa      	ldrb	r2, [r7, #3]
 800a6d0:	4611      	mov	r1, r2
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fe fe05 	bl	80092e2 <USBD_LL_IsoOUTIncomplete>
}
 800a6d8:	bf00      	nop
 800a6da:	3708      	adds	r7, #8
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a6f2:	78fa      	ldrb	r2, [r7, #3]
 800a6f4:	4611      	mov	r1, r2
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f7fe fde6 	bl	80092c8 <USBD_LL_IsoINIncomplete>
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a712:	4618      	mov	r0, r3
 800a714:	f7fe fdf2 	bl	80092fc <USBD_LL_DevConnected>
}
 800a718:	bf00      	nop
 800a71a:	3708      	adds	r7, #8
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800a72e:	4618      	mov	r0, r3
 800a730:	f7fe fdef 	bl	8009312 <USBD_LL_DevDisconnected>
}
 800a734:	bf00      	nop
 800a736:	3708      	adds	r7, #8
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b082      	sub	sp, #8
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d13c      	bne.n	800a7c6 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a74c:	4a20      	ldr	r2, [pc, #128]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4a1e      	ldr	r2, [pc, #120]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a758:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a75c:	4b1c      	ldr	r3, [pc, #112]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a75e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a762:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800a764:	4b1a      	ldr	r3, [pc, #104]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a766:	2206      	movs	r2, #6
 800a768:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a76a:	4b19      	ldr	r3, [pc, #100]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a76c:	2202      	movs	r2, #2
 800a76e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a770:	4b17      	ldr	r3, [pc, #92]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a772:	2202      	movs	r2, #2
 800a774:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a776:	4b16      	ldr	r3, [pc, #88]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a778:	2200      	movs	r2, #0
 800a77a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a77c:	4b14      	ldr	r3, [pc, #80]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a77e:	2200      	movs	r2, #0
 800a780:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a782:	4b13      	ldr	r3, [pc, #76]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a784:	2200      	movs	r2, #0
 800a786:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800a788:	4b11      	ldr	r3, [pc, #68]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a78a:	2200      	movs	r2, #0
 800a78c:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a78e:	4b10      	ldr	r3, [pc, #64]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a790:	2200      	movs	r2, #0
 800a792:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a794:	4b0e      	ldr	r3, [pc, #56]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a796:	2200      	movs	r2, #0
 800a798:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a79a:	480d      	ldr	r0, [pc, #52]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a79c:	f7f9 f884 	bl	80038a8 <HAL_PCD_Init>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a7a6:	f7f7 f877 	bl	8001898 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a7aa:	2180      	movs	r1, #128	@ 0x80
 800a7ac:	4808      	ldr	r0, [pc, #32]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a7ae:	f7fa f8e6 	bl	800497e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a7b2:	2240      	movs	r2, #64	@ 0x40
 800a7b4:	2100      	movs	r1, #0
 800a7b6:	4806      	ldr	r0, [pc, #24]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a7b8:	f7fa f89a 	bl	80048f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7bc:	2280      	movs	r2, #128	@ 0x80
 800a7be:	2101      	movs	r1, #1
 800a7c0:	4803      	ldr	r0, [pc, #12]	@ (800a7d0 <USBD_LL_Init+0x94>)
 800a7c2:	f7fa f895 	bl	80048f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3708      	adds	r7, #8
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}
 800a7d0:	20001af8 	.word	0x20001af8

0800a7d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7f9 f980 	bl	8003af0 <HAL_PCD_Start>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a7f4:	7bbb      	ldrb	r3, [r7, #14]
 800a7f6:	2b03      	cmp	r3, #3
 800a7f8:	d816      	bhi.n	800a828 <USBD_LL_Start+0x54>
 800a7fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a800 <USBD_LL_Start+0x2c>)
 800a7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a800:	0800a811 	.word	0x0800a811
 800a804:	0800a817 	.word	0x0800a817
 800a808:	0800a81d 	.word	0x0800a81d
 800a80c:	0800a823 	.word	0x0800a823
    case HAL_OK :
      usb_status = USBD_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]
    break;
 800a814:	e00b      	b.n	800a82e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a816:	2303      	movs	r3, #3
 800a818:	73fb      	strb	r3, [r7, #15]
    break;
 800a81a:	e008      	b.n	800a82e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a81c:	2301      	movs	r3, #1
 800a81e:	73fb      	strb	r3, [r7, #15]
    break;
 800a820:	e005      	b.n	800a82e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a822:	2303      	movs	r3, #3
 800a824:	73fb      	strb	r3, [r7, #15]
    break;
 800a826:	e002      	b.n	800a82e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800a828:	2303      	movs	r3, #3
 800a82a:	73fb      	strb	r3, [r7, #15]
    break;
 800a82c:	bf00      	nop
  }
  return usb_status;
 800a82e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a830:	4618      	mov	r0, r3
 800a832:	3710      	adds	r7, #16
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}

0800a838 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	4608      	mov	r0, r1
 800a842:	4611      	mov	r1, r2
 800a844:	461a      	mov	r2, r3
 800a846:	4603      	mov	r3, r0
 800a848:	70fb      	strb	r3, [r7, #3]
 800a84a:	460b      	mov	r3, r1
 800a84c:	70bb      	strb	r3, [r7, #2]
 800a84e:	4613      	mov	r3, r2
 800a850:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a852:	2300      	movs	r3, #0
 800a854:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a856:	2300      	movs	r3, #0
 800a858:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a860:	78bb      	ldrb	r3, [r7, #2]
 800a862:	883a      	ldrh	r2, [r7, #0]
 800a864:	78f9      	ldrb	r1, [r7, #3]
 800a866:	f7f9 fd3b 	bl	80042e0 <HAL_PCD_EP_Open>
 800a86a:	4603      	mov	r3, r0
 800a86c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a86e:	7bbb      	ldrb	r3, [r7, #14]
 800a870:	2b03      	cmp	r3, #3
 800a872:	d817      	bhi.n	800a8a4 <USBD_LL_OpenEP+0x6c>
 800a874:	a201      	add	r2, pc, #4	@ (adr r2, 800a87c <USBD_LL_OpenEP+0x44>)
 800a876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a87a:	bf00      	nop
 800a87c:	0800a88d 	.word	0x0800a88d
 800a880:	0800a893 	.word	0x0800a893
 800a884:	0800a899 	.word	0x0800a899
 800a888:	0800a89f 	.word	0x0800a89f
    case HAL_OK :
      usb_status = USBD_OK;
 800a88c:	2300      	movs	r3, #0
 800a88e:	73fb      	strb	r3, [r7, #15]
    break;
 800a890:	e00b      	b.n	800a8aa <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a892:	2303      	movs	r3, #3
 800a894:	73fb      	strb	r3, [r7, #15]
    break;
 800a896:	e008      	b.n	800a8aa <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a898:	2301      	movs	r3, #1
 800a89a:	73fb      	strb	r3, [r7, #15]
    break;
 800a89c:	e005      	b.n	800a8aa <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a89e:	2303      	movs	r3, #3
 800a8a0:	73fb      	strb	r3, [r7, #15]
    break;
 800a8a2:	e002      	b.n	800a8aa <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	73fb      	strb	r3, [r7, #15]
    break;
 800a8a8:	bf00      	nop
  }
  return usb_status;
 800a8aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3710      	adds	r7, #16
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b084      	sub	sp, #16
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	460b      	mov	r3, r1
 800a8be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a8ce:	78fa      	ldrb	r2, [r7, #3]
 800a8d0:	4611      	mov	r1, r2
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7f9 fd6c 	bl	80043b0 <HAL_PCD_EP_Close>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
 800a8de:	2b03      	cmp	r3, #3
 800a8e0:	d816      	bhi.n	800a910 <USBD_LL_CloseEP+0x5c>
 800a8e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e8 <USBD_LL_CloseEP+0x34>)
 800a8e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e8:	0800a8f9 	.word	0x0800a8f9
 800a8ec:	0800a8ff 	.word	0x0800a8ff
 800a8f0:	0800a905 	.word	0x0800a905
 800a8f4:	0800a90b 	.word	0x0800a90b
    case HAL_OK :
      usb_status = USBD_OK;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	73fb      	strb	r3, [r7, #15]
    break;
 800a8fc:	e00b      	b.n	800a916 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a8fe:	2303      	movs	r3, #3
 800a900:	73fb      	strb	r3, [r7, #15]
    break;
 800a902:	e008      	b.n	800a916 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a904:	2301      	movs	r3, #1
 800a906:	73fb      	strb	r3, [r7, #15]
    break;
 800a908:	e005      	b.n	800a916 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a90a:	2303      	movs	r3, #3
 800a90c:	73fb      	strb	r3, [r7, #15]
    break;
 800a90e:	e002      	b.n	800a916 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800a910:	2303      	movs	r3, #3
 800a912:	73fb      	strb	r3, [r7, #15]
    break;
 800a914:	bf00      	nop
  }
  return usb_status;
 800a916:	7bfb      	ldrb	r3, [r7, #15]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b084      	sub	sp, #16
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	460b      	mov	r3, r1
 800a92a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a92c:	2300      	movs	r3, #0
 800a92e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a930:	2300      	movs	r3, #0
 800a932:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a93a:	78fa      	ldrb	r2, [r7, #3]
 800a93c:	4611      	mov	r1, r2
 800a93e:	4618      	mov	r0, r3
 800a940:	f7f9 fe13 	bl	800456a <HAL_PCD_EP_SetStall>
 800a944:	4603      	mov	r3, r0
 800a946:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a948:	7bbb      	ldrb	r3, [r7, #14]
 800a94a:	2b03      	cmp	r3, #3
 800a94c:	d816      	bhi.n	800a97c <USBD_LL_StallEP+0x5c>
 800a94e:	a201      	add	r2, pc, #4	@ (adr r2, 800a954 <USBD_LL_StallEP+0x34>)
 800a950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a954:	0800a965 	.word	0x0800a965
 800a958:	0800a96b 	.word	0x0800a96b
 800a95c:	0800a971 	.word	0x0800a971
 800a960:	0800a977 	.word	0x0800a977
    case HAL_OK :
      usb_status = USBD_OK;
 800a964:	2300      	movs	r3, #0
 800a966:	73fb      	strb	r3, [r7, #15]
    break;
 800a968:	e00b      	b.n	800a982 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a96a:	2303      	movs	r3, #3
 800a96c:	73fb      	strb	r3, [r7, #15]
    break;
 800a96e:	e008      	b.n	800a982 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a970:	2301      	movs	r3, #1
 800a972:	73fb      	strb	r3, [r7, #15]
    break;
 800a974:	e005      	b.n	800a982 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a976:	2303      	movs	r3, #3
 800a978:	73fb      	strb	r3, [r7, #15]
    break;
 800a97a:	e002      	b.n	800a982 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800a97c:	2303      	movs	r3, #3
 800a97e:	73fb      	strb	r3, [r7, #15]
    break;
 800a980:	bf00      	nop
  }
  return usb_status;
 800a982:	7bfb      	ldrb	r3, [r7, #15]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3710      	adds	r7, #16
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b084      	sub	sp, #16
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	460b      	mov	r3, r1
 800a996:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a998:	2300      	movs	r3, #0
 800a99a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a9a6:	78fa      	ldrb	r2, [r7, #3]
 800a9a8:	4611      	mov	r1, r2
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f7f9 fe3f 	bl	800462e <HAL_PCD_EP_ClrStall>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800a9b4:	7bbb      	ldrb	r3, [r7, #14]
 800a9b6:	2b03      	cmp	r3, #3
 800a9b8:	d816      	bhi.n	800a9e8 <USBD_LL_ClearStallEP+0x5c>
 800a9ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a9c0 <USBD_LL_ClearStallEP+0x34>)
 800a9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c0:	0800a9d1 	.word	0x0800a9d1
 800a9c4:	0800a9d7 	.word	0x0800a9d7
 800a9c8:	0800a9dd 	.word	0x0800a9dd
 800a9cc:	0800a9e3 	.word	0x0800a9e3
    case HAL_OK :
      usb_status = USBD_OK;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a9d4:	e00b      	b.n	800a9ee <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	73fb      	strb	r3, [r7, #15]
    break;
 800a9da:	e008      	b.n	800a9ee <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e0:	e005      	b.n	800a9ee <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a9e2:	2303      	movs	r3, #3
 800a9e4:	73fb      	strb	r3, [r7, #15]
    break;
 800a9e6:	e002      	b.n	800a9ee <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800a9e8:	2303      	movs	r3, #3
 800a9ea:	73fb      	strb	r3, [r7, #15]
    break;
 800a9ec:	bf00      	nop
  }
  return usb_status;
 800a9ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}

0800a9f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	460b      	mov	r3, r1
 800aa02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800aa0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	da0b      	bge.n	800aa2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa14:	78fb      	ldrb	r3, [r7, #3]
 800aa16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa1a:	68f9      	ldr	r1, [r7, #12]
 800aa1c:	4613      	mov	r3, r2
 800aa1e:	00db      	lsls	r3, r3, #3
 800aa20:	1a9b      	subs	r3, r3, r2
 800aa22:	009b      	lsls	r3, r3, #2
 800aa24:	440b      	add	r3, r1
 800aa26:	333e      	adds	r3, #62	@ 0x3e
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	e00b      	b.n	800aa44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aa2c:	78fb      	ldrb	r3, [r7, #3]
 800aa2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa32:	68f9      	ldr	r1, [r7, #12]
 800aa34:	4613      	mov	r3, r2
 800aa36:	00db      	lsls	r3, r3, #3
 800aa38:	1a9b      	subs	r3, r3, r2
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	440b      	add	r3, r1
 800aa3e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800aa42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3714      	adds	r7, #20
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b084      	sub	sp, #16
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	460b      	mov	r3, r1
 800aa5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa60:	2300      	movs	r3, #0
 800aa62:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800aa6a:	78fa      	ldrb	r2, [r7, #3]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7f9 fc11 	bl	8004296 <HAL_PCD_SetAddress>
 800aa74:	4603      	mov	r3, r0
 800aa76:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800aa78:	7bbb      	ldrb	r3, [r7, #14]
 800aa7a:	2b03      	cmp	r3, #3
 800aa7c:	d816      	bhi.n	800aaac <USBD_LL_SetUSBAddress+0x5c>
 800aa7e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa84 <USBD_LL_SetUSBAddress+0x34>)
 800aa80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa84:	0800aa95 	.word	0x0800aa95
 800aa88:	0800aa9b 	.word	0x0800aa9b
 800aa8c:	0800aaa1 	.word	0x0800aaa1
 800aa90:	0800aaa7 	.word	0x0800aaa7
    case HAL_OK :
      usb_status = USBD_OK;
 800aa94:	2300      	movs	r3, #0
 800aa96:	73fb      	strb	r3, [r7, #15]
    break;
 800aa98:	e00b      	b.n	800aab2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aa9a:	2303      	movs	r3, #3
 800aa9c:	73fb      	strb	r3, [r7, #15]
    break;
 800aa9e:	e008      	b.n	800aab2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	73fb      	strb	r3, [r7, #15]
    break;
 800aaa4:	e005      	b.n	800aab2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aaa6:	2303      	movs	r3, #3
 800aaa8:	73fb      	strb	r3, [r7, #15]
    break;
 800aaaa:	e002      	b.n	800aab2 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800aaac:	2303      	movs	r3, #3
 800aaae:	73fb      	strb	r3, [r7, #15]
    break;
 800aab0:	bf00      	nop
  }
  return usb_status;
 800aab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3710      	adds	r7, #16
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b086      	sub	sp, #24
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	607a      	str	r2, [r7, #4]
 800aac6:	603b      	str	r3, [r7, #0]
 800aac8:	460b      	mov	r3, r1
 800aaca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aacc:	2300      	movs	r3, #0
 800aace:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aad0:	2300      	movs	r3, #0
 800aad2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800aada:	7af9      	ldrb	r1, [r7, #11]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	f7f9 fd06 	bl	80044f0 <HAL_PCD_EP_Transmit>
 800aae4:	4603      	mov	r3, r0
 800aae6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800aae8:	7dbb      	ldrb	r3, [r7, #22]
 800aaea:	2b03      	cmp	r3, #3
 800aaec:	d816      	bhi.n	800ab1c <USBD_LL_Transmit+0x60>
 800aaee:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf4 <USBD_LL_Transmit+0x38>)
 800aaf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf4:	0800ab05 	.word	0x0800ab05
 800aaf8:	0800ab0b 	.word	0x0800ab0b
 800aafc:	0800ab11 	.word	0x0800ab11
 800ab00:	0800ab17 	.word	0x0800ab17
    case HAL_OK :
      usb_status = USBD_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	75fb      	strb	r3, [r7, #23]
    break;
 800ab08:	e00b      	b.n	800ab22 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab0a:	2303      	movs	r3, #3
 800ab0c:	75fb      	strb	r3, [r7, #23]
    break;
 800ab0e:	e008      	b.n	800ab22 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab10:	2301      	movs	r3, #1
 800ab12:	75fb      	strb	r3, [r7, #23]
    break;
 800ab14:	e005      	b.n	800ab22 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab16:	2303      	movs	r3, #3
 800ab18:	75fb      	strb	r3, [r7, #23]
    break;
 800ab1a:	e002      	b.n	800ab22 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800ab1c:	2303      	movs	r3, #3
 800ab1e:	75fb      	strb	r3, [r7, #23]
    break;
 800ab20:	bf00      	nop
  }
  return usb_status;
 800ab22:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3718      	adds	r7, #24
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b086      	sub	sp, #24
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	607a      	str	r2, [r7, #4]
 800ab36:	603b      	str	r3, [r7, #0]
 800ab38:	460b      	mov	r3, r1
 800ab3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab40:	2300      	movs	r3, #0
 800ab42:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ab4a:	7af9      	ldrb	r1, [r7, #11]
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	f7f9 fc78 	bl	8004444 <HAL_PCD_EP_Receive>
 800ab54:	4603      	mov	r3, r0
 800ab56:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800ab58:	7dbb      	ldrb	r3, [r7, #22]
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d816      	bhi.n	800ab8c <USBD_LL_PrepareReceive+0x60>
 800ab5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ab64 <USBD_LL_PrepareReceive+0x38>)
 800ab60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab64:	0800ab75 	.word	0x0800ab75
 800ab68:	0800ab7b 	.word	0x0800ab7b
 800ab6c:	0800ab81 	.word	0x0800ab81
 800ab70:	0800ab87 	.word	0x0800ab87
    case HAL_OK :
      usb_status = USBD_OK;
 800ab74:	2300      	movs	r3, #0
 800ab76:	75fb      	strb	r3, [r7, #23]
    break;
 800ab78:	e00b      	b.n	800ab92 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab7a:	2303      	movs	r3, #3
 800ab7c:	75fb      	strb	r3, [r7, #23]
    break;
 800ab7e:	e008      	b.n	800ab92 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab80:	2301      	movs	r3, #1
 800ab82:	75fb      	strb	r3, [r7, #23]
    break;
 800ab84:	e005      	b.n	800ab92 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab86:	2303      	movs	r3, #3
 800ab88:	75fb      	strb	r3, [r7, #23]
    break;
 800ab8a:	e002      	b.n	800ab92 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	75fb      	strb	r3, [r7, #23]
    break;
 800ab90:	bf00      	nop
  }
  return usb_status;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3718      	adds	r7, #24
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	460b      	mov	r3, r1
 800aba6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800abae:	78fa      	ldrb	r2, [r7, #3]
 800abb0:	4611      	mov	r1, r2
 800abb2:	4618      	mov	r0, r3
 800abb4:	f7f9 fc84 	bl	80044c0 <HAL_PCD_EP_GetRxCount>
 800abb8:	4603      	mov	r3, r0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3708      	adds	r7, #8
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
	...

0800abc4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d002      	beq.n	800abdc <HAL_PCDEx_LPM_Callback+0x18>
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d01f      	beq.n	800ac1a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800abda:	e03b      	b.n	800ac54 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	6a1b      	ldr	r3, [r3, #32]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d007      	beq.n	800abf4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800abe4:	f000 f83c 	bl	800ac60 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800abe8:	4b1c      	ldr	r3, [pc, #112]	@ (800ac5c <HAL_PCDEx_LPM_Callback+0x98>)
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	4a1b      	ldr	r2, [pc, #108]	@ (800ac5c <HAL_PCDEx_LPM_Callback+0x98>)
 800abee:	f023 0306 	bic.w	r3, r3, #6
 800abf2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	6812      	ldr	r2, [r2, #0]
 800ac02:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac06:	f023 0301 	bic.w	r3, r3, #1
 800ac0a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7fe fb28 	bl	8009268 <USBD_LL_Resume>
    break;
 800ac18:	e01c      	b.n	800ac54 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	6812      	ldr	r2, [r2, #0]
 800ac28:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac2c:	f043 0301 	orr.w	r3, r3, #1
 800ac30:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7fe fb00 	bl	800923e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6a1b      	ldr	r3, [r3, #32]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d005      	beq.n	800ac52 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac46:	4b05      	ldr	r3, [pc, #20]	@ (800ac5c <HAL_PCDEx_LPM_Callback+0x98>)
 800ac48:	691b      	ldr	r3, [r3, #16]
 800ac4a:	4a04      	ldr	r2, [pc, #16]	@ (800ac5c <HAL_PCDEx_LPM_Callback+0x98>)
 800ac4c:	f043 0306 	orr.w	r3, r3, #6
 800ac50:	6113      	str	r3, [r2, #16]
    break;
 800ac52:	bf00      	nop
}
 800ac54:	bf00      	nop
 800ac56:	3708      	adds	r7, #8
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	e000ed00 	.word	0xe000ed00

0800ac60 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ac64:	f7f6 fccc 	bl	8001600 <SystemClock_Config>
}
 800ac68:	bf00      	nop
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <malloc>:
 800ac6c:	4b02      	ldr	r3, [pc, #8]	@ (800ac78 <malloc+0xc>)
 800ac6e:	4601      	mov	r1, r0
 800ac70:	6818      	ldr	r0, [r3, #0]
 800ac72:	f000 b82d 	b.w	800acd0 <_malloc_r>
 800ac76:	bf00      	nop
 800ac78:	20000238 	.word	0x20000238

0800ac7c <free>:
 800ac7c:	4b02      	ldr	r3, [pc, #8]	@ (800ac88 <free+0xc>)
 800ac7e:	4601      	mov	r1, r0
 800ac80:	6818      	ldr	r0, [r3, #0]
 800ac82:	f002 b831 	b.w	800cce8 <_free_r>
 800ac86:	bf00      	nop
 800ac88:	20000238 	.word	0x20000238

0800ac8c <sbrk_aligned>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	4e0f      	ldr	r6, [pc, #60]	@ (800accc <sbrk_aligned+0x40>)
 800ac90:	460c      	mov	r4, r1
 800ac92:	6831      	ldr	r1, [r6, #0]
 800ac94:	4605      	mov	r5, r0
 800ac96:	b911      	cbnz	r1, 800ac9e <sbrk_aligned+0x12>
 800ac98:	f001 f976 	bl	800bf88 <_sbrk_r>
 800ac9c:	6030      	str	r0, [r6, #0]
 800ac9e:	4621      	mov	r1, r4
 800aca0:	4628      	mov	r0, r5
 800aca2:	f001 f971 	bl	800bf88 <_sbrk_r>
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	d103      	bne.n	800acb2 <sbrk_aligned+0x26>
 800acaa:	f04f 34ff 	mov.w	r4, #4294967295
 800acae:	4620      	mov	r0, r4
 800acb0:	bd70      	pop	{r4, r5, r6, pc}
 800acb2:	1cc4      	adds	r4, r0, #3
 800acb4:	f024 0403 	bic.w	r4, r4, #3
 800acb8:	42a0      	cmp	r0, r4
 800acba:	d0f8      	beq.n	800acae <sbrk_aligned+0x22>
 800acbc:	1a21      	subs	r1, r4, r0
 800acbe:	4628      	mov	r0, r5
 800acc0:	f001 f962 	bl	800bf88 <_sbrk_r>
 800acc4:	3001      	adds	r0, #1
 800acc6:	d1f2      	bne.n	800acae <sbrk_aligned+0x22>
 800acc8:	e7ef      	b.n	800acaa <sbrk_aligned+0x1e>
 800acca:	bf00      	nop
 800accc:	20001f00 	.word	0x20001f00

0800acd0 <_malloc_r>:
 800acd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acd4:	1ccd      	adds	r5, r1, #3
 800acd6:	f025 0503 	bic.w	r5, r5, #3
 800acda:	3508      	adds	r5, #8
 800acdc:	2d0c      	cmp	r5, #12
 800acde:	bf38      	it	cc
 800ace0:	250c      	movcc	r5, #12
 800ace2:	2d00      	cmp	r5, #0
 800ace4:	4606      	mov	r6, r0
 800ace6:	db01      	blt.n	800acec <_malloc_r+0x1c>
 800ace8:	42a9      	cmp	r1, r5
 800acea:	d904      	bls.n	800acf6 <_malloc_r+0x26>
 800acec:	230c      	movs	r3, #12
 800acee:	6033      	str	r3, [r6, #0]
 800acf0:	2000      	movs	r0, #0
 800acf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800adcc <_malloc_r+0xfc>
 800acfa:	f000 f869 	bl	800add0 <__malloc_lock>
 800acfe:	f8d8 3000 	ldr.w	r3, [r8]
 800ad02:	461c      	mov	r4, r3
 800ad04:	bb44      	cbnz	r4, 800ad58 <_malloc_r+0x88>
 800ad06:	4629      	mov	r1, r5
 800ad08:	4630      	mov	r0, r6
 800ad0a:	f7ff ffbf 	bl	800ac8c <sbrk_aligned>
 800ad0e:	1c43      	adds	r3, r0, #1
 800ad10:	4604      	mov	r4, r0
 800ad12:	d158      	bne.n	800adc6 <_malloc_r+0xf6>
 800ad14:	f8d8 4000 	ldr.w	r4, [r8]
 800ad18:	4627      	mov	r7, r4
 800ad1a:	2f00      	cmp	r7, #0
 800ad1c:	d143      	bne.n	800ada6 <_malloc_r+0xd6>
 800ad1e:	2c00      	cmp	r4, #0
 800ad20:	d04b      	beq.n	800adba <_malloc_r+0xea>
 800ad22:	6823      	ldr	r3, [r4, #0]
 800ad24:	4639      	mov	r1, r7
 800ad26:	4630      	mov	r0, r6
 800ad28:	eb04 0903 	add.w	r9, r4, r3
 800ad2c:	f001 f92c 	bl	800bf88 <_sbrk_r>
 800ad30:	4581      	cmp	r9, r0
 800ad32:	d142      	bne.n	800adba <_malloc_r+0xea>
 800ad34:	6821      	ldr	r1, [r4, #0]
 800ad36:	1a6d      	subs	r5, r5, r1
 800ad38:	4629      	mov	r1, r5
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ffa6 	bl	800ac8c <sbrk_aligned>
 800ad40:	3001      	adds	r0, #1
 800ad42:	d03a      	beq.n	800adba <_malloc_r+0xea>
 800ad44:	6823      	ldr	r3, [r4, #0]
 800ad46:	442b      	add	r3, r5
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4e:	685a      	ldr	r2, [r3, #4]
 800ad50:	bb62      	cbnz	r2, 800adac <_malloc_r+0xdc>
 800ad52:	f8c8 7000 	str.w	r7, [r8]
 800ad56:	e00f      	b.n	800ad78 <_malloc_r+0xa8>
 800ad58:	6822      	ldr	r2, [r4, #0]
 800ad5a:	1b52      	subs	r2, r2, r5
 800ad5c:	d420      	bmi.n	800ada0 <_malloc_r+0xd0>
 800ad5e:	2a0b      	cmp	r2, #11
 800ad60:	d917      	bls.n	800ad92 <_malloc_r+0xc2>
 800ad62:	1961      	adds	r1, r4, r5
 800ad64:	42a3      	cmp	r3, r4
 800ad66:	6025      	str	r5, [r4, #0]
 800ad68:	bf18      	it	ne
 800ad6a:	6059      	strne	r1, [r3, #4]
 800ad6c:	6863      	ldr	r3, [r4, #4]
 800ad6e:	bf08      	it	eq
 800ad70:	f8c8 1000 	streq.w	r1, [r8]
 800ad74:	5162      	str	r2, [r4, r5]
 800ad76:	604b      	str	r3, [r1, #4]
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f000 f82f 	bl	800addc <__malloc_unlock>
 800ad7e:	f104 000b 	add.w	r0, r4, #11
 800ad82:	1d23      	adds	r3, r4, #4
 800ad84:	f020 0007 	bic.w	r0, r0, #7
 800ad88:	1ac2      	subs	r2, r0, r3
 800ad8a:	bf1c      	itt	ne
 800ad8c:	1a1b      	subne	r3, r3, r0
 800ad8e:	50a3      	strne	r3, [r4, r2]
 800ad90:	e7af      	b.n	800acf2 <_malloc_r+0x22>
 800ad92:	6862      	ldr	r2, [r4, #4]
 800ad94:	42a3      	cmp	r3, r4
 800ad96:	bf0c      	ite	eq
 800ad98:	f8c8 2000 	streq.w	r2, [r8]
 800ad9c:	605a      	strne	r2, [r3, #4]
 800ad9e:	e7eb      	b.n	800ad78 <_malloc_r+0xa8>
 800ada0:	4623      	mov	r3, r4
 800ada2:	6864      	ldr	r4, [r4, #4]
 800ada4:	e7ae      	b.n	800ad04 <_malloc_r+0x34>
 800ada6:	463c      	mov	r4, r7
 800ada8:	687f      	ldr	r7, [r7, #4]
 800adaa:	e7b6      	b.n	800ad1a <_malloc_r+0x4a>
 800adac:	461a      	mov	r2, r3
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	42a3      	cmp	r3, r4
 800adb2:	d1fb      	bne.n	800adac <_malloc_r+0xdc>
 800adb4:	2300      	movs	r3, #0
 800adb6:	6053      	str	r3, [r2, #4]
 800adb8:	e7de      	b.n	800ad78 <_malloc_r+0xa8>
 800adba:	230c      	movs	r3, #12
 800adbc:	6033      	str	r3, [r6, #0]
 800adbe:	4630      	mov	r0, r6
 800adc0:	f000 f80c 	bl	800addc <__malloc_unlock>
 800adc4:	e794      	b.n	800acf0 <_malloc_r+0x20>
 800adc6:	6005      	str	r5, [r0, #0]
 800adc8:	e7d6      	b.n	800ad78 <_malloc_r+0xa8>
 800adca:	bf00      	nop
 800adcc:	20001f04 	.word	0x20001f04

0800add0 <__malloc_lock>:
 800add0:	4801      	ldr	r0, [pc, #4]	@ (800add8 <__malloc_lock+0x8>)
 800add2:	f001 b926 	b.w	800c022 <__retarget_lock_acquire_recursive>
 800add6:	bf00      	nop
 800add8:	20002048 	.word	0x20002048

0800addc <__malloc_unlock>:
 800addc:	4801      	ldr	r0, [pc, #4]	@ (800ade4 <__malloc_unlock+0x8>)
 800adde:	f001 b921 	b.w	800c024 <__retarget_lock_release_recursive>
 800ade2:	bf00      	nop
 800ade4:	20002048 	.word	0x20002048

0800ade8 <__cvt>:
 800ade8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adec:	ec57 6b10 	vmov	r6, r7, d0
 800adf0:	2f00      	cmp	r7, #0
 800adf2:	460c      	mov	r4, r1
 800adf4:	4619      	mov	r1, r3
 800adf6:	463b      	mov	r3, r7
 800adf8:	bfbb      	ittet	lt
 800adfa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800adfe:	461f      	movlt	r7, r3
 800ae00:	2300      	movge	r3, #0
 800ae02:	232d      	movlt	r3, #45	@ 0x2d
 800ae04:	700b      	strb	r3, [r1, #0]
 800ae06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ae0c:	4691      	mov	r9, r2
 800ae0e:	f023 0820 	bic.w	r8, r3, #32
 800ae12:	bfbc      	itt	lt
 800ae14:	4632      	movlt	r2, r6
 800ae16:	4616      	movlt	r6, r2
 800ae18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae1c:	d005      	beq.n	800ae2a <__cvt+0x42>
 800ae1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ae22:	d100      	bne.n	800ae26 <__cvt+0x3e>
 800ae24:	3401      	adds	r4, #1
 800ae26:	2102      	movs	r1, #2
 800ae28:	e000      	b.n	800ae2c <__cvt+0x44>
 800ae2a:	2103      	movs	r1, #3
 800ae2c:	ab03      	add	r3, sp, #12
 800ae2e:	9301      	str	r3, [sp, #4]
 800ae30:	ab02      	add	r3, sp, #8
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	ec47 6b10 	vmov	d0, r6, r7
 800ae38:	4653      	mov	r3, sl
 800ae3a:	4622      	mov	r2, r4
 800ae3c:	f001 f984 	bl	800c148 <_dtoa_r>
 800ae40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ae44:	4605      	mov	r5, r0
 800ae46:	d119      	bne.n	800ae7c <__cvt+0x94>
 800ae48:	f019 0f01 	tst.w	r9, #1
 800ae4c:	d00e      	beq.n	800ae6c <__cvt+0x84>
 800ae4e:	eb00 0904 	add.w	r9, r0, r4
 800ae52:	2200      	movs	r2, #0
 800ae54:	2300      	movs	r3, #0
 800ae56:	4630      	mov	r0, r6
 800ae58:	4639      	mov	r1, r7
 800ae5a:	f7f5 fe35 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae5e:	b108      	cbz	r0, 800ae64 <__cvt+0x7c>
 800ae60:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae64:	2230      	movs	r2, #48	@ 0x30
 800ae66:	9b03      	ldr	r3, [sp, #12]
 800ae68:	454b      	cmp	r3, r9
 800ae6a:	d31e      	bcc.n	800aeaa <__cvt+0xc2>
 800ae6c:	9b03      	ldr	r3, [sp, #12]
 800ae6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae70:	1b5b      	subs	r3, r3, r5
 800ae72:	4628      	mov	r0, r5
 800ae74:	6013      	str	r3, [r2, #0]
 800ae76:	b004      	add	sp, #16
 800ae78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae80:	eb00 0904 	add.w	r9, r0, r4
 800ae84:	d1e5      	bne.n	800ae52 <__cvt+0x6a>
 800ae86:	7803      	ldrb	r3, [r0, #0]
 800ae88:	2b30      	cmp	r3, #48	@ 0x30
 800ae8a:	d10a      	bne.n	800aea2 <__cvt+0xba>
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	2300      	movs	r3, #0
 800ae90:	4630      	mov	r0, r6
 800ae92:	4639      	mov	r1, r7
 800ae94:	f7f5 fe18 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae98:	b918      	cbnz	r0, 800aea2 <__cvt+0xba>
 800ae9a:	f1c4 0401 	rsb	r4, r4, #1
 800ae9e:	f8ca 4000 	str.w	r4, [sl]
 800aea2:	f8da 3000 	ldr.w	r3, [sl]
 800aea6:	4499      	add	r9, r3
 800aea8:	e7d3      	b.n	800ae52 <__cvt+0x6a>
 800aeaa:	1c59      	adds	r1, r3, #1
 800aeac:	9103      	str	r1, [sp, #12]
 800aeae:	701a      	strb	r2, [r3, #0]
 800aeb0:	e7d9      	b.n	800ae66 <__cvt+0x7e>

0800aeb2 <__exponent>:
 800aeb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aeb4:	2900      	cmp	r1, #0
 800aeb6:	bfba      	itte	lt
 800aeb8:	4249      	neglt	r1, r1
 800aeba:	232d      	movlt	r3, #45	@ 0x2d
 800aebc:	232b      	movge	r3, #43	@ 0x2b
 800aebe:	2909      	cmp	r1, #9
 800aec0:	7002      	strb	r2, [r0, #0]
 800aec2:	7043      	strb	r3, [r0, #1]
 800aec4:	dd29      	ble.n	800af1a <__exponent+0x68>
 800aec6:	f10d 0307 	add.w	r3, sp, #7
 800aeca:	461d      	mov	r5, r3
 800aecc:	270a      	movs	r7, #10
 800aece:	461a      	mov	r2, r3
 800aed0:	fbb1 f6f7 	udiv	r6, r1, r7
 800aed4:	fb07 1416 	mls	r4, r7, r6, r1
 800aed8:	3430      	adds	r4, #48	@ 0x30
 800aeda:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aede:	460c      	mov	r4, r1
 800aee0:	2c63      	cmp	r4, #99	@ 0x63
 800aee2:	f103 33ff 	add.w	r3, r3, #4294967295
 800aee6:	4631      	mov	r1, r6
 800aee8:	dcf1      	bgt.n	800aece <__exponent+0x1c>
 800aeea:	3130      	adds	r1, #48	@ 0x30
 800aeec:	1e94      	subs	r4, r2, #2
 800aeee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aef2:	1c41      	adds	r1, r0, #1
 800aef4:	4623      	mov	r3, r4
 800aef6:	42ab      	cmp	r3, r5
 800aef8:	d30a      	bcc.n	800af10 <__exponent+0x5e>
 800aefa:	f10d 0309 	add.w	r3, sp, #9
 800aefe:	1a9b      	subs	r3, r3, r2
 800af00:	42ac      	cmp	r4, r5
 800af02:	bf88      	it	hi
 800af04:	2300      	movhi	r3, #0
 800af06:	3302      	adds	r3, #2
 800af08:	4403      	add	r3, r0
 800af0a:	1a18      	subs	r0, r3, r0
 800af0c:	b003      	add	sp, #12
 800af0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af10:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af14:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af18:	e7ed      	b.n	800aef6 <__exponent+0x44>
 800af1a:	2330      	movs	r3, #48	@ 0x30
 800af1c:	3130      	adds	r1, #48	@ 0x30
 800af1e:	7083      	strb	r3, [r0, #2]
 800af20:	70c1      	strb	r1, [r0, #3]
 800af22:	1d03      	adds	r3, r0, #4
 800af24:	e7f1      	b.n	800af0a <__exponent+0x58>
	...

0800af28 <_printf_float>:
 800af28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af2c:	b08d      	sub	sp, #52	@ 0x34
 800af2e:	460c      	mov	r4, r1
 800af30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800af34:	4616      	mov	r6, r2
 800af36:	461f      	mov	r7, r3
 800af38:	4605      	mov	r5, r0
 800af3a:	f000 ffed 	bl	800bf18 <_localeconv_r>
 800af3e:	6803      	ldr	r3, [r0, #0]
 800af40:	9304      	str	r3, [sp, #16]
 800af42:	4618      	mov	r0, r3
 800af44:	f7f5 f994 	bl	8000270 <strlen>
 800af48:	2300      	movs	r3, #0
 800af4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800af4c:	f8d8 3000 	ldr.w	r3, [r8]
 800af50:	9005      	str	r0, [sp, #20]
 800af52:	3307      	adds	r3, #7
 800af54:	f023 0307 	bic.w	r3, r3, #7
 800af58:	f103 0208 	add.w	r2, r3, #8
 800af5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af60:	f8d4 b000 	ldr.w	fp, [r4]
 800af64:	f8c8 2000 	str.w	r2, [r8]
 800af68:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800af70:	9307      	str	r3, [sp, #28]
 800af72:	f8cd 8018 	str.w	r8, [sp, #24]
 800af76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800af7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af7e:	4b9c      	ldr	r3, [pc, #624]	@ (800b1f0 <_printf_float+0x2c8>)
 800af80:	f04f 32ff 	mov.w	r2, #4294967295
 800af84:	f7f5 fdd2 	bl	8000b2c <__aeabi_dcmpun>
 800af88:	bb70      	cbnz	r0, 800afe8 <_printf_float+0xc0>
 800af8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af8e:	4b98      	ldr	r3, [pc, #608]	@ (800b1f0 <_printf_float+0x2c8>)
 800af90:	f04f 32ff 	mov.w	r2, #4294967295
 800af94:	f7f5 fdac 	bl	8000af0 <__aeabi_dcmple>
 800af98:	bb30      	cbnz	r0, 800afe8 <_printf_float+0xc0>
 800af9a:	2200      	movs	r2, #0
 800af9c:	2300      	movs	r3, #0
 800af9e:	4640      	mov	r0, r8
 800afa0:	4649      	mov	r1, r9
 800afa2:	f7f5 fd9b 	bl	8000adc <__aeabi_dcmplt>
 800afa6:	b110      	cbz	r0, 800afae <_printf_float+0x86>
 800afa8:	232d      	movs	r3, #45	@ 0x2d
 800afaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afae:	4a91      	ldr	r2, [pc, #580]	@ (800b1f4 <_printf_float+0x2cc>)
 800afb0:	4b91      	ldr	r3, [pc, #580]	@ (800b1f8 <_printf_float+0x2d0>)
 800afb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800afb6:	bf8c      	ite	hi
 800afb8:	4690      	movhi	r8, r2
 800afba:	4698      	movls	r8, r3
 800afbc:	2303      	movs	r3, #3
 800afbe:	6123      	str	r3, [r4, #16]
 800afc0:	f02b 0304 	bic.w	r3, fp, #4
 800afc4:	6023      	str	r3, [r4, #0]
 800afc6:	f04f 0900 	mov.w	r9, #0
 800afca:	9700      	str	r7, [sp, #0]
 800afcc:	4633      	mov	r3, r6
 800afce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800afd0:	4621      	mov	r1, r4
 800afd2:	4628      	mov	r0, r5
 800afd4:	f000 f9d2 	bl	800b37c <_printf_common>
 800afd8:	3001      	adds	r0, #1
 800afda:	f040 808d 	bne.w	800b0f8 <_printf_float+0x1d0>
 800afde:	f04f 30ff 	mov.w	r0, #4294967295
 800afe2:	b00d      	add	sp, #52	@ 0x34
 800afe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe8:	4642      	mov	r2, r8
 800afea:	464b      	mov	r3, r9
 800afec:	4640      	mov	r0, r8
 800afee:	4649      	mov	r1, r9
 800aff0:	f7f5 fd9c 	bl	8000b2c <__aeabi_dcmpun>
 800aff4:	b140      	cbz	r0, 800b008 <_printf_float+0xe0>
 800aff6:	464b      	mov	r3, r9
 800aff8:	2b00      	cmp	r3, #0
 800affa:	bfbc      	itt	lt
 800affc:	232d      	movlt	r3, #45	@ 0x2d
 800affe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b002:	4a7e      	ldr	r2, [pc, #504]	@ (800b1fc <_printf_float+0x2d4>)
 800b004:	4b7e      	ldr	r3, [pc, #504]	@ (800b200 <_printf_float+0x2d8>)
 800b006:	e7d4      	b.n	800afb2 <_printf_float+0x8a>
 800b008:	6863      	ldr	r3, [r4, #4]
 800b00a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b00e:	9206      	str	r2, [sp, #24]
 800b010:	1c5a      	adds	r2, r3, #1
 800b012:	d13b      	bne.n	800b08c <_printf_float+0x164>
 800b014:	2306      	movs	r3, #6
 800b016:	6063      	str	r3, [r4, #4]
 800b018:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b01c:	2300      	movs	r3, #0
 800b01e:	6022      	str	r2, [r4, #0]
 800b020:	9303      	str	r3, [sp, #12]
 800b022:	ab0a      	add	r3, sp, #40	@ 0x28
 800b024:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b028:	ab09      	add	r3, sp, #36	@ 0x24
 800b02a:	9300      	str	r3, [sp, #0]
 800b02c:	6861      	ldr	r1, [r4, #4]
 800b02e:	ec49 8b10 	vmov	d0, r8, r9
 800b032:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b036:	4628      	mov	r0, r5
 800b038:	f7ff fed6 	bl	800ade8 <__cvt>
 800b03c:	9b06      	ldr	r3, [sp, #24]
 800b03e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b040:	2b47      	cmp	r3, #71	@ 0x47
 800b042:	4680      	mov	r8, r0
 800b044:	d129      	bne.n	800b09a <_printf_float+0x172>
 800b046:	1cc8      	adds	r0, r1, #3
 800b048:	db02      	blt.n	800b050 <_printf_float+0x128>
 800b04a:	6863      	ldr	r3, [r4, #4]
 800b04c:	4299      	cmp	r1, r3
 800b04e:	dd41      	ble.n	800b0d4 <_printf_float+0x1ac>
 800b050:	f1aa 0a02 	sub.w	sl, sl, #2
 800b054:	fa5f fa8a 	uxtb.w	sl, sl
 800b058:	3901      	subs	r1, #1
 800b05a:	4652      	mov	r2, sl
 800b05c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b060:	9109      	str	r1, [sp, #36]	@ 0x24
 800b062:	f7ff ff26 	bl	800aeb2 <__exponent>
 800b066:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b068:	1813      	adds	r3, r2, r0
 800b06a:	2a01      	cmp	r2, #1
 800b06c:	4681      	mov	r9, r0
 800b06e:	6123      	str	r3, [r4, #16]
 800b070:	dc02      	bgt.n	800b078 <_printf_float+0x150>
 800b072:	6822      	ldr	r2, [r4, #0]
 800b074:	07d2      	lsls	r2, r2, #31
 800b076:	d501      	bpl.n	800b07c <_printf_float+0x154>
 800b078:	3301      	adds	r3, #1
 800b07a:	6123      	str	r3, [r4, #16]
 800b07c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b080:	2b00      	cmp	r3, #0
 800b082:	d0a2      	beq.n	800afca <_printf_float+0xa2>
 800b084:	232d      	movs	r3, #45	@ 0x2d
 800b086:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b08a:	e79e      	b.n	800afca <_printf_float+0xa2>
 800b08c:	9a06      	ldr	r2, [sp, #24]
 800b08e:	2a47      	cmp	r2, #71	@ 0x47
 800b090:	d1c2      	bne.n	800b018 <_printf_float+0xf0>
 800b092:	2b00      	cmp	r3, #0
 800b094:	d1c0      	bne.n	800b018 <_printf_float+0xf0>
 800b096:	2301      	movs	r3, #1
 800b098:	e7bd      	b.n	800b016 <_printf_float+0xee>
 800b09a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b09e:	d9db      	bls.n	800b058 <_printf_float+0x130>
 800b0a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b0a4:	d118      	bne.n	800b0d8 <_printf_float+0x1b0>
 800b0a6:	2900      	cmp	r1, #0
 800b0a8:	6863      	ldr	r3, [r4, #4]
 800b0aa:	dd0b      	ble.n	800b0c4 <_printf_float+0x19c>
 800b0ac:	6121      	str	r1, [r4, #16]
 800b0ae:	b913      	cbnz	r3, 800b0b6 <_printf_float+0x18e>
 800b0b0:	6822      	ldr	r2, [r4, #0]
 800b0b2:	07d0      	lsls	r0, r2, #31
 800b0b4:	d502      	bpl.n	800b0bc <_printf_float+0x194>
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	440b      	add	r3, r1
 800b0ba:	6123      	str	r3, [r4, #16]
 800b0bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b0be:	f04f 0900 	mov.w	r9, #0
 800b0c2:	e7db      	b.n	800b07c <_printf_float+0x154>
 800b0c4:	b913      	cbnz	r3, 800b0cc <_printf_float+0x1a4>
 800b0c6:	6822      	ldr	r2, [r4, #0]
 800b0c8:	07d2      	lsls	r2, r2, #31
 800b0ca:	d501      	bpl.n	800b0d0 <_printf_float+0x1a8>
 800b0cc:	3302      	adds	r3, #2
 800b0ce:	e7f4      	b.n	800b0ba <_printf_float+0x192>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	e7f2      	b.n	800b0ba <_printf_float+0x192>
 800b0d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b0d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0da:	4299      	cmp	r1, r3
 800b0dc:	db05      	blt.n	800b0ea <_printf_float+0x1c2>
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	6121      	str	r1, [r4, #16]
 800b0e2:	07d8      	lsls	r0, r3, #31
 800b0e4:	d5ea      	bpl.n	800b0bc <_printf_float+0x194>
 800b0e6:	1c4b      	adds	r3, r1, #1
 800b0e8:	e7e7      	b.n	800b0ba <_printf_float+0x192>
 800b0ea:	2900      	cmp	r1, #0
 800b0ec:	bfd4      	ite	le
 800b0ee:	f1c1 0202 	rsble	r2, r1, #2
 800b0f2:	2201      	movgt	r2, #1
 800b0f4:	4413      	add	r3, r2
 800b0f6:	e7e0      	b.n	800b0ba <_printf_float+0x192>
 800b0f8:	6823      	ldr	r3, [r4, #0]
 800b0fa:	055a      	lsls	r2, r3, #21
 800b0fc:	d407      	bmi.n	800b10e <_printf_float+0x1e6>
 800b0fe:	6923      	ldr	r3, [r4, #16]
 800b100:	4642      	mov	r2, r8
 800b102:	4631      	mov	r1, r6
 800b104:	4628      	mov	r0, r5
 800b106:	47b8      	blx	r7
 800b108:	3001      	adds	r0, #1
 800b10a:	d12b      	bne.n	800b164 <_printf_float+0x23c>
 800b10c:	e767      	b.n	800afde <_printf_float+0xb6>
 800b10e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b112:	f240 80dd 	bls.w	800b2d0 <_printf_float+0x3a8>
 800b116:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b11a:	2200      	movs	r2, #0
 800b11c:	2300      	movs	r3, #0
 800b11e:	f7f5 fcd3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b122:	2800      	cmp	r0, #0
 800b124:	d033      	beq.n	800b18e <_printf_float+0x266>
 800b126:	4a37      	ldr	r2, [pc, #220]	@ (800b204 <_printf_float+0x2dc>)
 800b128:	2301      	movs	r3, #1
 800b12a:	4631      	mov	r1, r6
 800b12c:	4628      	mov	r0, r5
 800b12e:	47b8      	blx	r7
 800b130:	3001      	adds	r0, #1
 800b132:	f43f af54 	beq.w	800afde <_printf_float+0xb6>
 800b136:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b13a:	4543      	cmp	r3, r8
 800b13c:	db02      	blt.n	800b144 <_printf_float+0x21c>
 800b13e:	6823      	ldr	r3, [r4, #0]
 800b140:	07d8      	lsls	r0, r3, #31
 800b142:	d50f      	bpl.n	800b164 <_printf_float+0x23c>
 800b144:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b148:	4631      	mov	r1, r6
 800b14a:	4628      	mov	r0, r5
 800b14c:	47b8      	blx	r7
 800b14e:	3001      	adds	r0, #1
 800b150:	f43f af45 	beq.w	800afde <_printf_float+0xb6>
 800b154:	f04f 0900 	mov.w	r9, #0
 800b158:	f108 38ff 	add.w	r8, r8, #4294967295
 800b15c:	f104 0a1a 	add.w	sl, r4, #26
 800b160:	45c8      	cmp	r8, r9
 800b162:	dc09      	bgt.n	800b178 <_printf_float+0x250>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	079b      	lsls	r3, r3, #30
 800b168:	f100 8103 	bmi.w	800b372 <_printf_float+0x44a>
 800b16c:	68e0      	ldr	r0, [r4, #12]
 800b16e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b170:	4298      	cmp	r0, r3
 800b172:	bfb8      	it	lt
 800b174:	4618      	movlt	r0, r3
 800b176:	e734      	b.n	800afe2 <_printf_float+0xba>
 800b178:	2301      	movs	r3, #1
 800b17a:	4652      	mov	r2, sl
 800b17c:	4631      	mov	r1, r6
 800b17e:	4628      	mov	r0, r5
 800b180:	47b8      	blx	r7
 800b182:	3001      	adds	r0, #1
 800b184:	f43f af2b 	beq.w	800afde <_printf_float+0xb6>
 800b188:	f109 0901 	add.w	r9, r9, #1
 800b18c:	e7e8      	b.n	800b160 <_printf_float+0x238>
 800b18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b190:	2b00      	cmp	r3, #0
 800b192:	dc39      	bgt.n	800b208 <_printf_float+0x2e0>
 800b194:	4a1b      	ldr	r2, [pc, #108]	@ (800b204 <_printf_float+0x2dc>)
 800b196:	2301      	movs	r3, #1
 800b198:	4631      	mov	r1, r6
 800b19a:	4628      	mov	r0, r5
 800b19c:	47b8      	blx	r7
 800b19e:	3001      	adds	r0, #1
 800b1a0:	f43f af1d 	beq.w	800afde <_printf_float+0xb6>
 800b1a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b1a8:	ea59 0303 	orrs.w	r3, r9, r3
 800b1ac:	d102      	bne.n	800b1b4 <_printf_float+0x28c>
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	07d9      	lsls	r1, r3, #31
 800b1b2:	d5d7      	bpl.n	800b164 <_printf_float+0x23c>
 800b1b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1b8:	4631      	mov	r1, r6
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	47b8      	blx	r7
 800b1be:	3001      	adds	r0, #1
 800b1c0:	f43f af0d 	beq.w	800afde <_printf_float+0xb6>
 800b1c4:	f04f 0a00 	mov.w	sl, #0
 800b1c8:	f104 0b1a 	add.w	fp, r4, #26
 800b1cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ce:	425b      	negs	r3, r3
 800b1d0:	4553      	cmp	r3, sl
 800b1d2:	dc01      	bgt.n	800b1d8 <_printf_float+0x2b0>
 800b1d4:	464b      	mov	r3, r9
 800b1d6:	e793      	b.n	800b100 <_printf_float+0x1d8>
 800b1d8:	2301      	movs	r3, #1
 800b1da:	465a      	mov	r2, fp
 800b1dc:	4631      	mov	r1, r6
 800b1de:	4628      	mov	r0, r5
 800b1e0:	47b8      	blx	r7
 800b1e2:	3001      	adds	r0, #1
 800b1e4:	f43f aefb 	beq.w	800afde <_printf_float+0xb6>
 800b1e8:	f10a 0a01 	add.w	sl, sl, #1
 800b1ec:	e7ee      	b.n	800b1cc <_printf_float+0x2a4>
 800b1ee:	bf00      	nop
 800b1f0:	7fefffff 	.word	0x7fefffff
 800b1f4:	0800f57c 	.word	0x0800f57c
 800b1f8:	0800f578 	.word	0x0800f578
 800b1fc:	0800f584 	.word	0x0800f584
 800b200:	0800f580 	.word	0x0800f580
 800b204:	0800f588 	.word	0x0800f588
 800b208:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b20a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b20e:	4553      	cmp	r3, sl
 800b210:	bfa8      	it	ge
 800b212:	4653      	movge	r3, sl
 800b214:	2b00      	cmp	r3, #0
 800b216:	4699      	mov	r9, r3
 800b218:	dc36      	bgt.n	800b288 <_printf_float+0x360>
 800b21a:	f04f 0b00 	mov.w	fp, #0
 800b21e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b222:	f104 021a 	add.w	r2, r4, #26
 800b226:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b228:	9306      	str	r3, [sp, #24]
 800b22a:	eba3 0309 	sub.w	r3, r3, r9
 800b22e:	455b      	cmp	r3, fp
 800b230:	dc31      	bgt.n	800b296 <_printf_float+0x36e>
 800b232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b234:	459a      	cmp	sl, r3
 800b236:	dc3a      	bgt.n	800b2ae <_printf_float+0x386>
 800b238:	6823      	ldr	r3, [r4, #0]
 800b23a:	07da      	lsls	r2, r3, #31
 800b23c:	d437      	bmi.n	800b2ae <_printf_float+0x386>
 800b23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b240:	ebaa 0903 	sub.w	r9, sl, r3
 800b244:	9b06      	ldr	r3, [sp, #24]
 800b246:	ebaa 0303 	sub.w	r3, sl, r3
 800b24a:	4599      	cmp	r9, r3
 800b24c:	bfa8      	it	ge
 800b24e:	4699      	movge	r9, r3
 800b250:	f1b9 0f00 	cmp.w	r9, #0
 800b254:	dc33      	bgt.n	800b2be <_printf_float+0x396>
 800b256:	f04f 0800 	mov.w	r8, #0
 800b25a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b25e:	f104 0b1a 	add.w	fp, r4, #26
 800b262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b264:	ebaa 0303 	sub.w	r3, sl, r3
 800b268:	eba3 0309 	sub.w	r3, r3, r9
 800b26c:	4543      	cmp	r3, r8
 800b26e:	f77f af79 	ble.w	800b164 <_printf_float+0x23c>
 800b272:	2301      	movs	r3, #1
 800b274:	465a      	mov	r2, fp
 800b276:	4631      	mov	r1, r6
 800b278:	4628      	mov	r0, r5
 800b27a:	47b8      	blx	r7
 800b27c:	3001      	adds	r0, #1
 800b27e:	f43f aeae 	beq.w	800afde <_printf_float+0xb6>
 800b282:	f108 0801 	add.w	r8, r8, #1
 800b286:	e7ec      	b.n	800b262 <_printf_float+0x33a>
 800b288:	4642      	mov	r2, r8
 800b28a:	4631      	mov	r1, r6
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b8      	blx	r7
 800b290:	3001      	adds	r0, #1
 800b292:	d1c2      	bne.n	800b21a <_printf_float+0x2f2>
 800b294:	e6a3      	b.n	800afde <_printf_float+0xb6>
 800b296:	2301      	movs	r3, #1
 800b298:	4631      	mov	r1, r6
 800b29a:	4628      	mov	r0, r5
 800b29c:	9206      	str	r2, [sp, #24]
 800b29e:	47b8      	blx	r7
 800b2a0:	3001      	adds	r0, #1
 800b2a2:	f43f ae9c 	beq.w	800afde <_printf_float+0xb6>
 800b2a6:	9a06      	ldr	r2, [sp, #24]
 800b2a8:	f10b 0b01 	add.w	fp, fp, #1
 800b2ac:	e7bb      	b.n	800b226 <_printf_float+0x2fe>
 800b2ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2b2:	4631      	mov	r1, r6
 800b2b4:	4628      	mov	r0, r5
 800b2b6:	47b8      	blx	r7
 800b2b8:	3001      	adds	r0, #1
 800b2ba:	d1c0      	bne.n	800b23e <_printf_float+0x316>
 800b2bc:	e68f      	b.n	800afde <_printf_float+0xb6>
 800b2be:	9a06      	ldr	r2, [sp, #24]
 800b2c0:	464b      	mov	r3, r9
 800b2c2:	4442      	add	r2, r8
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	47b8      	blx	r7
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	d1c3      	bne.n	800b256 <_printf_float+0x32e>
 800b2ce:	e686      	b.n	800afde <_printf_float+0xb6>
 800b2d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b2d4:	f1ba 0f01 	cmp.w	sl, #1
 800b2d8:	dc01      	bgt.n	800b2de <_printf_float+0x3b6>
 800b2da:	07db      	lsls	r3, r3, #31
 800b2dc:	d536      	bpl.n	800b34c <_printf_float+0x424>
 800b2de:	2301      	movs	r3, #1
 800b2e0:	4642      	mov	r2, r8
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	4628      	mov	r0, r5
 800b2e6:	47b8      	blx	r7
 800b2e8:	3001      	adds	r0, #1
 800b2ea:	f43f ae78 	beq.w	800afde <_printf_float+0xb6>
 800b2ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2f2:	4631      	mov	r1, r6
 800b2f4:	4628      	mov	r0, r5
 800b2f6:	47b8      	blx	r7
 800b2f8:	3001      	adds	r0, #1
 800b2fa:	f43f ae70 	beq.w	800afde <_printf_float+0xb6>
 800b2fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b302:	2200      	movs	r2, #0
 800b304:	2300      	movs	r3, #0
 800b306:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b30a:	f7f5 fbdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800b30e:	b9c0      	cbnz	r0, 800b342 <_printf_float+0x41a>
 800b310:	4653      	mov	r3, sl
 800b312:	f108 0201 	add.w	r2, r8, #1
 800b316:	4631      	mov	r1, r6
 800b318:	4628      	mov	r0, r5
 800b31a:	47b8      	blx	r7
 800b31c:	3001      	adds	r0, #1
 800b31e:	d10c      	bne.n	800b33a <_printf_float+0x412>
 800b320:	e65d      	b.n	800afde <_printf_float+0xb6>
 800b322:	2301      	movs	r3, #1
 800b324:	465a      	mov	r2, fp
 800b326:	4631      	mov	r1, r6
 800b328:	4628      	mov	r0, r5
 800b32a:	47b8      	blx	r7
 800b32c:	3001      	adds	r0, #1
 800b32e:	f43f ae56 	beq.w	800afde <_printf_float+0xb6>
 800b332:	f108 0801 	add.w	r8, r8, #1
 800b336:	45d0      	cmp	r8, sl
 800b338:	dbf3      	blt.n	800b322 <_printf_float+0x3fa>
 800b33a:	464b      	mov	r3, r9
 800b33c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b340:	e6df      	b.n	800b102 <_printf_float+0x1da>
 800b342:	f04f 0800 	mov.w	r8, #0
 800b346:	f104 0b1a 	add.w	fp, r4, #26
 800b34a:	e7f4      	b.n	800b336 <_printf_float+0x40e>
 800b34c:	2301      	movs	r3, #1
 800b34e:	4642      	mov	r2, r8
 800b350:	e7e1      	b.n	800b316 <_printf_float+0x3ee>
 800b352:	2301      	movs	r3, #1
 800b354:	464a      	mov	r2, r9
 800b356:	4631      	mov	r1, r6
 800b358:	4628      	mov	r0, r5
 800b35a:	47b8      	blx	r7
 800b35c:	3001      	adds	r0, #1
 800b35e:	f43f ae3e 	beq.w	800afde <_printf_float+0xb6>
 800b362:	f108 0801 	add.w	r8, r8, #1
 800b366:	68e3      	ldr	r3, [r4, #12]
 800b368:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b36a:	1a5b      	subs	r3, r3, r1
 800b36c:	4543      	cmp	r3, r8
 800b36e:	dcf0      	bgt.n	800b352 <_printf_float+0x42a>
 800b370:	e6fc      	b.n	800b16c <_printf_float+0x244>
 800b372:	f04f 0800 	mov.w	r8, #0
 800b376:	f104 0919 	add.w	r9, r4, #25
 800b37a:	e7f4      	b.n	800b366 <_printf_float+0x43e>

0800b37c <_printf_common>:
 800b37c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b380:	4616      	mov	r6, r2
 800b382:	4698      	mov	r8, r3
 800b384:	688a      	ldr	r2, [r1, #8]
 800b386:	690b      	ldr	r3, [r1, #16]
 800b388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b38c:	4293      	cmp	r3, r2
 800b38e:	bfb8      	it	lt
 800b390:	4613      	movlt	r3, r2
 800b392:	6033      	str	r3, [r6, #0]
 800b394:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b398:	4607      	mov	r7, r0
 800b39a:	460c      	mov	r4, r1
 800b39c:	b10a      	cbz	r2, 800b3a2 <_printf_common+0x26>
 800b39e:	3301      	adds	r3, #1
 800b3a0:	6033      	str	r3, [r6, #0]
 800b3a2:	6823      	ldr	r3, [r4, #0]
 800b3a4:	0699      	lsls	r1, r3, #26
 800b3a6:	bf42      	ittt	mi
 800b3a8:	6833      	ldrmi	r3, [r6, #0]
 800b3aa:	3302      	addmi	r3, #2
 800b3ac:	6033      	strmi	r3, [r6, #0]
 800b3ae:	6825      	ldr	r5, [r4, #0]
 800b3b0:	f015 0506 	ands.w	r5, r5, #6
 800b3b4:	d106      	bne.n	800b3c4 <_printf_common+0x48>
 800b3b6:	f104 0a19 	add.w	sl, r4, #25
 800b3ba:	68e3      	ldr	r3, [r4, #12]
 800b3bc:	6832      	ldr	r2, [r6, #0]
 800b3be:	1a9b      	subs	r3, r3, r2
 800b3c0:	42ab      	cmp	r3, r5
 800b3c2:	dc26      	bgt.n	800b412 <_printf_common+0x96>
 800b3c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3c8:	6822      	ldr	r2, [r4, #0]
 800b3ca:	3b00      	subs	r3, #0
 800b3cc:	bf18      	it	ne
 800b3ce:	2301      	movne	r3, #1
 800b3d0:	0692      	lsls	r2, r2, #26
 800b3d2:	d42b      	bmi.n	800b42c <_printf_common+0xb0>
 800b3d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b3d8:	4641      	mov	r1, r8
 800b3da:	4638      	mov	r0, r7
 800b3dc:	47c8      	blx	r9
 800b3de:	3001      	adds	r0, #1
 800b3e0:	d01e      	beq.n	800b420 <_printf_common+0xa4>
 800b3e2:	6823      	ldr	r3, [r4, #0]
 800b3e4:	6922      	ldr	r2, [r4, #16]
 800b3e6:	f003 0306 	and.w	r3, r3, #6
 800b3ea:	2b04      	cmp	r3, #4
 800b3ec:	bf02      	ittt	eq
 800b3ee:	68e5      	ldreq	r5, [r4, #12]
 800b3f0:	6833      	ldreq	r3, [r6, #0]
 800b3f2:	1aed      	subeq	r5, r5, r3
 800b3f4:	68a3      	ldr	r3, [r4, #8]
 800b3f6:	bf0c      	ite	eq
 800b3f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3fc:	2500      	movne	r5, #0
 800b3fe:	4293      	cmp	r3, r2
 800b400:	bfc4      	itt	gt
 800b402:	1a9b      	subgt	r3, r3, r2
 800b404:	18ed      	addgt	r5, r5, r3
 800b406:	2600      	movs	r6, #0
 800b408:	341a      	adds	r4, #26
 800b40a:	42b5      	cmp	r5, r6
 800b40c:	d11a      	bne.n	800b444 <_printf_common+0xc8>
 800b40e:	2000      	movs	r0, #0
 800b410:	e008      	b.n	800b424 <_printf_common+0xa8>
 800b412:	2301      	movs	r3, #1
 800b414:	4652      	mov	r2, sl
 800b416:	4641      	mov	r1, r8
 800b418:	4638      	mov	r0, r7
 800b41a:	47c8      	blx	r9
 800b41c:	3001      	adds	r0, #1
 800b41e:	d103      	bne.n	800b428 <_printf_common+0xac>
 800b420:	f04f 30ff 	mov.w	r0, #4294967295
 800b424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b428:	3501      	adds	r5, #1
 800b42a:	e7c6      	b.n	800b3ba <_printf_common+0x3e>
 800b42c:	18e1      	adds	r1, r4, r3
 800b42e:	1c5a      	adds	r2, r3, #1
 800b430:	2030      	movs	r0, #48	@ 0x30
 800b432:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b436:	4422      	add	r2, r4
 800b438:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b43c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b440:	3302      	adds	r3, #2
 800b442:	e7c7      	b.n	800b3d4 <_printf_common+0x58>
 800b444:	2301      	movs	r3, #1
 800b446:	4622      	mov	r2, r4
 800b448:	4641      	mov	r1, r8
 800b44a:	4638      	mov	r0, r7
 800b44c:	47c8      	blx	r9
 800b44e:	3001      	adds	r0, #1
 800b450:	d0e6      	beq.n	800b420 <_printf_common+0xa4>
 800b452:	3601      	adds	r6, #1
 800b454:	e7d9      	b.n	800b40a <_printf_common+0x8e>
	...

0800b458 <_printf_i>:
 800b458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b45c:	7e0f      	ldrb	r7, [r1, #24]
 800b45e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b460:	2f78      	cmp	r7, #120	@ 0x78
 800b462:	4691      	mov	r9, r2
 800b464:	4680      	mov	r8, r0
 800b466:	460c      	mov	r4, r1
 800b468:	469a      	mov	sl, r3
 800b46a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b46e:	d807      	bhi.n	800b480 <_printf_i+0x28>
 800b470:	2f62      	cmp	r7, #98	@ 0x62
 800b472:	d80a      	bhi.n	800b48a <_printf_i+0x32>
 800b474:	2f00      	cmp	r7, #0
 800b476:	f000 80d1 	beq.w	800b61c <_printf_i+0x1c4>
 800b47a:	2f58      	cmp	r7, #88	@ 0x58
 800b47c:	f000 80b8 	beq.w	800b5f0 <_printf_i+0x198>
 800b480:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b484:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b488:	e03a      	b.n	800b500 <_printf_i+0xa8>
 800b48a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b48e:	2b15      	cmp	r3, #21
 800b490:	d8f6      	bhi.n	800b480 <_printf_i+0x28>
 800b492:	a101      	add	r1, pc, #4	@ (adr r1, 800b498 <_printf_i+0x40>)
 800b494:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b498:	0800b4f1 	.word	0x0800b4f1
 800b49c:	0800b505 	.word	0x0800b505
 800b4a0:	0800b481 	.word	0x0800b481
 800b4a4:	0800b481 	.word	0x0800b481
 800b4a8:	0800b481 	.word	0x0800b481
 800b4ac:	0800b481 	.word	0x0800b481
 800b4b0:	0800b505 	.word	0x0800b505
 800b4b4:	0800b481 	.word	0x0800b481
 800b4b8:	0800b481 	.word	0x0800b481
 800b4bc:	0800b481 	.word	0x0800b481
 800b4c0:	0800b481 	.word	0x0800b481
 800b4c4:	0800b603 	.word	0x0800b603
 800b4c8:	0800b52f 	.word	0x0800b52f
 800b4cc:	0800b5bd 	.word	0x0800b5bd
 800b4d0:	0800b481 	.word	0x0800b481
 800b4d4:	0800b481 	.word	0x0800b481
 800b4d8:	0800b625 	.word	0x0800b625
 800b4dc:	0800b481 	.word	0x0800b481
 800b4e0:	0800b52f 	.word	0x0800b52f
 800b4e4:	0800b481 	.word	0x0800b481
 800b4e8:	0800b481 	.word	0x0800b481
 800b4ec:	0800b5c5 	.word	0x0800b5c5
 800b4f0:	6833      	ldr	r3, [r6, #0]
 800b4f2:	1d1a      	adds	r2, r3, #4
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	6032      	str	r2, [r6, #0]
 800b4f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b500:	2301      	movs	r3, #1
 800b502:	e09c      	b.n	800b63e <_printf_i+0x1e6>
 800b504:	6833      	ldr	r3, [r6, #0]
 800b506:	6820      	ldr	r0, [r4, #0]
 800b508:	1d19      	adds	r1, r3, #4
 800b50a:	6031      	str	r1, [r6, #0]
 800b50c:	0606      	lsls	r6, r0, #24
 800b50e:	d501      	bpl.n	800b514 <_printf_i+0xbc>
 800b510:	681d      	ldr	r5, [r3, #0]
 800b512:	e003      	b.n	800b51c <_printf_i+0xc4>
 800b514:	0645      	lsls	r5, r0, #25
 800b516:	d5fb      	bpl.n	800b510 <_printf_i+0xb8>
 800b518:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b51c:	2d00      	cmp	r5, #0
 800b51e:	da03      	bge.n	800b528 <_printf_i+0xd0>
 800b520:	232d      	movs	r3, #45	@ 0x2d
 800b522:	426d      	negs	r5, r5
 800b524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b528:	4858      	ldr	r0, [pc, #352]	@ (800b68c <_printf_i+0x234>)
 800b52a:	230a      	movs	r3, #10
 800b52c:	e011      	b.n	800b552 <_printf_i+0xfa>
 800b52e:	6821      	ldr	r1, [r4, #0]
 800b530:	6833      	ldr	r3, [r6, #0]
 800b532:	0608      	lsls	r0, r1, #24
 800b534:	f853 5b04 	ldr.w	r5, [r3], #4
 800b538:	d402      	bmi.n	800b540 <_printf_i+0xe8>
 800b53a:	0649      	lsls	r1, r1, #25
 800b53c:	bf48      	it	mi
 800b53e:	b2ad      	uxthmi	r5, r5
 800b540:	2f6f      	cmp	r7, #111	@ 0x6f
 800b542:	4852      	ldr	r0, [pc, #328]	@ (800b68c <_printf_i+0x234>)
 800b544:	6033      	str	r3, [r6, #0]
 800b546:	bf14      	ite	ne
 800b548:	230a      	movne	r3, #10
 800b54a:	2308      	moveq	r3, #8
 800b54c:	2100      	movs	r1, #0
 800b54e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b552:	6866      	ldr	r6, [r4, #4]
 800b554:	60a6      	str	r6, [r4, #8]
 800b556:	2e00      	cmp	r6, #0
 800b558:	db05      	blt.n	800b566 <_printf_i+0x10e>
 800b55a:	6821      	ldr	r1, [r4, #0]
 800b55c:	432e      	orrs	r6, r5
 800b55e:	f021 0104 	bic.w	r1, r1, #4
 800b562:	6021      	str	r1, [r4, #0]
 800b564:	d04b      	beq.n	800b5fe <_printf_i+0x1a6>
 800b566:	4616      	mov	r6, r2
 800b568:	fbb5 f1f3 	udiv	r1, r5, r3
 800b56c:	fb03 5711 	mls	r7, r3, r1, r5
 800b570:	5dc7      	ldrb	r7, [r0, r7]
 800b572:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b576:	462f      	mov	r7, r5
 800b578:	42bb      	cmp	r3, r7
 800b57a:	460d      	mov	r5, r1
 800b57c:	d9f4      	bls.n	800b568 <_printf_i+0x110>
 800b57e:	2b08      	cmp	r3, #8
 800b580:	d10b      	bne.n	800b59a <_printf_i+0x142>
 800b582:	6823      	ldr	r3, [r4, #0]
 800b584:	07df      	lsls	r7, r3, #31
 800b586:	d508      	bpl.n	800b59a <_printf_i+0x142>
 800b588:	6923      	ldr	r3, [r4, #16]
 800b58a:	6861      	ldr	r1, [r4, #4]
 800b58c:	4299      	cmp	r1, r3
 800b58e:	bfde      	ittt	le
 800b590:	2330      	movle	r3, #48	@ 0x30
 800b592:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b596:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b59a:	1b92      	subs	r2, r2, r6
 800b59c:	6122      	str	r2, [r4, #16]
 800b59e:	f8cd a000 	str.w	sl, [sp]
 800b5a2:	464b      	mov	r3, r9
 800b5a4:	aa03      	add	r2, sp, #12
 800b5a6:	4621      	mov	r1, r4
 800b5a8:	4640      	mov	r0, r8
 800b5aa:	f7ff fee7 	bl	800b37c <_printf_common>
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	d14a      	bne.n	800b648 <_printf_i+0x1f0>
 800b5b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b6:	b004      	add	sp, #16
 800b5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5bc:	6823      	ldr	r3, [r4, #0]
 800b5be:	f043 0320 	orr.w	r3, r3, #32
 800b5c2:	6023      	str	r3, [r4, #0]
 800b5c4:	4832      	ldr	r0, [pc, #200]	@ (800b690 <_printf_i+0x238>)
 800b5c6:	2778      	movs	r7, #120	@ 0x78
 800b5c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b5cc:	6823      	ldr	r3, [r4, #0]
 800b5ce:	6831      	ldr	r1, [r6, #0]
 800b5d0:	061f      	lsls	r7, r3, #24
 800b5d2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b5d6:	d402      	bmi.n	800b5de <_printf_i+0x186>
 800b5d8:	065f      	lsls	r7, r3, #25
 800b5da:	bf48      	it	mi
 800b5dc:	b2ad      	uxthmi	r5, r5
 800b5de:	6031      	str	r1, [r6, #0]
 800b5e0:	07d9      	lsls	r1, r3, #31
 800b5e2:	bf44      	itt	mi
 800b5e4:	f043 0320 	orrmi.w	r3, r3, #32
 800b5e8:	6023      	strmi	r3, [r4, #0]
 800b5ea:	b11d      	cbz	r5, 800b5f4 <_printf_i+0x19c>
 800b5ec:	2310      	movs	r3, #16
 800b5ee:	e7ad      	b.n	800b54c <_printf_i+0xf4>
 800b5f0:	4826      	ldr	r0, [pc, #152]	@ (800b68c <_printf_i+0x234>)
 800b5f2:	e7e9      	b.n	800b5c8 <_printf_i+0x170>
 800b5f4:	6823      	ldr	r3, [r4, #0]
 800b5f6:	f023 0320 	bic.w	r3, r3, #32
 800b5fa:	6023      	str	r3, [r4, #0]
 800b5fc:	e7f6      	b.n	800b5ec <_printf_i+0x194>
 800b5fe:	4616      	mov	r6, r2
 800b600:	e7bd      	b.n	800b57e <_printf_i+0x126>
 800b602:	6833      	ldr	r3, [r6, #0]
 800b604:	6825      	ldr	r5, [r4, #0]
 800b606:	6961      	ldr	r1, [r4, #20]
 800b608:	1d18      	adds	r0, r3, #4
 800b60a:	6030      	str	r0, [r6, #0]
 800b60c:	062e      	lsls	r6, r5, #24
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	d501      	bpl.n	800b616 <_printf_i+0x1be>
 800b612:	6019      	str	r1, [r3, #0]
 800b614:	e002      	b.n	800b61c <_printf_i+0x1c4>
 800b616:	0668      	lsls	r0, r5, #25
 800b618:	d5fb      	bpl.n	800b612 <_printf_i+0x1ba>
 800b61a:	8019      	strh	r1, [r3, #0]
 800b61c:	2300      	movs	r3, #0
 800b61e:	6123      	str	r3, [r4, #16]
 800b620:	4616      	mov	r6, r2
 800b622:	e7bc      	b.n	800b59e <_printf_i+0x146>
 800b624:	6833      	ldr	r3, [r6, #0]
 800b626:	1d1a      	adds	r2, r3, #4
 800b628:	6032      	str	r2, [r6, #0]
 800b62a:	681e      	ldr	r6, [r3, #0]
 800b62c:	6862      	ldr	r2, [r4, #4]
 800b62e:	2100      	movs	r1, #0
 800b630:	4630      	mov	r0, r6
 800b632:	f7f4 fdcd 	bl	80001d0 <memchr>
 800b636:	b108      	cbz	r0, 800b63c <_printf_i+0x1e4>
 800b638:	1b80      	subs	r0, r0, r6
 800b63a:	6060      	str	r0, [r4, #4]
 800b63c:	6863      	ldr	r3, [r4, #4]
 800b63e:	6123      	str	r3, [r4, #16]
 800b640:	2300      	movs	r3, #0
 800b642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b646:	e7aa      	b.n	800b59e <_printf_i+0x146>
 800b648:	6923      	ldr	r3, [r4, #16]
 800b64a:	4632      	mov	r2, r6
 800b64c:	4649      	mov	r1, r9
 800b64e:	4640      	mov	r0, r8
 800b650:	47d0      	blx	sl
 800b652:	3001      	adds	r0, #1
 800b654:	d0ad      	beq.n	800b5b2 <_printf_i+0x15a>
 800b656:	6823      	ldr	r3, [r4, #0]
 800b658:	079b      	lsls	r3, r3, #30
 800b65a:	d413      	bmi.n	800b684 <_printf_i+0x22c>
 800b65c:	68e0      	ldr	r0, [r4, #12]
 800b65e:	9b03      	ldr	r3, [sp, #12]
 800b660:	4298      	cmp	r0, r3
 800b662:	bfb8      	it	lt
 800b664:	4618      	movlt	r0, r3
 800b666:	e7a6      	b.n	800b5b6 <_printf_i+0x15e>
 800b668:	2301      	movs	r3, #1
 800b66a:	4632      	mov	r2, r6
 800b66c:	4649      	mov	r1, r9
 800b66e:	4640      	mov	r0, r8
 800b670:	47d0      	blx	sl
 800b672:	3001      	adds	r0, #1
 800b674:	d09d      	beq.n	800b5b2 <_printf_i+0x15a>
 800b676:	3501      	adds	r5, #1
 800b678:	68e3      	ldr	r3, [r4, #12]
 800b67a:	9903      	ldr	r1, [sp, #12]
 800b67c:	1a5b      	subs	r3, r3, r1
 800b67e:	42ab      	cmp	r3, r5
 800b680:	dcf2      	bgt.n	800b668 <_printf_i+0x210>
 800b682:	e7eb      	b.n	800b65c <_printf_i+0x204>
 800b684:	2500      	movs	r5, #0
 800b686:	f104 0619 	add.w	r6, r4, #25
 800b68a:	e7f5      	b.n	800b678 <_printf_i+0x220>
 800b68c:	0800f58a 	.word	0x0800f58a
 800b690:	0800f59b 	.word	0x0800f59b

0800b694 <_scanf_float>:
 800b694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b698:	b087      	sub	sp, #28
 800b69a:	4691      	mov	r9, r2
 800b69c:	9303      	str	r3, [sp, #12]
 800b69e:	688b      	ldr	r3, [r1, #8]
 800b6a0:	1e5a      	subs	r2, r3, #1
 800b6a2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b6a6:	bf81      	itttt	hi
 800b6a8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b6ac:	eb03 0b05 	addhi.w	fp, r3, r5
 800b6b0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b6b4:	608b      	strhi	r3, [r1, #8]
 800b6b6:	680b      	ldr	r3, [r1, #0]
 800b6b8:	460a      	mov	r2, r1
 800b6ba:	f04f 0500 	mov.w	r5, #0
 800b6be:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b6c2:	f842 3b1c 	str.w	r3, [r2], #28
 800b6c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b6ca:	4680      	mov	r8, r0
 800b6cc:	460c      	mov	r4, r1
 800b6ce:	bf98      	it	ls
 800b6d0:	f04f 0b00 	movls.w	fp, #0
 800b6d4:	9201      	str	r2, [sp, #4]
 800b6d6:	4616      	mov	r6, r2
 800b6d8:	46aa      	mov	sl, r5
 800b6da:	462f      	mov	r7, r5
 800b6dc:	9502      	str	r5, [sp, #8]
 800b6de:	68a2      	ldr	r2, [r4, #8]
 800b6e0:	b15a      	cbz	r2, 800b6fa <_scanf_float+0x66>
 800b6e2:	f8d9 3000 	ldr.w	r3, [r9]
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	2b4e      	cmp	r3, #78	@ 0x4e
 800b6ea:	d863      	bhi.n	800b7b4 <_scanf_float+0x120>
 800b6ec:	2b40      	cmp	r3, #64	@ 0x40
 800b6ee:	d83b      	bhi.n	800b768 <_scanf_float+0xd4>
 800b6f0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b6f4:	b2c8      	uxtb	r0, r1
 800b6f6:	280e      	cmp	r0, #14
 800b6f8:	d939      	bls.n	800b76e <_scanf_float+0xda>
 800b6fa:	b11f      	cbz	r7, 800b704 <_scanf_float+0x70>
 800b6fc:	6823      	ldr	r3, [r4, #0]
 800b6fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b702:	6023      	str	r3, [r4, #0]
 800b704:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b708:	f1ba 0f01 	cmp.w	sl, #1
 800b70c:	f200 8114 	bhi.w	800b938 <_scanf_float+0x2a4>
 800b710:	9b01      	ldr	r3, [sp, #4]
 800b712:	429e      	cmp	r6, r3
 800b714:	f200 8105 	bhi.w	800b922 <_scanf_float+0x28e>
 800b718:	2001      	movs	r0, #1
 800b71a:	b007      	add	sp, #28
 800b71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b720:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b724:	2a0d      	cmp	r2, #13
 800b726:	d8e8      	bhi.n	800b6fa <_scanf_float+0x66>
 800b728:	a101      	add	r1, pc, #4	@ (adr r1, 800b730 <_scanf_float+0x9c>)
 800b72a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b72e:	bf00      	nop
 800b730:	0800b879 	.word	0x0800b879
 800b734:	0800b6fb 	.word	0x0800b6fb
 800b738:	0800b6fb 	.word	0x0800b6fb
 800b73c:	0800b6fb 	.word	0x0800b6fb
 800b740:	0800b8d5 	.word	0x0800b8d5
 800b744:	0800b8af 	.word	0x0800b8af
 800b748:	0800b6fb 	.word	0x0800b6fb
 800b74c:	0800b6fb 	.word	0x0800b6fb
 800b750:	0800b887 	.word	0x0800b887
 800b754:	0800b6fb 	.word	0x0800b6fb
 800b758:	0800b6fb 	.word	0x0800b6fb
 800b75c:	0800b6fb 	.word	0x0800b6fb
 800b760:	0800b6fb 	.word	0x0800b6fb
 800b764:	0800b843 	.word	0x0800b843
 800b768:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b76c:	e7da      	b.n	800b724 <_scanf_float+0x90>
 800b76e:	290e      	cmp	r1, #14
 800b770:	d8c3      	bhi.n	800b6fa <_scanf_float+0x66>
 800b772:	a001      	add	r0, pc, #4	@ (adr r0, 800b778 <_scanf_float+0xe4>)
 800b774:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b778:	0800b833 	.word	0x0800b833
 800b77c:	0800b6fb 	.word	0x0800b6fb
 800b780:	0800b833 	.word	0x0800b833
 800b784:	0800b8c3 	.word	0x0800b8c3
 800b788:	0800b6fb 	.word	0x0800b6fb
 800b78c:	0800b7d5 	.word	0x0800b7d5
 800b790:	0800b819 	.word	0x0800b819
 800b794:	0800b819 	.word	0x0800b819
 800b798:	0800b819 	.word	0x0800b819
 800b79c:	0800b819 	.word	0x0800b819
 800b7a0:	0800b819 	.word	0x0800b819
 800b7a4:	0800b819 	.word	0x0800b819
 800b7a8:	0800b819 	.word	0x0800b819
 800b7ac:	0800b819 	.word	0x0800b819
 800b7b0:	0800b819 	.word	0x0800b819
 800b7b4:	2b6e      	cmp	r3, #110	@ 0x6e
 800b7b6:	d809      	bhi.n	800b7cc <_scanf_float+0x138>
 800b7b8:	2b60      	cmp	r3, #96	@ 0x60
 800b7ba:	d8b1      	bhi.n	800b720 <_scanf_float+0x8c>
 800b7bc:	2b54      	cmp	r3, #84	@ 0x54
 800b7be:	d07b      	beq.n	800b8b8 <_scanf_float+0x224>
 800b7c0:	2b59      	cmp	r3, #89	@ 0x59
 800b7c2:	d19a      	bne.n	800b6fa <_scanf_float+0x66>
 800b7c4:	2d07      	cmp	r5, #7
 800b7c6:	d198      	bne.n	800b6fa <_scanf_float+0x66>
 800b7c8:	2508      	movs	r5, #8
 800b7ca:	e02f      	b.n	800b82c <_scanf_float+0x198>
 800b7cc:	2b74      	cmp	r3, #116	@ 0x74
 800b7ce:	d073      	beq.n	800b8b8 <_scanf_float+0x224>
 800b7d0:	2b79      	cmp	r3, #121	@ 0x79
 800b7d2:	e7f6      	b.n	800b7c2 <_scanf_float+0x12e>
 800b7d4:	6821      	ldr	r1, [r4, #0]
 800b7d6:	05c8      	lsls	r0, r1, #23
 800b7d8:	d51e      	bpl.n	800b818 <_scanf_float+0x184>
 800b7da:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b7de:	6021      	str	r1, [r4, #0]
 800b7e0:	3701      	adds	r7, #1
 800b7e2:	f1bb 0f00 	cmp.w	fp, #0
 800b7e6:	d003      	beq.n	800b7f0 <_scanf_float+0x15c>
 800b7e8:	3201      	adds	r2, #1
 800b7ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b7ee:	60a2      	str	r2, [r4, #8]
 800b7f0:	68a3      	ldr	r3, [r4, #8]
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	60a3      	str	r3, [r4, #8]
 800b7f6:	6923      	ldr	r3, [r4, #16]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	6123      	str	r3, [r4, #16]
 800b7fc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b800:	3b01      	subs	r3, #1
 800b802:	2b00      	cmp	r3, #0
 800b804:	f8c9 3004 	str.w	r3, [r9, #4]
 800b808:	f340 8082 	ble.w	800b910 <_scanf_float+0x27c>
 800b80c:	f8d9 3000 	ldr.w	r3, [r9]
 800b810:	3301      	adds	r3, #1
 800b812:	f8c9 3000 	str.w	r3, [r9]
 800b816:	e762      	b.n	800b6de <_scanf_float+0x4a>
 800b818:	eb1a 0105 	adds.w	r1, sl, r5
 800b81c:	f47f af6d 	bne.w	800b6fa <_scanf_float+0x66>
 800b820:	6822      	ldr	r2, [r4, #0]
 800b822:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b826:	6022      	str	r2, [r4, #0]
 800b828:	460d      	mov	r5, r1
 800b82a:	468a      	mov	sl, r1
 800b82c:	f806 3b01 	strb.w	r3, [r6], #1
 800b830:	e7de      	b.n	800b7f0 <_scanf_float+0x15c>
 800b832:	6822      	ldr	r2, [r4, #0]
 800b834:	0610      	lsls	r0, r2, #24
 800b836:	f57f af60 	bpl.w	800b6fa <_scanf_float+0x66>
 800b83a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b83e:	6022      	str	r2, [r4, #0]
 800b840:	e7f4      	b.n	800b82c <_scanf_float+0x198>
 800b842:	f1ba 0f00 	cmp.w	sl, #0
 800b846:	d10c      	bne.n	800b862 <_scanf_float+0x1ce>
 800b848:	b977      	cbnz	r7, 800b868 <_scanf_float+0x1d4>
 800b84a:	6822      	ldr	r2, [r4, #0]
 800b84c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b850:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b854:	d108      	bne.n	800b868 <_scanf_float+0x1d4>
 800b856:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b85a:	6022      	str	r2, [r4, #0]
 800b85c:	f04f 0a01 	mov.w	sl, #1
 800b860:	e7e4      	b.n	800b82c <_scanf_float+0x198>
 800b862:	f1ba 0f02 	cmp.w	sl, #2
 800b866:	d050      	beq.n	800b90a <_scanf_float+0x276>
 800b868:	2d01      	cmp	r5, #1
 800b86a:	d002      	beq.n	800b872 <_scanf_float+0x1de>
 800b86c:	2d04      	cmp	r5, #4
 800b86e:	f47f af44 	bne.w	800b6fa <_scanf_float+0x66>
 800b872:	3501      	adds	r5, #1
 800b874:	b2ed      	uxtb	r5, r5
 800b876:	e7d9      	b.n	800b82c <_scanf_float+0x198>
 800b878:	f1ba 0f01 	cmp.w	sl, #1
 800b87c:	f47f af3d 	bne.w	800b6fa <_scanf_float+0x66>
 800b880:	f04f 0a02 	mov.w	sl, #2
 800b884:	e7d2      	b.n	800b82c <_scanf_float+0x198>
 800b886:	b975      	cbnz	r5, 800b8a6 <_scanf_float+0x212>
 800b888:	2f00      	cmp	r7, #0
 800b88a:	f47f af37 	bne.w	800b6fc <_scanf_float+0x68>
 800b88e:	6822      	ldr	r2, [r4, #0]
 800b890:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b894:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b898:	f040 8103 	bne.w	800baa2 <_scanf_float+0x40e>
 800b89c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b8a0:	6022      	str	r2, [r4, #0]
 800b8a2:	2501      	movs	r5, #1
 800b8a4:	e7c2      	b.n	800b82c <_scanf_float+0x198>
 800b8a6:	2d03      	cmp	r5, #3
 800b8a8:	d0e3      	beq.n	800b872 <_scanf_float+0x1de>
 800b8aa:	2d05      	cmp	r5, #5
 800b8ac:	e7df      	b.n	800b86e <_scanf_float+0x1da>
 800b8ae:	2d02      	cmp	r5, #2
 800b8b0:	f47f af23 	bne.w	800b6fa <_scanf_float+0x66>
 800b8b4:	2503      	movs	r5, #3
 800b8b6:	e7b9      	b.n	800b82c <_scanf_float+0x198>
 800b8b8:	2d06      	cmp	r5, #6
 800b8ba:	f47f af1e 	bne.w	800b6fa <_scanf_float+0x66>
 800b8be:	2507      	movs	r5, #7
 800b8c0:	e7b4      	b.n	800b82c <_scanf_float+0x198>
 800b8c2:	6822      	ldr	r2, [r4, #0]
 800b8c4:	0591      	lsls	r1, r2, #22
 800b8c6:	f57f af18 	bpl.w	800b6fa <_scanf_float+0x66>
 800b8ca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b8ce:	6022      	str	r2, [r4, #0]
 800b8d0:	9702      	str	r7, [sp, #8]
 800b8d2:	e7ab      	b.n	800b82c <_scanf_float+0x198>
 800b8d4:	6822      	ldr	r2, [r4, #0]
 800b8d6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b8da:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b8de:	d005      	beq.n	800b8ec <_scanf_float+0x258>
 800b8e0:	0550      	lsls	r0, r2, #21
 800b8e2:	f57f af0a 	bpl.w	800b6fa <_scanf_float+0x66>
 800b8e6:	2f00      	cmp	r7, #0
 800b8e8:	f000 80db 	beq.w	800baa2 <_scanf_float+0x40e>
 800b8ec:	0591      	lsls	r1, r2, #22
 800b8ee:	bf58      	it	pl
 800b8f0:	9902      	ldrpl	r1, [sp, #8]
 800b8f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b8f6:	bf58      	it	pl
 800b8f8:	1a79      	subpl	r1, r7, r1
 800b8fa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b8fe:	bf58      	it	pl
 800b900:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b904:	6022      	str	r2, [r4, #0]
 800b906:	2700      	movs	r7, #0
 800b908:	e790      	b.n	800b82c <_scanf_float+0x198>
 800b90a:	f04f 0a03 	mov.w	sl, #3
 800b90e:	e78d      	b.n	800b82c <_scanf_float+0x198>
 800b910:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b914:	4649      	mov	r1, r9
 800b916:	4640      	mov	r0, r8
 800b918:	4798      	blx	r3
 800b91a:	2800      	cmp	r0, #0
 800b91c:	f43f aedf 	beq.w	800b6de <_scanf_float+0x4a>
 800b920:	e6eb      	b.n	800b6fa <_scanf_float+0x66>
 800b922:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b926:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b92a:	464a      	mov	r2, r9
 800b92c:	4640      	mov	r0, r8
 800b92e:	4798      	blx	r3
 800b930:	6923      	ldr	r3, [r4, #16]
 800b932:	3b01      	subs	r3, #1
 800b934:	6123      	str	r3, [r4, #16]
 800b936:	e6eb      	b.n	800b710 <_scanf_float+0x7c>
 800b938:	1e6b      	subs	r3, r5, #1
 800b93a:	2b06      	cmp	r3, #6
 800b93c:	d824      	bhi.n	800b988 <_scanf_float+0x2f4>
 800b93e:	2d02      	cmp	r5, #2
 800b940:	d836      	bhi.n	800b9b0 <_scanf_float+0x31c>
 800b942:	9b01      	ldr	r3, [sp, #4]
 800b944:	429e      	cmp	r6, r3
 800b946:	f67f aee7 	bls.w	800b718 <_scanf_float+0x84>
 800b94a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b94e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b952:	464a      	mov	r2, r9
 800b954:	4640      	mov	r0, r8
 800b956:	4798      	blx	r3
 800b958:	6923      	ldr	r3, [r4, #16]
 800b95a:	3b01      	subs	r3, #1
 800b95c:	6123      	str	r3, [r4, #16]
 800b95e:	e7f0      	b.n	800b942 <_scanf_float+0x2ae>
 800b960:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b964:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b968:	464a      	mov	r2, r9
 800b96a:	4640      	mov	r0, r8
 800b96c:	4798      	blx	r3
 800b96e:	6923      	ldr	r3, [r4, #16]
 800b970:	3b01      	subs	r3, #1
 800b972:	6123      	str	r3, [r4, #16]
 800b974:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b978:	fa5f fa8a 	uxtb.w	sl, sl
 800b97c:	f1ba 0f02 	cmp.w	sl, #2
 800b980:	d1ee      	bne.n	800b960 <_scanf_float+0x2cc>
 800b982:	3d03      	subs	r5, #3
 800b984:	b2ed      	uxtb	r5, r5
 800b986:	1b76      	subs	r6, r6, r5
 800b988:	6823      	ldr	r3, [r4, #0]
 800b98a:	05da      	lsls	r2, r3, #23
 800b98c:	d530      	bpl.n	800b9f0 <_scanf_float+0x35c>
 800b98e:	055b      	lsls	r3, r3, #21
 800b990:	d511      	bpl.n	800b9b6 <_scanf_float+0x322>
 800b992:	9b01      	ldr	r3, [sp, #4]
 800b994:	429e      	cmp	r6, r3
 800b996:	f67f aebf 	bls.w	800b718 <_scanf_float+0x84>
 800b99a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b99e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b9a2:	464a      	mov	r2, r9
 800b9a4:	4640      	mov	r0, r8
 800b9a6:	4798      	blx	r3
 800b9a8:	6923      	ldr	r3, [r4, #16]
 800b9aa:	3b01      	subs	r3, #1
 800b9ac:	6123      	str	r3, [r4, #16]
 800b9ae:	e7f0      	b.n	800b992 <_scanf_float+0x2fe>
 800b9b0:	46aa      	mov	sl, r5
 800b9b2:	46b3      	mov	fp, r6
 800b9b4:	e7de      	b.n	800b974 <_scanf_float+0x2e0>
 800b9b6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b9ba:	6923      	ldr	r3, [r4, #16]
 800b9bc:	2965      	cmp	r1, #101	@ 0x65
 800b9be:	f103 33ff 	add.w	r3, r3, #4294967295
 800b9c2:	f106 35ff 	add.w	r5, r6, #4294967295
 800b9c6:	6123      	str	r3, [r4, #16]
 800b9c8:	d00c      	beq.n	800b9e4 <_scanf_float+0x350>
 800b9ca:	2945      	cmp	r1, #69	@ 0x45
 800b9cc:	d00a      	beq.n	800b9e4 <_scanf_float+0x350>
 800b9ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9d2:	464a      	mov	r2, r9
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	4798      	blx	r3
 800b9d8:	6923      	ldr	r3, [r4, #16]
 800b9da:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b9de:	3b01      	subs	r3, #1
 800b9e0:	1eb5      	subs	r5, r6, #2
 800b9e2:	6123      	str	r3, [r4, #16]
 800b9e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b9e8:	464a      	mov	r2, r9
 800b9ea:	4640      	mov	r0, r8
 800b9ec:	4798      	blx	r3
 800b9ee:	462e      	mov	r6, r5
 800b9f0:	6822      	ldr	r2, [r4, #0]
 800b9f2:	f012 0210 	ands.w	r2, r2, #16
 800b9f6:	d001      	beq.n	800b9fc <_scanf_float+0x368>
 800b9f8:	2000      	movs	r0, #0
 800b9fa:	e68e      	b.n	800b71a <_scanf_float+0x86>
 800b9fc:	7032      	strb	r2, [r6, #0]
 800b9fe:	6823      	ldr	r3, [r4, #0]
 800ba00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ba04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba08:	d125      	bne.n	800ba56 <_scanf_float+0x3c2>
 800ba0a:	9b02      	ldr	r3, [sp, #8]
 800ba0c:	429f      	cmp	r7, r3
 800ba0e:	d00a      	beq.n	800ba26 <_scanf_float+0x392>
 800ba10:	1bda      	subs	r2, r3, r7
 800ba12:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ba16:	429e      	cmp	r6, r3
 800ba18:	bf28      	it	cs
 800ba1a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ba1e:	4922      	ldr	r1, [pc, #136]	@ (800baa8 <_scanf_float+0x414>)
 800ba20:	4630      	mov	r0, r6
 800ba22:	f000 f977 	bl	800bd14 <siprintf>
 800ba26:	9901      	ldr	r1, [sp, #4]
 800ba28:	2200      	movs	r2, #0
 800ba2a:	4640      	mov	r0, r8
 800ba2c:	f002 fc54 	bl	800e2d8 <_strtod_r>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	6821      	ldr	r1, [r4, #0]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f011 0f02 	tst.w	r1, #2
 800ba3a:	ec57 6b10 	vmov	r6, r7, d0
 800ba3e:	f103 0204 	add.w	r2, r3, #4
 800ba42:	d015      	beq.n	800ba70 <_scanf_float+0x3dc>
 800ba44:	9903      	ldr	r1, [sp, #12]
 800ba46:	600a      	str	r2, [r1, #0]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	e9c3 6700 	strd	r6, r7, [r3]
 800ba4e:	68e3      	ldr	r3, [r4, #12]
 800ba50:	3301      	adds	r3, #1
 800ba52:	60e3      	str	r3, [r4, #12]
 800ba54:	e7d0      	b.n	800b9f8 <_scanf_float+0x364>
 800ba56:	9b04      	ldr	r3, [sp, #16]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d0e4      	beq.n	800ba26 <_scanf_float+0x392>
 800ba5c:	9905      	ldr	r1, [sp, #20]
 800ba5e:	230a      	movs	r3, #10
 800ba60:	3101      	adds	r1, #1
 800ba62:	4640      	mov	r0, r8
 800ba64:	f002 fcb8 	bl	800e3d8 <_strtol_r>
 800ba68:	9b04      	ldr	r3, [sp, #16]
 800ba6a:	9e05      	ldr	r6, [sp, #20]
 800ba6c:	1ac2      	subs	r2, r0, r3
 800ba6e:	e7d0      	b.n	800ba12 <_scanf_float+0x37e>
 800ba70:	f011 0f04 	tst.w	r1, #4
 800ba74:	9903      	ldr	r1, [sp, #12]
 800ba76:	600a      	str	r2, [r1, #0]
 800ba78:	d1e6      	bne.n	800ba48 <_scanf_float+0x3b4>
 800ba7a:	681d      	ldr	r5, [r3, #0]
 800ba7c:	4632      	mov	r2, r6
 800ba7e:	463b      	mov	r3, r7
 800ba80:	4630      	mov	r0, r6
 800ba82:	4639      	mov	r1, r7
 800ba84:	f7f5 f852 	bl	8000b2c <__aeabi_dcmpun>
 800ba88:	b128      	cbz	r0, 800ba96 <_scanf_float+0x402>
 800ba8a:	4808      	ldr	r0, [pc, #32]	@ (800baac <_scanf_float+0x418>)
 800ba8c:	f000 facc 	bl	800c028 <nanf>
 800ba90:	ed85 0a00 	vstr	s0, [r5]
 800ba94:	e7db      	b.n	800ba4e <_scanf_float+0x3ba>
 800ba96:	4630      	mov	r0, r6
 800ba98:	4639      	mov	r1, r7
 800ba9a:	f7f5 f8a5 	bl	8000be8 <__aeabi_d2f>
 800ba9e:	6028      	str	r0, [r5, #0]
 800baa0:	e7d5      	b.n	800ba4e <_scanf_float+0x3ba>
 800baa2:	2700      	movs	r7, #0
 800baa4:	e62e      	b.n	800b704 <_scanf_float+0x70>
 800baa6:	bf00      	nop
 800baa8:	0800f5ac 	.word	0x0800f5ac
 800baac:	0800f6ed 	.word	0x0800f6ed

0800bab0 <std>:
 800bab0:	2300      	movs	r3, #0
 800bab2:	b510      	push	{r4, lr}
 800bab4:	4604      	mov	r4, r0
 800bab6:	e9c0 3300 	strd	r3, r3, [r0]
 800baba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800babe:	6083      	str	r3, [r0, #8]
 800bac0:	8181      	strh	r1, [r0, #12]
 800bac2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bac4:	81c2      	strh	r2, [r0, #14]
 800bac6:	6183      	str	r3, [r0, #24]
 800bac8:	4619      	mov	r1, r3
 800baca:	2208      	movs	r2, #8
 800bacc:	305c      	adds	r0, #92	@ 0x5c
 800bace:	f000 fa1b 	bl	800bf08 <memset>
 800bad2:	4b0d      	ldr	r3, [pc, #52]	@ (800bb08 <std+0x58>)
 800bad4:	6263      	str	r3, [r4, #36]	@ 0x24
 800bad6:	4b0d      	ldr	r3, [pc, #52]	@ (800bb0c <std+0x5c>)
 800bad8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bada:	4b0d      	ldr	r3, [pc, #52]	@ (800bb10 <std+0x60>)
 800badc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bade:	4b0d      	ldr	r3, [pc, #52]	@ (800bb14 <std+0x64>)
 800bae0:	6323      	str	r3, [r4, #48]	@ 0x30
 800bae2:	4b0d      	ldr	r3, [pc, #52]	@ (800bb18 <std+0x68>)
 800bae4:	6224      	str	r4, [r4, #32]
 800bae6:	429c      	cmp	r4, r3
 800bae8:	d006      	beq.n	800baf8 <std+0x48>
 800baea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800baee:	4294      	cmp	r4, r2
 800baf0:	d002      	beq.n	800baf8 <std+0x48>
 800baf2:	33d0      	adds	r3, #208	@ 0xd0
 800baf4:	429c      	cmp	r4, r3
 800baf6:	d105      	bne.n	800bb04 <std+0x54>
 800baf8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bafc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb00:	f000 ba8e 	b.w	800c020 <__retarget_lock_init_recursive>
 800bb04:	bd10      	pop	{r4, pc}
 800bb06:	bf00      	nop
 800bb08:	0800bd59 	.word	0x0800bd59
 800bb0c:	0800bd7b 	.word	0x0800bd7b
 800bb10:	0800bdb3 	.word	0x0800bdb3
 800bb14:	0800bdd7 	.word	0x0800bdd7
 800bb18:	20001f08 	.word	0x20001f08

0800bb1c <stdio_exit_handler>:
 800bb1c:	4a02      	ldr	r2, [pc, #8]	@ (800bb28 <stdio_exit_handler+0xc>)
 800bb1e:	4903      	ldr	r1, [pc, #12]	@ (800bb2c <stdio_exit_handler+0x10>)
 800bb20:	4803      	ldr	r0, [pc, #12]	@ (800bb30 <stdio_exit_handler+0x14>)
 800bb22:	f000 b869 	b.w	800bbf8 <_fwalk_sglue>
 800bb26:	bf00      	nop
 800bb28:	2000022c 	.word	0x2000022c
 800bb2c:	0800ea19 	.word	0x0800ea19
 800bb30:	2000023c 	.word	0x2000023c

0800bb34 <cleanup_stdio>:
 800bb34:	6841      	ldr	r1, [r0, #4]
 800bb36:	4b0c      	ldr	r3, [pc, #48]	@ (800bb68 <cleanup_stdio+0x34>)
 800bb38:	4299      	cmp	r1, r3
 800bb3a:	b510      	push	{r4, lr}
 800bb3c:	4604      	mov	r4, r0
 800bb3e:	d001      	beq.n	800bb44 <cleanup_stdio+0x10>
 800bb40:	f002 ff6a 	bl	800ea18 <_fflush_r>
 800bb44:	68a1      	ldr	r1, [r4, #8]
 800bb46:	4b09      	ldr	r3, [pc, #36]	@ (800bb6c <cleanup_stdio+0x38>)
 800bb48:	4299      	cmp	r1, r3
 800bb4a:	d002      	beq.n	800bb52 <cleanup_stdio+0x1e>
 800bb4c:	4620      	mov	r0, r4
 800bb4e:	f002 ff63 	bl	800ea18 <_fflush_r>
 800bb52:	68e1      	ldr	r1, [r4, #12]
 800bb54:	4b06      	ldr	r3, [pc, #24]	@ (800bb70 <cleanup_stdio+0x3c>)
 800bb56:	4299      	cmp	r1, r3
 800bb58:	d004      	beq.n	800bb64 <cleanup_stdio+0x30>
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb60:	f002 bf5a 	b.w	800ea18 <_fflush_r>
 800bb64:	bd10      	pop	{r4, pc}
 800bb66:	bf00      	nop
 800bb68:	20001f08 	.word	0x20001f08
 800bb6c:	20001f70 	.word	0x20001f70
 800bb70:	20001fd8 	.word	0x20001fd8

0800bb74 <global_stdio_init.part.0>:
 800bb74:	b510      	push	{r4, lr}
 800bb76:	4b0b      	ldr	r3, [pc, #44]	@ (800bba4 <global_stdio_init.part.0+0x30>)
 800bb78:	4c0b      	ldr	r4, [pc, #44]	@ (800bba8 <global_stdio_init.part.0+0x34>)
 800bb7a:	4a0c      	ldr	r2, [pc, #48]	@ (800bbac <global_stdio_init.part.0+0x38>)
 800bb7c:	601a      	str	r2, [r3, #0]
 800bb7e:	4620      	mov	r0, r4
 800bb80:	2200      	movs	r2, #0
 800bb82:	2104      	movs	r1, #4
 800bb84:	f7ff ff94 	bl	800bab0 <std>
 800bb88:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb8c:	2201      	movs	r2, #1
 800bb8e:	2109      	movs	r1, #9
 800bb90:	f7ff ff8e 	bl	800bab0 <std>
 800bb94:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb98:	2202      	movs	r2, #2
 800bb9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb9e:	2112      	movs	r1, #18
 800bba0:	f7ff bf86 	b.w	800bab0 <std>
 800bba4:	20002040 	.word	0x20002040
 800bba8:	20001f08 	.word	0x20001f08
 800bbac:	0800bb1d 	.word	0x0800bb1d

0800bbb0 <__sfp_lock_acquire>:
 800bbb0:	4801      	ldr	r0, [pc, #4]	@ (800bbb8 <__sfp_lock_acquire+0x8>)
 800bbb2:	f000 ba36 	b.w	800c022 <__retarget_lock_acquire_recursive>
 800bbb6:	bf00      	nop
 800bbb8:	20002049 	.word	0x20002049

0800bbbc <__sfp_lock_release>:
 800bbbc:	4801      	ldr	r0, [pc, #4]	@ (800bbc4 <__sfp_lock_release+0x8>)
 800bbbe:	f000 ba31 	b.w	800c024 <__retarget_lock_release_recursive>
 800bbc2:	bf00      	nop
 800bbc4:	20002049 	.word	0x20002049

0800bbc8 <__sinit>:
 800bbc8:	b510      	push	{r4, lr}
 800bbca:	4604      	mov	r4, r0
 800bbcc:	f7ff fff0 	bl	800bbb0 <__sfp_lock_acquire>
 800bbd0:	6a23      	ldr	r3, [r4, #32]
 800bbd2:	b11b      	cbz	r3, 800bbdc <__sinit+0x14>
 800bbd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbd8:	f7ff bff0 	b.w	800bbbc <__sfp_lock_release>
 800bbdc:	4b04      	ldr	r3, [pc, #16]	@ (800bbf0 <__sinit+0x28>)
 800bbde:	6223      	str	r3, [r4, #32]
 800bbe0:	4b04      	ldr	r3, [pc, #16]	@ (800bbf4 <__sinit+0x2c>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d1f5      	bne.n	800bbd4 <__sinit+0xc>
 800bbe8:	f7ff ffc4 	bl	800bb74 <global_stdio_init.part.0>
 800bbec:	e7f2      	b.n	800bbd4 <__sinit+0xc>
 800bbee:	bf00      	nop
 800bbf0:	0800bb35 	.word	0x0800bb35
 800bbf4:	20002040 	.word	0x20002040

0800bbf8 <_fwalk_sglue>:
 800bbf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbfc:	4607      	mov	r7, r0
 800bbfe:	4688      	mov	r8, r1
 800bc00:	4614      	mov	r4, r2
 800bc02:	2600      	movs	r6, #0
 800bc04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc08:	f1b9 0901 	subs.w	r9, r9, #1
 800bc0c:	d505      	bpl.n	800bc1a <_fwalk_sglue+0x22>
 800bc0e:	6824      	ldr	r4, [r4, #0]
 800bc10:	2c00      	cmp	r4, #0
 800bc12:	d1f7      	bne.n	800bc04 <_fwalk_sglue+0xc>
 800bc14:	4630      	mov	r0, r6
 800bc16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc1a:	89ab      	ldrh	r3, [r5, #12]
 800bc1c:	2b01      	cmp	r3, #1
 800bc1e:	d907      	bls.n	800bc30 <_fwalk_sglue+0x38>
 800bc20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc24:	3301      	adds	r3, #1
 800bc26:	d003      	beq.n	800bc30 <_fwalk_sglue+0x38>
 800bc28:	4629      	mov	r1, r5
 800bc2a:	4638      	mov	r0, r7
 800bc2c:	47c0      	blx	r8
 800bc2e:	4306      	orrs	r6, r0
 800bc30:	3568      	adds	r5, #104	@ 0x68
 800bc32:	e7e9      	b.n	800bc08 <_fwalk_sglue+0x10>

0800bc34 <iprintf>:
 800bc34:	b40f      	push	{r0, r1, r2, r3}
 800bc36:	b507      	push	{r0, r1, r2, lr}
 800bc38:	4906      	ldr	r1, [pc, #24]	@ (800bc54 <iprintf+0x20>)
 800bc3a:	ab04      	add	r3, sp, #16
 800bc3c:	6808      	ldr	r0, [r1, #0]
 800bc3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc42:	6881      	ldr	r1, [r0, #8]
 800bc44:	9301      	str	r3, [sp, #4]
 800bc46:	f002 fd4b 	bl	800e6e0 <_vfiprintf_r>
 800bc4a:	b003      	add	sp, #12
 800bc4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc50:	b004      	add	sp, #16
 800bc52:	4770      	bx	lr
 800bc54:	20000238 	.word	0x20000238

0800bc58 <_puts_r>:
 800bc58:	6a03      	ldr	r3, [r0, #32]
 800bc5a:	b570      	push	{r4, r5, r6, lr}
 800bc5c:	6884      	ldr	r4, [r0, #8]
 800bc5e:	4605      	mov	r5, r0
 800bc60:	460e      	mov	r6, r1
 800bc62:	b90b      	cbnz	r3, 800bc68 <_puts_r+0x10>
 800bc64:	f7ff ffb0 	bl	800bbc8 <__sinit>
 800bc68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc6a:	07db      	lsls	r3, r3, #31
 800bc6c:	d405      	bmi.n	800bc7a <_puts_r+0x22>
 800bc6e:	89a3      	ldrh	r3, [r4, #12]
 800bc70:	0598      	lsls	r0, r3, #22
 800bc72:	d402      	bmi.n	800bc7a <_puts_r+0x22>
 800bc74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc76:	f000 f9d4 	bl	800c022 <__retarget_lock_acquire_recursive>
 800bc7a:	89a3      	ldrh	r3, [r4, #12]
 800bc7c:	0719      	lsls	r1, r3, #28
 800bc7e:	d502      	bpl.n	800bc86 <_puts_r+0x2e>
 800bc80:	6923      	ldr	r3, [r4, #16]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d135      	bne.n	800bcf2 <_puts_r+0x9a>
 800bc86:	4621      	mov	r1, r4
 800bc88:	4628      	mov	r0, r5
 800bc8a:	f000 f8e7 	bl	800be5c <__swsetup_r>
 800bc8e:	b380      	cbz	r0, 800bcf2 <_puts_r+0x9a>
 800bc90:	f04f 35ff 	mov.w	r5, #4294967295
 800bc94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc96:	07da      	lsls	r2, r3, #31
 800bc98:	d405      	bmi.n	800bca6 <_puts_r+0x4e>
 800bc9a:	89a3      	ldrh	r3, [r4, #12]
 800bc9c:	059b      	lsls	r3, r3, #22
 800bc9e:	d402      	bmi.n	800bca6 <_puts_r+0x4e>
 800bca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bca2:	f000 f9bf 	bl	800c024 <__retarget_lock_release_recursive>
 800bca6:	4628      	mov	r0, r5
 800bca8:	bd70      	pop	{r4, r5, r6, pc}
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	da04      	bge.n	800bcb8 <_puts_r+0x60>
 800bcae:	69a2      	ldr	r2, [r4, #24]
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	dc17      	bgt.n	800bce4 <_puts_r+0x8c>
 800bcb4:	290a      	cmp	r1, #10
 800bcb6:	d015      	beq.n	800bce4 <_puts_r+0x8c>
 800bcb8:	6823      	ldr	r3, [r4, #0]
 800bcba:	1c5a      	adds	r2, r3, #1
 800bcbc:	6022      	str	r2, [r4, #0]
 800bcbe:	7019      	strb	r1, [r3, #0]
 800bcc0:	68a3      	ldr	r3, [r4, #8]
 800bcc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	60a3      	str	r3, [r4, #8]
 800bcca:	2900      	cmp	r1, #0
 800bccc:	d1ed      	bne.n	800bcaa <_puts_r+0x52>
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	da11      	bge.n	800bcf6 <_puts_r+0x9e>
 800bcd2:	4622      	mov	r2, r4
 800bcd4:	210a      	movs	r1, #10
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f000 f881 	bl	800bdde <__swbuf_r>
 800bcdc:	3001      	adds	r0, #1
 800bcde:	d0d7      	beq.n	800bc90 <_puts_r+0x38>
 800bce0:	250a      	movs	r5, #10
 800bce2:	e7d7      	b.n	800bc94 <_puts_r+0x3c>
 800bce4:	4622      	mov	r2, r4
 800bce6:	4628      	mov	r0, r5
 800bce8:	f000 f879 	bl	800bdde <__swbuf_r>
 800bcec:	3001      	adds	r0, #1
 800bcee:	d1e7      	bne.n	800bcc0 <_puts_r+0x68>
 800bcf0:	e7ce      	b.n	800bc90 <_puts_r+0x38>
 800bcf2:	3e01      	subs	r6, #1
 800bcf4:	e7e4      	b.n	800bcc0 <_puts_r+0x68>
 800bcf6:	6823      	ldr	r3, [r4, #0]
 800bcf8:	1c5a      	adds	r2, r3, #1
 800bcfa:	6022      	str	r2, [r4, #0]
 800bcfc:	220a      	movs	r2, #10
 800bcfe:	701a      	strb	r2, [r3, #0]
 800bd00:	e7ee      	b.n	800bce0 <_puts_r+0x88>
	...

0800bd04 <puts>:
 800bd04:	4b02      	ldr	r3, [pc, #8]	@ (800bd10 <puts+0xc>)
 800bd06:	4601      	mov	r1, r0
 800bd08:	6818      	ldr	r0, [r3, #0]
 800bd0a:	f7ff bfa5 	b.w	800bc58 <_puts_r>
 800bd0e:	bf00      	nop
 800bd10:	20000238 	.word	0x20000238

0800bd14 <siprintf>:
 800bd14:	b40e      	push	{r1, r2, r3}
 800bd16:	b510      	push	{r4, lr}
 800bd18:	b09d      	sub	sp, #116	@ 0x74
 800bd1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bd1c:	9002      	str	r0, [sp, #8]
 800bd1e:	9006      	str	r0, [sp, #24]
 800bd20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bd24:	480a      	ldr	r0, [pc, #40]	@ (800bd50 <siprintf+0x3c>)
 800bd26:	9107      	str	r1, [sp, #28]
 800bd28:	9104      	str	r1, [sp, #16]
 800bd2a:	490a      	ldr	r1, [pc, #40]	@ (800bd54 <siprintf+0x40>)
 800bd2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd30:	9105      	str	r1, [sp, #20]
 800bd32:	2400      	movs	r4, #0
 800bd34:	a902      	add	r1, sp, #8
 800bd36:	6800      	ldr	r0, [r0, #0]
 800bd38:	9301      	str	r3, [sp, #4]
 800bd3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bd3c:	f002 fbaa 	bl	800e494 <_svfiprintf_r>
 800bd40:	9b02      	ldr	r3, [sp, #8]
 800bd42:	701c      	strb	r4, [r3, #0]
 800bd44:	b01d      	add	sp, #116	@ 0x74
 800bd46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd4a:	b003      	add	sp, #12
 800bd4c:	4770      	bx	lr
 800bd4e:	bf00      	nop
 800bd50:	20000238 	.word	0x20000238
 800bd54:	ffff0208 	.word	0xffff0208

0800bd58 <__sread>:
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd60:	f000 f900 	bl	800bf64 <_read_r>
 800bd64:	2800      	cmp	r0, #0
 800bd66:	bfab      	itete	ge
 800bd68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bd6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bd6c:	181b      	addge	r3, r3, r0
 800bd6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bd72:	bfac      	ite	ge
 800bd74:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bd76:	81a3      	strhlt	r3, [r4, #12]
 800bd78:	bd10      	pop	{r4, pc}

0800bd7a <__swrite>:
 800bd7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd7e:	461f      	mov	r7, r3
 800bd80:	898b      	ldrh	r3, [r1, #12]
 800bd82:	05db      	lsls	r3, r3, #23
 800bd84:	4605      	mov	r5, r0
 800bd86:	460c      	mov	r4, r1
 800bd88:	4616      	mov	r6, r2
 800bd8a:	d505      	bpl.n	800bd98 <__swrite+0x1e>
 800bd8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd90:	2302      	movs	r3, #2
 800bd92:	2200      	movs	r2, #0
 800bd94:	f000 f8d4 	bl	800bf40 <_lseek_r>
 800bd98:	89a3      	ldrh	r3, [r4, #12]
 800bd9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd9e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bda2:	81a3      	strh	r3, [r4, #12]
 800bda4:	4632      	mov	r2, r6
 800bda6:	463b      	mov	r3, r7
 800bda8:	4628      	mov	r0, r5
 800bdaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdae:	f000 b8fb 	b.w	800bfa8 <_write_r>

0800bdb2 <__sseek>:
 800bdb2:	b510      	push	{r4, lr}
 800bdb4:	460c      	mov	r4, r1
 800bdb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdba:	f000 f8c1 	bl	800bf40 <_lseek_r>
 800bdbe:	1c43      	adds	r3, r0, #1
 800bdc0:	89a3      	ldrh	r3, [r4, #12]
 800bdc2:	bf15      	itete	ne
 800bdc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bdc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bdca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bdce:	81a3      	strheq	r3, [r4, #12]
 800bdd0:	bf18      	it	ne
 800bdd2:	81a3      	strhne	r3, [r4, #12]
 800bdd4:	bd10      	pop	{r4, pc}

0800bdd6 <__sclose>:
 800bdd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdda:	f000 b8a1 	b.w	800bf20 <_close_r>

0800bdde <__swbuf_r>:
 800bdde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bde0:	460e      	mov	r6, r1
 800bde2:	4614      	mov	r4, r2
 800bde4:	4605      	mov	r5, r0
 800bde6:	b118      	cbz	r0, 800bdf0 <__swbuf_r+0x12>
 800bde8:	6a03      	ldr	r3, [r0, #32]
 800bdea:	b90b      	cbnz	r3, 800bdf0 <__swbuf_r+0x12>
 800bdec:	f7ff feec 	bl	800bbc8 <__sinit>
 800bdf0:	69a3      	ldr	r3, [r4, #24]
 800bdf2:	60a3      	str	r3, [r4, #8]
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	071a      	lsls	r2, r3, #28
 800bdf8:	d501      	bpl.n	800bdfe <__swbuf_r+0x20>
 800bdfa:	6923      	ldr	r3, [r4, #16]
 800bdfc:	b943      	cbnz	r3, 800be10 <__swbuf_r+0x32>
 800bdfe:	4621      	mov	r1, r4
 800be00:	4628      	mov	r0, r5
 800be02:	f000 f82b 	bl	800be5c <__swsetup_r>
 800be06:	b118      	cbz	r0, 800be10 <__swbuf_r+0x32>
 800be08:	f04f 37ff 	mov.w	r7, #4294967295
 800be0c:	4638      	mov	r0, r7
 800be0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be10:	6823      	ldr	r3, [r4, #0]
 800be12:	6922      	ldr	r2, [r4, #16]
 800be14:	1a98      	subs	r0, r3, r2
 800be16:	6963      	ldr	r3, [r4, #20]
 800be18:	b2f6      	uxtb	r6, r6
 800be1a:	4283      	cmp	r3, r0
 800be1c:	4637      	mov	r7, r6
 800be1e:	dc05      	bgt.n	800be2c <__swbuf_r+0x4e>
 800be20:	4621      	mov	r1, r4
 800be22:	4628      	mov	r0, r5
 800be24:	f002 fdf8 	bl	800ea18 <_fflush_r>
 800be28:	2800      	cmp	r0, #0
 800be2a:	d1ed      	bne.n	800be08 <__swbuf_r+0x2a>
 800be2c:	68a3      	ldr	r3, [r4, #8]
 800be2e:	3b01      	subs	r3, #1
 800be30:	60a3      	str	r3, [r4, #8]
 800be32:	6823      	ldr	r3, [r4, #0]
 800be34:	1c5a      	adds	r2, r3, #1
 800be36:	6022      	str	r2, [r4, #0]
 800be38:	701e      	strb	r6, [r3, #0]
 800be3a:	6962      	ldr	r2, [r4, #20]
 800be3c:	1c43      	adds	r3, r0, #1
 800be3e:	429a      	cmp	r2, r3
 800be40:	d004      	beq.n	800be4c <__swbuf_r+0x6e>
 800be42:	89a3      	ldrh	r3, [r4, #12]
 800be44:	07db      	lsls	r3, r3, #31
 800be46:	d5e1      	bpl.n	800be0c <__swbuf_r+0x2e>
 800be48:	2e0a      	cmp	r6, #10
 800be4a:	d1df      	bne.n	800be0c <__swbuf_r+0x2e>
 800be4c:	4621      	mov	r1, r4
 800be4e:	4628      	mov	r0, r5
 800be50:	f002 fde2 	bl	800ea18 <_fflush_r>
 800be54:	2800      	cmp	r0, #0
 800be56:	d0d9      	beq.n	800be0c <__swbuf_r+0x2e>
 800be58:	e7d6      	b.n	800be08 <__swbuf_r+0x2a>
	...

0800be5c <__swsetup_r>:
 800be5c:	b538      	push	{r3, r4, r5, lr}
 800be5e:	4b29      	ldr	r3, [pc, #164]	@ (800bf04 <__swsetup_r+0xa8>)
 800be60:	4605      	mov	r5, r0
 800be62:	6818      	ldr	r0, [r3, #0]
 800be64:	460c      	mov	r4, r1
 800be66:	b118      	cbz	r0, 800be70 <__swsetup_r+0x14>
 800be68:	6a03      	ldr	r3, [r0, #32]
 800be6a:	b90b      	cbnz	r3, 800be70 <__swsetup_r+0x14>
 800be6c:	f7ff feac 	bl	800bbc8 <__sinit>
 800be70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be74:	0719      	lsls	r1, r3, #28
 800be76:	d422      	bmi.n	800bebe <__swsetup_r+0x62>
 800be78:	06da      	lsls	r2, r3, #27
 800be7a:	d407      	bmi.n	800be8c <__swsetup_r+0x30>
 800be7c:	2209      	movs	r2, #9
 800be7e:	602a      	str	r2, [r5, #0]
 800be80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be84:	81a3      	strh	r3, [r4, #12]
 800be86:	f04f 30ff 	mov.w	r0, #4294967295
 800be8a:	e033      	b.n	800bef4 <__swsetup_r+0x98>
 800be8c:	0758      	lsls	r0, r3, #29
 800be8e:	d512      	bpl.n	800beb6 <__swsetup_r+0x5a>
 800be90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be92:	b141      	cbz	r1, 800bea6 <__swsetup_r+0x4a>
 800be94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be98:	4299      	cmp	r1, r3
 800be9a:	d002      	beq.n	800bea2 <__swsetup_r+0x46>
 800be9c:	4628      	mov	r0, r5
 800be9e:	f000 ff23 	bl	800cce8 <_free_r>
 800bea2:	2300      	movs	r3, #0
 800bea4:	6363      	str	r3, [r4, #52]	@ 0x34
 800bea6:	89a3      	ldrh	r3, [r4, #12]
 800bea8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800beac:	81a3      	strh	r3, [r4, #12]
 800beae:	2300      	movs	r3, #0
 800beb0:	6063      	str	r3, [r4, #4]
 800beb2:	6923      	ldr	r3, [r4, #16]
 800beb4:	6023      	str	r3, [r4, #0]
 800beb6:	89a3      	ldrh	r3, [r4, #12]
 800beb8:	f043 0308 	orr.w	r3, r3, #8
 800bebc:	81a3      	strh	r3, [r4, #12]
 800bebe:	6923      	ldr	r3, [r4, #16]
 800bec0:	b94b      	cbnz	r3, 800bed6 <__swsetup_r+0x7a>
 800bec2:	89a3      	ldrh	r3, [r4, #12]
 800bec4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800becc:	d003      	beq.n	800bed6 <__swsetup_r+0x7a>
 800bece:	4621      	mov	r1, r4
 800bed0:	4628      	mov	r0, r5
 800bed2:	f002 fdef 	bl	800eab4 <__smakebuf_r>
 800bed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beda:	f013 0201 	ands.w	r2, r3, #1
 800bede:	d00a      	beq.n	800bef6 <__swsetup_r+0x9a>
 800bee0:	2200      	movs	r2, #0
 800bee2:	60a2      	str	r2, [r4, #8]
 800bee4:	6962      	ldr	r2, [r4, #20]
 800bee6:	4252      	negs	r2, r2
 800bee8:	61a2      	str	r2, [r4, #24]
 800beea:	6922      	ldr	r2, [r4, #16]
 800beec:	b942      	cbnz	r2, 800bf00 <__swsetup_r+0xa4>
 800beee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bef2:	d1c5      	bne.n	800be80 <__swsetup_r+0x24>
 800bef4:	bd38      	pop	{r3, r4, r5, pc}
 800bef6:	0799      	lsls	r1, r3, #30
 800bef8:	bf58      	it	pl
 800befa:	6962      	ldrpl	r2, [r4, #20]
 800befc:	60a2      	str	r2, [r4, #8]
 800befe:	e7f4      	b.n	800beea <__swsetup_r+0x8e>
 800bf00:	2000      	movs	r0, #0
 800bf02:	e7f7      	b.n	800bef4 <__swsetup_r+0x98>
 800bf04:	20000238 	.word	0x20000238

0800bf08 <memset>:
 800bf08:	4402      	add	r2, r0
 800bf0a:	4603      	mov	r3, r0
 800bf0c:	4293      	cmp	r3, r2
 800bf0e:	d100      	bne.n	800bf12 <memset+0xa>
 800bf10:	4770      	bx	lr
 800bf12:	f803 1b01 	strb.w	r1, [r3], #1
 800bf16:	e7f9      	b.n	800bf0c <memset+0x4>

0800bf18 <_localeconv_r>:
 800bf18:	4800      	ldr	r0, [pc, #0]	@ (800bf1c <_localeconv_r+0x4>)
 800bf1a:	4770      	bx	lr
 800bf1c:	20000378 	.word	0x20000378

0800bf20 <_close_r>:
 800bf20:	b538      	push	{r3, r4, r5, lr}
 800bf22:	4d06      	ldr	r5, [pc, #24]	@ (800bf3c <_close_r+0x1c>)
 800bf24:	2300      	movs	r3, #0
 800bf26:	4604      	mov	r4, r0
 800bf28:	4608      	mov	r0, r1
 800bf2a:	602b      	str	r3, [r5, #0]
 800bf2c:	f7f5 fe06 	bl	8001b3c <_close>
 800bf30:	1c43      	adds	r3, r0, #1
 800bf32:	d102      	bne.n	800bf3a <_close_r+0x1a>
 800bf34:	682b      	ldr	r3, [r5, #0]
 800bf36:	b103      	cbz	r3, 800bf3a <_close_r+0x1a>
 800bf38:	6023      	str	r3, [r4, #0]
 800bf3a:	bd38      	pop	{r3, r4, r5, pc}
 800bf3c:	20002044 	.word	0x20002044

0800bf40 <_lseek_r>:
 800bf40:	b538      	push	{r3, r4, r5, lr}
 800bf42:	4d07      	ldr	r5, [pc, #28]	@ (800bf60 <_lseek_r+0x20>)
 800bf44:	4604      	mov	r4, r0
 800bf46:	4608      	mov	r0, r1
 800bf48:	4611      	mov	r1, r2
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	602a      	str	r2, [r5, #0]
 800bf4e:	461a      	mov	r2, r3
 800bf50:	f7f5 fe1b 	bl	8001b8a <_lseek>
 800bf54:	1c43      	adds	r3, r0, #1
 800bf56:	d102      	bne.n	800bf5e <_lseek_r+0x1e>
 800bf58:	682b      	ldr	r3, [r5, #0]
 800bf5a:	b103      	cbz	r3, 800bf5e <_lseek_r+0x1e>
 800bf5c:	6023      	str	r3, [r4, #0]
 800bf5e:	bd38      	pop	{r3, r4, r5, pc}
 800bf60:	20002044 	.word	0x20002044

0800bf64 <_read_r>:
 800bf64:	b538      	push	{r3, r4, r5, lr}
 800bf66:	4d07      	ldr	r5, [pc, #28]	@ (800bf84 <_read_r+0x20>)
 800bf68:	4604      	mov	r4, r0
 800bf6a:	4608      	mov	r0, r1
 800bf6c:	4611      	mov	r1, r2
 800bf6e:	2200      	movs	r2, #0
 800bf70:	602a      	str	r2, [r5, #0]
 800bf72:	461a      	mov	r2, r3
 800bf74:	f7f5 fdc5 	bl	8001b02 <_read>
 800bf78:	1c43      	adds	r3, r0, #1
 800bf7a:	d102      	bne.n	800bf82 <_read_r+0x1e>
 800bf7c:	682b      	ldr	r3, [r5, #0]
 800bf7e:	b103      	cbz	r3, 800bf82 <_read_r+0x1e>
 800bf80:	6023      	str	r3, [r4, #0]
 800bf82:	bd38      	pop	{r3, r4, r5, pc}
 800bf84:	20002044 	.word	0x20002044

0800bf88 <_sbrk_r>:
 800bf88:	b538      	push	{r3, r4, r5, lr}
 800bf8a:	4d06      	ldr	r5, [pc, #24]	@ (800bfa4 <_sbrk_r+0x1c>)
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	4604      	mov	r4, r0
 800bf90:	4608      	mov	r0, r1
 800bf92:	602b      	str	r3, [r5, #0]
 800bf94:	f7f5 fe06 	bl	8001ba4 <_sbrk>
 800bf98:	1c43      	adds	r3, r0, #1
 800bf9a:	d102      	bne.n	800bfa2 <_sbrk_r+0x1a>
 800bf9c:	682b      	ldr	r3, [r5, #0]
 800bf9e:	b103      	cbz	r3, 800bfa2 <_sbrk_r+0x1a>
 800bfa0:	6023      	str	r3, [r4, #0]
 800bfa2:	bd38      	pop	{r3, r4, r5, pc}
 800bfa4:	20002044 	.word	0x20002044

0800bfa8 <_write_r>:
 800bfa8:	b538      	push	{r3, r4, r5, lr}
 800bfaa:	4d07      	ldr	r5, [pc, #28]	@ (800bfc8 <_write_r+0x20>)
 800bfac:	4604      	mov	r4, r0
 800bfae:	4608      	mov	r0, r1
 800bfb0:	4611      	mov	r1, r2
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	602a      	str	r2, [r5, #0]
 800bfb6:	461a      	mov	r2, r3
 800bfb8:	f7f5 fbfb 	bl	80017b2 <_write>
 800bfbc:	1c43      	adds	r3, r0, #1
 800bfbe:	d102      	bne.n	800bfc6 <_write_r+0x1e>
 800bfc0:	682b      	ldr	r3, [r5, #0]
 800bfc2:	b103      	cbz	r3, 800bfc6 <_write_r+0x1e>
 800bfc4:	6023      	str	r3, [r4, #0]
 800bfc6:	bd38      	pop	{r3, r4, r5, pc}
 800bfc8:	20002044 	.word	0x20002044

0800bfcc <__errno>:
 800bfcc:	4b01      	ldr	r3, [pc, #4]	@ (800bfd4 <__errno+0x8>)
 800bfce:	6818      	ldr	r0, [r3, #0]
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	20000238 	.word	0x20000238

0800bfd8 <__libc_init_array>:
 800bfd8:	b570      	push	{r4, r5, r6, lr}
 800bfda:	4d0d      	ldr	r5, [pc, #52]	@ (800c010 <__libc_init_array+0x38>)
 800bfdc:	4c0d      	ldr	r4, [pc, #52]	@ (800c014 <__libc_init_array+0x3c>)
 800bfde:	1b64      	subs	r4, r4, r5
 800bfe0:	10a4      	asrs	r4, r4, #2
 800bfe2:	2600      	movs	r6, #0
 800bfe4:	42a6      	cmp	r6, r4
 800bfe6:	d109      	bne.n	800bffc <__libc_init_array+0x24>
 800bfe8:	4d0b      	ldr	r5, [pc, #44]	@ (800c018 <__libc_init_array+0x40>)
 800bfea:	4c0c      	ldr	r4, [pc, #48]	@ (800c01c <__libc_init_array+0x44>)
 800bfec:	f003 fa22 	bl	800f434 <_init>
 800bff0:	1b64      	subs	r4, r4, r5
 800bff2:	10a4      	asrs	r4, r4, #2
 800bff4:	2600      	movs	r6, #0
 800bff6:	42a6      	cmp	r6, r4
 800bff8:	d105      	bne.n	800c006 <__libc_init_array+0x2e>
 800bffa:	bd70      	pop	{r4, r5, r6, pc}
 800bffc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c000:	4798      	blx	r3
 800c002:	3601      	adds	r6, #1
 800c004:	e7ee      	b.n	800bfe4 <__libc_init_array+0xc>
 800c006:	f855 3b04 	ldr.w	r3, [r5], #4
 800c00a:	4798      	blx	r3
 800c00c:	3601      	adds	r6, #1
 800c00e:	e7f2      	b.n	800bff6 <__libc_init_array+0x1e>
 800c010:	0800f9ac 	.word	0x0800f9ac
 800c014:	0800f9ac 	.word	0x0800f9ac
 800c018:	0800f9ac 	.word	0x0800f9ac
 800c01c:	0800f9b0 	.word	0x0800f9b0

0800c020 <__retarget_lock_init_recursive>:
 800c020:	4770      	bx	lr

0800c022 <__retarget_lock_acquire_recursive>:
 800c022:	4770      	bx	lr

0800c024 <__retarget_lock_release_recursive>:
 800c024:	4770      	bx	lr
	...

0800c028 <nanf>:
 800c028:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c030 <nanf+0x8>
 800c02c:	4770      	bx	lr
 800c02e:	bf00      	nop
 800c030:	7fc00000 	.word	0x7fc00000

0800c034 <quorem>:
 800c034:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c038:	6903      	ldr	r3, [r0, #16]
 800c03a:	690c      	ldr	r4, [r1, #16]
 800c03c:	42a3      	cmp	r3, r4
 800c03e:	4607      	mov	r7, r0
 800c040:	db7e      	blt.n	800c140 <quorem+0x10c>
 800c042:	3c01      	subs	r4, #1
 800c044:	f101 0814 	add.w	r8, r1, #20
 800c048:	00a3      	lsls	r3, r4, #2
 800c04a:	f100 0514 	add.w	r5, r0, #20
 800c04e:	9300      	str	r3, [sp, #0]
 800c050:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c054:	9301      	str	r3, [sp, #4]
 800c056:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c05a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c05e:	3301      	adds	r3, #1
 800c060:	429a      	cmp	r2, r3
 800c062:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c066:	fbb2 f6f3 	udiv	r6, r2, r3
 800c06a:	d32e      	bcc.n	800c0ca <quorem+0x96>
 800c06c:	f04f 0a00 	mov.w	sl, #0
 800c070:	46c4      	mov	ip, r8
 800c072:	46ae      	mov	lr, r5
 800c074:	46d3      	mov	fp, sl
 800c076:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c07a:	b298      	uxth	r0, r3
 800c07c:	fb06 a000 	mla	r0, r6, r0, sl
 800c080:	0c02      	lsrs	r2, r0, #16
 800c082:	0c1b      	lsrs	r3, r3, #16
 800c084:	fb06 2303 	mla	r3, r6, r3, r2
 800c088:	f8de 2000 	ldr.w	r2, [lr]
 800c08c:	b280      	uxth	r0, r0
 800c08e:	b292      	uxth	r2, r2
 800c090:	1a12      	subs	r2, r2, r0
 800c092:	445a      	add	r2, fp
 800c094:	f8de 0000 	ldr.w	r0, [lr]
 800c098:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c09c:	b29b      	uxth	r3, r3
 800c09e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c0a2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c0a6:	b292      	uxth	r2, r2
 800c0a8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c0ac:	45e1      	cmp	r9, ip
 800c0ae:	f84e 2b04 	str.w	r2, [lr], #4
 800c0b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c0b6:	d2de      	bcs.n	800c076 <quorem+0x42>
 800c0b8:	9b00      	ldr	r3, [sp, #0]
 800c0ba:	58eb      	ldr	r3, [r5, r3]
 800c0bc:	b92b      	cbnz	r3, 800c0ca <quorem+0x96>
 800c0be:	9b01      	ldr	r3, [sp, #4]
 800c0c0:	3b04      	subs	r3, #4
 800c0c2:	429d      	cmp	r5, r3
 800c0c4:	461a      	mov	r2, r3
 800c0c6:	d32f      	bcc.n	800c128 <quorem+0xf4>
 800c0c8:	613c      	str	r4, [r7, #16]
 800c0ca:	4638      	mov	r0, r7
 800c0cc:	f001 f912 	bl	800d2f4 <__mcmp>
 800c0d0:	2800      	cmp	r0, #0
 800c0d2:	db25      	blt.n	800c120 <quorem+0xec>
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	2000      	movs	r0, #0
 800c0d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0dc:	f8d1 c000 	ldr.w	ip, [r1]
 800c0e0:	fa1f fe82 	uxth.w	lr, r2
 800c0e4:	fa1f f38c 	uxth.w	r3, ip
 800c0e8:	eba3 030e 	sub.w	r3, r3, lr
 800c0ec:	4403      	add	r3, r0
 800c0ee:	0c12      	lsrs	r2, r2, #16
 800c0f0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c0f4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c0f8:	b29b      	uxth	r3, r3
 800c0fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0fe:	45c1      	cmp	r9, r8
 800c100:	f841 3b04 	str.w	r3, [r1], #4
 800c104:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c108:	d2e6      	bcs.n	800c0d8 <quorem+0xa4>
 800c10a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c10e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c112:	b922      	cbnz	r2, 800c11e <quorem+0xea>
 800c114:	3b04      	subs	r3, #4
 800c116:	429d      	cmp	r5, r3
 800c118:	461a      	mov	r2, r3
 800c11a:	d30b      	bcc.n	800c134 <quorem+0x100>
 800c11c:	613c      	str	r4, [r7, #16]
 800c11e:	3601      	adds	r6, #1
 800c120:	4630      	mov	r0, r6
 800c122:	b003      	add	sp, #12
 800c124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c128:	6812      	ldr	r2, [r2, #0]
 800c12a:	3b04      	subs	r3, #4
 800c12c:	2a00      	cmp	r2, #0
 800c12e:	d1cb      	bne.n	800c0c8 <quorem+0x94>
 800c130:	3c01      	subs	r4, #1
 800c132:	e7c6      	b.n	800c0c2 <quorem+0x8e>
 800c134:	6812      	ldr	r2, [r2, #0]
 800c136:	3b04      	subs	r3, #4
 800c138:	2a00      	cmp	r2, #0
 800c13a:	d1ef      	bne.n	800c11c <quorem+0xe8>
 800c13c:	3c01      	subs	r4, #1
 800c13e:	e7ea      	b.n	800c116 <quorem+0xe2>
 800c140:	2000      	movs	r0, #0
 800c142:	e7ee      	b.n	800c122 <quorem+0xee>
 800c144:	0000      	movs	r0, r0
	...

0800c148 <_dtoa_r>:
 800c148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c14c:	69c7      	ldr	r7, [r0, #28]
 800c14e:	b097      	sub	sp, #92	@ 0x5c
 800c150:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c154:	ec55 4b10 	vmov	r4, r5, d0
 800c158:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c15a:	9107      	str	r1, [sp, #28]
 800c15c:	4681      	mov	r9, r0
 800c15e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c160:	9311      	str	r3, [sp, #68]	@ 0x44
 800c162:	b97f      	cbnz	r7, 800c184 <_dtoa_r+0x3c>
 800c164:	2010      	movs	r0, #16
 800c166:	f7fe fd81 	bl	800ac6c <malloc>
 800c16a:	4602      	mov	r2, r0
 800c16c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c170:	b920      	cbnz	r0, 800c17c <_dtoa_r+0x34>
 800c172:	4ba9      	ldr	r3, [pc, #676]	@ (800c418 <_dtoa_r+0x2d0>)
 800c174:	21ef      	movs	r1, #239	@ 0xef
 800c176:	48a9      	ldr	r0, [pc, #676]	@ (800c41c <_dtoa_r+0x2d4>)
 800c178:	f002 fd3e 	bl	800ebf8 <__assert_func>
 800c17c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c180:	6007      	str	r7, [r0, #0]
 800c182:	60c7      	str	r7, [r0, #12]
 800c184:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c188:	6819      	ldr	r1, [r3, #0]
 800c18a:	b159      	cbz	r1, 800c1a4 <_dtoa_r+0x5c>
 800c18c:	685a      	ldr	r2, [r3, #4]
 800c18e:	604a      	str	r2, [r1, #4]
 800c190:	2301      	movs	r3, #1
 800c192:	4093      	lsls	r3, r2
 800c194:	608b      	str	r3, [r1, #8]
 800c196:	4648      	mov	r0, r9
 800c198:	f000 fe30 	bl	800cdfc <_Bfree>
 800c19c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	601a      	str	r2, [r3, #0]
 800c1a4:	1e2b      	subs	r3, r5, #0
 800c1a6:	bfb9      	ittee	lt
 800c1a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c1ac:	9305      	strlt	r3, [sp, #20]
 800c1ae:	2300      	movge	r3, #0
 800c1b0:	6033      	strge	r3, [r6, #0]
 800c1b2:	9f05      	ldr	r7, [sp, #20]
 800c1b4:	4b9a      	ldr	r3, [pc, #616]	@ (800c420 <_dtoa_r+0x2d8>)
 800c1b6:	bfbc      	itt	lt
 800c1b8:	2201      	movlt	r2, #1
 800c1ba:	6032      	strlt	r2, [r6, #0]
 800c1bc:	43bb      	bics	r3, r7
 800c1be:	d112      	bne.n	800c1e6 <_dtoa_r+0x9e>
 800c1c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c1c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c1c6:	6013      	str	r3, [r2, #0]
 800c1c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c1cc:	4323      	orrs	r3, r4
 800c1ce:	f000 855a 	beq.w	800cc86 <_dtoa_r+0xb3e>
 800c1d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c434 <_dtoa_r+0x2ec>
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	f000 855c 	beq.w	800cc96 <_dtoa_r+0xb4e>
 800c1de:	f10a 0303 	add.w	r3, sl, #3
 800c1e2:	f000 bd56 	b.w	800cc92 <_dtoa_r+0xb4a>
 800c1e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	ec51 0b17 	vmov	r0, r1, d7
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c1f6:	f7f4 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1fa:	4680      	mov	r8, r0
 800c1fc:	b158      	cbz	r0, 800c216 <_dtoa_r+0xce>
 800c1fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c200:	2301      	movs	r3, #1
 800c202:	6013      	str	r3, [r2, #0]
 800c204:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c206:	b113      	cbz	r3, 800c20e <_dtoa_r+0xc6>
 800c208:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c20a:	4b86      	ldr	r3, [pc, #536]	@ (800c424 <_dtoa_r+0x2dc>)
 800c20c:	6013      	str	r3, [r2, #0]
 800c20e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c438 <_dtoa_r+0x2f0>
 800c212:	f000 bd40 	b.w	800cc96 <_dtoa_r+0xb4e>
 800c216:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c21a:	aa14      	add	r2, sp, #80	@ 0x50
 800c21c:	a915      	add	r1, sp, #84	@ 0x54
 800c21e:	4648      	mov	r0, r9
 800c220:	f001 f988 	bl	800d534 <__d2b>
 800c224:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c228:	9002      	str	r0, [sp, #8]
 800c22a:	2e00      	cmp	r6, #0
 800c22c:	d078      	beq.n	800c320 <_dtoa_r+0x1d8>
 800c22e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c230:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c23c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c240:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c244:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c248:	4619      	mov	r1, r3
 800c24a:	2200      	movs	r2, #0
 800c24c:	4b76      	ldr	r3, [pc, #472]	@ (800c428 <_dtoa_r+0x2e0>)
 800c24e:	f7f4 f81b 	bl	8000288 <__aeabi_dsub>
 800c252:	a36b      	add	r3, pc, #428	@ (adr r3, 800c400 <_dtoa_r+0x2b8>)
 800c254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c258:	f7f4 f9ce 	bl	80005f8 <__aeabi_dmul>
 800c25c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c408 <_dtoa_r+0x2c0>)
 800c25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c262:	f7f4 f813 	bl	800028c <__adddf3>
 800c266:	4604      	mov	r4, r0
 800c268:	4630      	mov	r0, r6
 800c26a:	460d      	mov	r5, r1
 800c26c:	f7f4 f95a 	bl	8000524 <__aeabi_i2d>
 800c270:	a367      	add	r3, pc, #412	@ (adr r3, 800c410 <_dtoa_r+0x2c8>)
 800c272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c276:	f7f4 f9bf 	bl	80005f8 <__aeabi_dmul>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4620      	mov	r0, r4
 800c280:	4629      	mov	r1, r5
 800c282:	f7f4 f803 	bl	800028c <__adddf3>
 800c286:	4604      	mov	r4, r0
 800c288:	460d      	mov	r5, r1
 800c28a:	f7f4 fc65 	bl	8000b58 <__aeabi_d2iz>
 800c28e:	2200      	movs	r2, #0
 800c290:	4607      	mov	r7, r0
 800c292:	2300      	movs	r3, #0
 800c294:	4620      	mov	r0, r4
 800c296:	4629      	mov	r1, r5
 800c298:	f7f4 fc20 	bl	8000adc <__aeabi_dcmplt>
 800c29c:	b140      	cbz	r0, 800c2b0 <_dtoa_r+0x168>
 800c29e:	4638      	mov	r0, r7
 800c2a0:	f7f4 f940 	bl	8000524 <__aeabi_i2d>
 800c2a4:	4622      	mov	r2, r4
 800c2a6:	462b      	mov	r3, r5
 800c2a8:	f7f4 fc0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2ac:	b900      	cbnz	r0, 800c2b0 <_dtoa_r+0x168>
 800c2ae:	3f01      	subs	r7, #1
 800c2b0:	2f16      	cmp	r7, #22
 800c2b2:	d852      	bhi.n	800c35a <_dtoa_r+0x212>
 800c2b4:	4b5d      	ldr	r3, [pc, #372]	@ (800c42c <_dtoa_r+0x2e4>)
 800c2b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c2c2:	f7f4 fc0b 	bl	8000adc <__aeabi_dcmplt>
 800c2c6:	2800      	cmp	r0, #0
 800c2c8:	d049      	beq.n	800c35e <_dtoa_r+0x216>
 800c2ca:	3f01      	subs	r7, #1
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800c2d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c2d2:	1b9b      	subs	r3, r3, r6
 800c2d4:	1e5a      	subs	r2, r3, #1
 800c2d6:	bf45      	ittet	mi
 800c2d8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c2dc:	9300      	strmi	r3, [sp, #0]
 800c2de:	2300      	movpl	r3, #0
 800c2e0:	2300      	movmi	r3, #0
 800c2e2:	9206      	str	r2, [sp, #24]
 800c2e4:	bf54      	ite	pl
 800c2e6:	9300      	strpl	r3, [sp, #0]
 800c2e8:	9306      	strmi	r3, [sp, #24]
 800c2ea:	2f00      	cmp	r7, #0
 800c2ec:	db39      	blt.n	800c362 <_dtoa_r+0x21a>
 800c2ee:	9b06      	ldr	r3, [sp, #24]
 800c2f0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c2f2:	443b      	add	r3, r7
 800c2f4:	9306      	str	r3, [sp, #24]
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	9308      	str	r3, [sp, #32]
 800c2fa:	9b07      	ldr	r3, [sp, #28]
 800c2fc:	2b09      	cmp	r3, #9
 800c2fe:	d863      	bhi.n	800c3c8 <_dtoa_r+0x280>
 800c300:	2b05      	cmp	r3, #5
 800c302:	bfc4      	itt	gt
 800c304:	3b04      	subgt	r3, #4
 800c306:	9307      	strgt	r3, [sp, #28]
 800c308:	9b07      	ldr	r3, [sp, #28]
 800c30a:	f1a3 0302 	sub.w	r3, r3, #2
 800c30e:	bfcc      	ite	gt
 800c310:	2400      	movgt	r4, #0
 800c312:	2401      	movle	r4, #1
 800c314:	2b03      	cmp	r3, #3
 800c316:	d863      	bhi.n	800c3e0 <_dtoa_r+0x298>
 800c318:	e8df f003 	tbb	[pc, r3]
 800c31c:	2b375452 	.word	0x2b375452
 800c320:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c324:	441e      	add	r6, r3
 800c326:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c32a:	2b20      	cmp	r3, #32
 800c32c:	bfc1      	itttt	gt
 800c32e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c332:	409f      	lslgt	r7, r3
 800c334:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c338:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c33c:	bfd6      	itet	le
 800c33e:	f1c3 0320 	rsble	r3, r3, #32
 800c342:	ea47 0003 	orrgt.w	r0, r7, r3
 800c346:	fa04 f003 	lslle.w	r0, r4, r3
 800c34a:	f7f4 f8db 	bl	8000504 <__aeabi_ui2d>
 800c34e:	2201      	movs	r2, #1
 800c350:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c354:	3e01      	subs	r6, #1
 800c356:	9212      	str	r2, [sp, #72]	@ 0x48
 800c358:	e776      	b.n	800c248 <_dtoa_r+0x100>
 800c35a:	2301      	movs	r3, #1
 800c35c:	e7b7      	b.n	800c2ce <_dtoa_r+0x186>
 800c35e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c360:	e7b6      	b.n	800c2d0 <_dtoa_r+0x188>
 800c362:	9b00      	ldr	r3, [sp, #0]
 800c364:	1bdb      	subs	r3, r3, r7
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	427b      	negs	r3, r7
 800c36a:	9308      	str	r3, [sp, #32]
 800c36c:	2300      	movs	r3, #0
 800c36e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c370:	e7c3      	b.n	800c2fa <_dtoa_r+0x1b2>
 800c372:	2301      	movs	r3, #1
 800c374:	9309      	str	r3, [sp, #36]	@ 0x24
 800c376:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c378:	eb07 0b03 	add.w	fp, r7, r3
 800c37c:	f10b 0301 	add.w	r3, fp, #1
 800c380:	2b01      	cmp	r3, #1
 800c382:	9303      	str	r3, [sp, #12]
 800c384:	bfb8      	it	lt
 800c386:	2301      	movlt	r3, #1
 800c388:	e006      	b.n	800c398 <_dtoa_r+0x250>
 800c38a:	2301      	movs	r3, #1
 800c38c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c38e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c390:	2b00      	cmp	r3, #0
 800c392:	dd28      	ble.n	800c3e6 <_dtoa_r+0x29e>
 800c394:	469b      	mov	fp, r3
 800c396:	9303      	str	r3, [sp, #12]
 800c398:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c39c:	2100      	movs	r1, #0
 800c39e:	2204      	movs	r2, #4
 800c3a0:	f102 0514 	add.w	r5, r2, #20
 800c3a4:	429d      	cmp	r5, r3
 800c3a6:	d926      	bls.n	800c3f6 <_dtoa_r+0x2ae>
 800c3a8:	6041      	str	r1, [r0, #4]
 800c3aa:	4648      	mov	r0, r9
 800c3ac:	f000 fce6 	bl	800cd7c <_Balloc>
 800c3b0:	4682      	mov	sl, r0
 800c3b2:	2800      	cmp	r0, #0
 800c3b4:	d142      	bne.n	800c43c <_dtoa_r+0x2f4>
 800c3b6:	4b1e      	ldr	r3, [pc, #120]	@ (800c430 <_dtoa_r+0x2e8>)
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	f240 11af 	movw	r1, #431	@ 0x1af
 800c3be:	e6da      	b.n	800c176 <_dtoa_r+0x2e>
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	e7e3      	b.n	800c38c <_dtoa_r+0x244>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	e7d5      	b.n	800c374 <_dtoa_r+0x22c>
 800c3c8:	2401      	movs	r4, #1
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	9307      	str	r3, [sp, #28]
 800c3ce:	9409      	str	r4, [sp, #36]	@ 0x24
 800c3d0:	f04f 3bff 	mov.w	fp, #4294967295
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c3da:	2312      	movs	r3, #18
 800c3dc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c3de:	e7db      	b.n	800c398 <_dtoa_r+0x250>
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3e4:	e7f4      	b.n	800c3d0 <_dtoa_r+0x288>
 800c3e6:	f04f 0b01 	mov.w	fp, #1
 800c3ea:	f8cd b00c 	str.w	fp, [sp, #12]
 800c3ee:	465b      	mov	r3, fp
 800c3f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c3f4:	e7d0      	b.n	800c398 <_dtoa_r+0x250>
 800c3f6:	3101      	adds	r1, #1
 800c3f8:	0052      	lsls	r2, r2, #1
 800c3fa:	e7d1      	b.n	800c3a0 <_dtoa_r+0x258>
 800c3fc:	f3af 8000 	nop.w
 800c400:	636f4361 	.word	0x636f4361
 800c404:	3fd287a7 	.word	0x3fd287a7
 800c408:	8b60c8b3 	.word	0x8b60c8b3
 800c40c:	3fc68a28 	.word	0x3fc68a28
 800c410:	509f79fb 	.word	0x509f79fb
 800c414:	3fd34413 	.word	0x3fd34413
 800c418:	0800f5be 	.word	0x0800f5be
 800c41c:	0800f5d5 	.word	0x0800f5d5
 800c420:	7ff00000 	.word	0x7ff00000
 800c424:	0800f589 	.word	0x0800f589
 800c428:	3ff80000 	.word	0x3ff80000
 800c42c:	0800f788 	.word	0x0800f788
 800c430:	0800f62d 	.word	0x0800f62d
 800c434:	0800f5ba 	.word	0x0800f5ba
 800c438:	0800f588 	.word	0x0800f588
 800c43c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c440:	6018      	str	r0, [r3, #0]
 800c442:	9b03      	ldr	r3, [sp, #12]
 800c444:	2b0e      	cmp	r3, #14
 800c446:	f200 80a1 	bhi.w	800c58c <_dtoa_r+0x444>
 800c44a:	2c00      	cmp	r4, #0
 800c44c:	f000 809e 	beq.w	800c58c <_dtoa_r+0x444>
 800c450:	2f00      	cmp	r7, #0
 800c452:	dd33      	ble.n	800c4bc <_dtoa_r+0x374>
 800c454:	4b9c      	ldr	r3, [pc, #624]	@ (800c6c8 <_dtoa_r+0x580>)
 800c456:	f007 020f 	and.w	r2, r7, #15
 800c45a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c45e:	ed93 7b00 	vldr	d7, [r3]
 800c462:	05f8      	lsls	r0, r7, #23
 800c464:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c468:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c46c:	d516      	bpl.n	800c49c <_dtoa_r+0x354>
 800c46e:	4b97      	ldr	r3, [pc, #604]	@ (800c6cc <_dtoa_r+0x584>)
 800c470:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c478:	f7f4 f9e8 	bl	800084c <__aeabi_ddiv>
 800c47c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c480:	f004 040f 	and.w	r4, r4, #15
 800c484:	2603      	movs	r6, #3
 800c486:	4d91      	ldr	r5, [pc, #580]	@ (800c6cc <_dtoa_r+0x584>)
 800c488:	b954      	cbnz	r4, 800c4a0 <_dtoa_r+0x358>
 800c48a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c48e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c492:	f7f4 f9db 	bl	800084c <__aeabi_ddiv>
 800c496:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c49a:	e028      	b.n	800c4ee <_dtoa_r+0x3a6>
 800c49c:	2602      	movs	r6, #2
 800c49e:	e7f2      	b.n	800c486 <_dtoa_r+0x33e>
 800c4a0:	07e1      	lsls	r1, r4, #31
 800c4a2:	d508      	bpl.n	800c4b6 <_dtoa_r+0x36e>
 800c4a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c4a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4ac:	f7f4 f8a4 	bl	80005f8 <__aeabi_dmul>
 800c4b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c4b4:	3601      	adds	r6, #1
 800c4b6:	1064      	asrs	r4, r4, #1
 800c4b8:	3508      	adds	r5, #8
 800c4ba:	e7e5      	b.n	800c488 <_dtoa_r+0x340>
 800c4bc:	f000 80af 	beq.w	800c61e <_dtoa_r+0x4d6>
 800c4c0:	427c      	negs	r4, r7
 800c4c2:	4b81      	ldr	r3, [pc, #516]	@ (800c6c8 <_dtoa_r+0x580>)
 800c4c4:	4d81      	ldr	r5, [pc, #516]	@ (800c6cc <_dtoa_r+0x584>)
 800c4c6:	f004 020f 	and.w	r2, r4, #15
 800c4ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c4d6:	f7f4 f88f 	bl	80005f8 <__aeabi_dmul>
 800c4da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4de:	1124      	asrs	r4, r4, #4
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	2602      	movs	r6, #2
 800c4e4:	2c00      	cmp	r4, #0
 800c4e6:	f040 808f 	bne.w	800c608 <_dtoa_r+0x4c0>
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d1d3      	bne.n	800c496 <_dtoa_r+0x34e>
 800c4ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	f000 8094 	beq.w	800c622 <_dtoa_r+0x4da>
 800c4fa:	4b75      	ldr	r3, [pc, #468]	@ (800c6d0 <_dtoa_r+0x588>)
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	4620      	mov	r0, r4
 800c500:	4629      	mov	r1, r5
 800c502:	f7f4 faeb 	bl	8000adc <__aeabi_dcmplt>
 800c506:	2800      	cmp	r0, #0
 800c508:	f000 808b 	beq.w	800c622 <_dtoa_r+0x4da>
 800c50c:	9b03      	ldr	r3, [sp, #12]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f000 8087 	beq.w	800c622 <_dtoa_r+0x4da>
 800c514:	f1bb 0f00 	cmp.w	fp, #0
 800c518:	dd34      	ble.n	800c584 <_dtoa_r+0x43c>
 800c51a:	4620      	mov	r0, r4
 800c51c:	4b6d      	ldr	r3, [pc, #436]	@ (800c6d4 <_dtoa_r+0x58c>)
 800c51e:	2200      	movs	r2, #0
 800c520:	4629      	mov	r1, r5
 800c522:	f7f4 f869 	bl	80005f8 <__aeabi_dmul>
 800c526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c52a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c52e:	3601      	adds	r6, #1
 800c530:	465c      	mov	r4, fp
 800c532:	4630      	mov	r0, r6
 800c534:	f7f3 fff6 	bl	8000524 <__aeabi_i2d>
 800c538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c53c:	f7f4 f85c 	bl	80005f8 <__aeabi_dmul>
 800c540:	4b65      	ldr	r3, [pc, #404]	@ (800c6d8 <_dtoa_r+0x590>)
 800c542:	2200      	movs	r2, #0
 800c544:	f7f3 fea2 	bl	800028c <__adddf3>
 800c548:	4605      	mov	r5, r0
 800c54a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c54e:	2c00      	cmp	r4, #0
 800c550:	d16a      	bne.n	800c628 <_dtoa_r+0x4e0>
 800c552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c556:	4b61      	ldr	r3, [pc, #388]	@ (800c6dc <_dtoa_r+0x594>)
 800c558:	2200      	movs	r2, #0
 800c55a:	f7f3 fe95 	bl	8000288 <__aeabi_dsub>
 800c55e:	4602      	mov	r2, r0
 800c560:	460b      	mov	r3, r1
 800c562:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c566:	462a      	mov	r2, r5
 800c568:	4633      	mov	r3, r6
 800c56a:	f7f4 fad5 	bl	8000b18 <__aeabi_dcmpgt>
 800c56e:	2800      	cmp	r0, #0
 800c570:	f040 8298 	bne.w	800caa4 <_dtoa_r+0x95c>
 800c574:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c578:	462a      	mov	r2, r5
 800c57a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c57e:	f7f4 faad 	bl	8000adc <__aeabi_dcmplt>
 800c582:	bb38      	cbnz	r0, 800c5d4 <_dtoa_r+0x48c>
 800c584:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c588:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c58c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c58e:	2b00      	cmp	r3, #0
 800c590:	f2c0 8157 	blt.w	800c842 <_dtoa_r+0x6fa>
 800c594:	2f0e      	cmp	r7, #14
 800c596:	f300 8154 	bgt.w	800c842 <_dtoa_r+0x6fa>
 800c59a:	4b4b      	ldr	r3, [pc, #300]	@ (800c6c8 <_dtoa_r+0x580>)
 800c59c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c5a0:	ed93 7b00 	vldr	d7, [r3]
 800c5a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	ed8d 7b00 	vstr	d7, [sp]
 800c5ac:	f280 80e5 	bge.w	800c77a <_dtoa_r+0x632>
 800c5b0:	9b03      	ldr	r3, [sp, #12]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	f300 80e1 	bgt.w	800c77a <_dtoa_r+0x632>
 800c5b8:	d10c      	bne.n	800c5d4 <_dtoa_r+0x48c>
 800c5ba:	4b48      	ldr	r3, [pc, #288]	@ (800c6dc <_dtoa_r+0x594>)
 800c5bc:	2200      	movs	r2, #0
 800c5be:	ec51 0b17 	vmov	r0, r1, d7
 800c5c2:	f7f4 f819 	bl	80005f8 <__aeabi_dmul>
 800c5c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5ca:	f7f4 fa9b 	bl	8000b04 <__aeabi_dcmpge>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	f000 8266 	beq.w	800caa0 <_dtoa_r+0x958>
 800c5d4:	2400      	movs	r4, #0
 800c5d6:	4625      	mov	r5, r4
 800c5d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5da:	4656      	mov	r6, sl
 800c5dc:	ea6f 0803 	mvn.w	r8, r3
 800c5e0:	2700      	movs	r7, #0
 800c5e2:	4621      	mov	r1, r4
 800c5e4:	4648      	mov	r0, r9
 800c5e6:	f000 fc09 	bl	800cdfc <_Bfree>
 800c5ea:	2d00      	cmp	r5, #0
 800c5ec:	f000 80bd 	beq.w	800c76a <_dtoa_r+0x622>
 800c5f0:	b12f      	cbz	r7, 800c5fe <_dtoa_r+0x4b6>
 800c5f2:	42af      	cmp	r7, r5
 800c5f4:	d003      	beq.n	800c5fe <_dtoa_r+0x4b6>
 800c5f6:	4639      	mov	r1, r7
 800c5f8:	4648      	mov	r0, r9
 800c5fa:	f000 fbff 	bl	800cdfc <_Bfree>
 800c5fe:	4629      	mov	r1, r5
 800c600:	4648      	mov	r0, r9
 800c602:	f000 fbfb 	bl	800cdfc <_Bfree>
 800c606:	e0b0      	b.n	800c76a <_dtoa_r+0x622>
 800c608:	07e2      	lsls	r2, r4, #31
 800c60a:	d505      	bpl.n	800c618 <_dtoa_r+0x4d0>
 800c60c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c610:	f7f3 fff2 	bl	80005f8 <__aeabi_dmul>
 800c614:	3601      	adds	r6, #1
 800c616:	2301      	movs	r3, #1
 800c618:	1064      	asrs	r4, r4, #1
 800c61a:	3508      	adds	r5, #8
 800c61c:	e762      	b.n	800c4e4 <_dtoa_r+0x39c>
 800c61e:	2602      	movs	r6, #2
 800c620:	e765      	b.n	800c4ee <_dtoa_r+0x3a6>
 800c622:	9c03      	ldr	r4, [sp, #12]
 800c624:	46b8      	mov	r8, r7
 800c626:	e784      	b.n	800c532 <_dtoa_r+0x3ea>
 800c628:	4b27      	ldr	r3, [pc, #156]	@ (800c6c8 <_dtoa_r+0x580>)
 800c62a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c62c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c630:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c634:	4454      	add	r4, sl
 800c636:	2900      	cmp	r1, #0
 800c638:	d054      	beq.n	800c6e4 <_dtoa_r+0x59c>
 800c63a:	4929      	ldr	r1, [pc, #164]	@ (800c6e0 <_dtoa_r+0x598>)
 800c63c:	2000      	movs	r0, #0
 800c63e:	f7f4 f905 	bl	800084c <__aeabi_ddiv>
 800c642:	4633      	mov	r3, r6
 800c644:	462a      	mov	r2, r5
 800c646:	f7f3 fe1f 	bl	8000288 <__aeabi_dsub>
 800c64a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c64e:	4656      	mov	r6, sl
 800c650:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c654:	f7f4 fa80 	bl	8000b58 <__aeabi_d2iz>
 800c658:	4605      	mov	r5, r0
 800c65a:	f7f3 ff63 	bl	8000524 <__aeabi_i2d>
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c666:	f7f3 fe0f 	bl	8000288 <__aeabi_dsub>
 800c66a:	3530      	adds	r5, #48	@ 0x30
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c674:	f806 5b01 	strb.w	r5, [r6], #1
 800c678:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c67c:	f7f4 fa2e 	bl	8000adc <__aeabi_dcmplt>
 800c680:	2800      	cmp	r0, #0
 800c682:	d172      	bne.n	800c76a <_dtoa_r+0x622>
 800c684:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c688:	4911      	ldr	r1, [pc, #68]	@ (800c6d0 <_dtoa_r+0x588>)
 800c68a:	2000      	movs	r0, #0
 800c68c:	f7f3 fdfc 	bl	8000288 <__aeabi_dsub>
 800c690:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c694:	f7f4 fa22 	bl	8000adc <__aeabi_dcmplt>
 800c698:	2800      	cmp	r0, #0
 800c69a:	f040 80b4 	bne.w	800c806 <_dtoa_r+0x6be>
 800c69e:	42a6      	cmp	r6, r4
 800c6a0:	f43f af70 	beq.w	800c584 <_dtoa_r+0x43c>
 800c6a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c6a8:	4b0a      	ldr	r3, [pc, #40]	@ (800c6d4 <_dtoa_r+0x58c>)
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	f7f3 ffa4 	bl	80005f8 <__aeabi_dmul>
 800c6b0:	4b08      	ldr	r3, [pc, #32]	@ (800c6d4 <_dtoa_r+0x58c>)
 800c6b2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6bc:	f7f3 ff9c 	bl	80005f8 <__aeabi_dmul>
 800c6c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6c4:	e7c4      	b.n	800c650 <_dtoa_r+0x508>
 800c6c6:	bf00      	nop
 800c6c8:	0800f788 	.word	0x0800f788
 800c6cc:	0800f760 	.word	0x0800f760
 800c6d0:	3ff00000 	.word	0x3ff00000
 800c6d4:	40240000 	.word	0x40240000
 800c6d8:	401c0000 	.word	0x401c0000
 800c6dc:	40140000 	.word	0x40140000
 800c6e0:	3fe00000 	.word	0x3fe00000
 800c6e4:	4631      	mov	r1, r6
 800c6e6:	4628      	mov	r0, r5
 800c6e8:	f7f3 ff86 	bl	80005f8 <__aeabi_dmul>
 800c6ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c6f0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c6f2:	4656      	mov	r6, sl
 800c6f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6f8:	f7f4 fa2e 	bl	8000b58 <__aeabi_d2iz>
 800c6fc:	4605      	mov	r5, r0
 800c6fe:	f7f3 ff11 	bl	8000524 <__aeabi_i2d>
 800c702:	4602      	mov	r2, r0
 800c704:	460b      	mov	r3, r1
 800c706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c70a:	f7f3 fdbd 	bl	8000288 <__aeabi_dsub>
 800c70e:	3530      	adds	r5, #48	@ 0x30
 800c710:	f806 5b01 	strb.w	r5, [r6], #1
 800c714:	4602      	mov	r2, r0
 800c716:	460b      	mov	r3, r1
 800c718:	42a6      	cmp	r6, r4
 800c71a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c71e:	f04f 0200 	mov.w	r2, #0
 800c722:	d124      	bne.n	800c76e <_dtoa_r+0x626>
 800c724:	4baf      	ldr	r3, [pc, #700]	@ (800c9e4 <_dtoa_r+0x89c>)
 800c726:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c72a:	f7f3 fdaf 	bl	800028c <__adddf3>
 800c72e:	4602      	mov	r2, r0
 800c730:	460b      	mov	r3, r1
 800c732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c736:	f7f4 f9ef 	bl	8000b18 <__aeabi_dcmpgt>
 800c73a:	2800      	cmp	r0, #0
 800c73c:	d163      	bne.n	800c806 <_dtoa_r+0x6be>
 800c73e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c742:	49a8      	ldr	r1, [pc, #672]	@ (800c9e4 <_dtoa_r+0x89c>)
 800c744:	2000      	movs	r0, #0
 800c746:	f7f3 fd9f 	bl	8000288 <__aeabi_dsub>
 800c74a:	4602      	mov	r2, r0
 800c74c:	460b      	mov	r3, r1
 800c74e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c752:	f7f4 f9c3 	bl	8000adc <__aeabi_dcmplt>
 800c756:	2800      	cmp	r0, #0
 800c758:	f43f af14 	beq.w	800c584 <_dtoa_r+0x43c>
 800c75c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c75e:	1e73      	subs	r3, r6, #1
 800c760:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c762:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c766:	2b30      	cmp	r3, #48	@ 0x30
 800c768:	d0f8      	beq.n	800c75c <_dtoa_r+0x614>
 800c76a:	4647      	mov	r7, r8
 800c76c:	e03b      	b.n	800c7e6 <_dtoa_r+0x69e>
 800c76e:	4b9e      	ldr	r3, [pc, #632]	@ (800c9e8 <_dtoa_r+0x8a0>)
 800c770:	f7f3 ff42 	bl	80005f8 <__aeabi_dmul>
 800c774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c778:	e7bc      	b.n	800c6f4 <_dtoa_r+0x5ac>
 800c77a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c77e:	4656      	mov	r6, sl
 800c780:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c784:	4620      	mov	r0, r4
 800c786:	4629      	mov	r1, r5
 800c788:	f7f4 f860 	bl	800084c <__aeabi_ddiv>
 800c78c:	f7f4 f9e4 	bl	8000b58 <__aeabi_d2iz>
 800c790:	4680      	mov	r8, r0
 800c792:	f7f3 fec7 	bl	8000524 <__aeabi_i2d>
 800c796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c79a:	f7f3 ff2d 	bl	80005f8 <__aeabi_dmul>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	4629      	mov	r1, r5
 800c7a6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c7aa:	f7f3 fd6d 	bl	8000288 <__aeabi_dsub>
 800c7ae:	f806 4b01 	strb.w	r4, [r6], #1
 800c7b2:	9d03      	ldr	r5, [sp, #12]
 800c7b4:	eba6 040a 	sub.w	r4, r6, sl
 800c7b8:	42a5      	cmp	r5, r4
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	d133      	bne.n	800c828 <_dtoa_r+0x6e0>
 800c7c0:	f7f3 fd64 	bl	800028c <__adddf3>
 800c7c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	f7f4 f9a4 	bl	8000b18 <__aeabi_dcmpgt>
 800c7d0:	b9c0      	cbnz	r0, 800c804 <_dtoa_r+0x6bc>
 800c7d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	4629      	mov	r1, r5
 800c7da:	f7f4 f975 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7de:	b110      	cbz	r0, 800c7e6 <_dtoa_r+0x69e>
 800c7e0:	f018 0f01 	tst.w	r8, #1
 800c7e4:	d10e      	bne.n	800c804 <_dtoa_r+0x6bc>
 800c7e6:	9902      	ldr	r1, [sp, #8]
 800c7e8:	4648      	mov	r0, r9
 800c7ea:	f000 fb07 	bl	800cdfc <_Bfree>
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	7033      	strb	r3, [r6, #0]
 800c7f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c7f4:	3701      	adds	r7, #1
 800c7f6:	601f      	str	r7, [r3, #0]
 800c7f8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	f000 824b 	beq.w	800cc96 <_dtoa_r+0xb4e>
 800c800:	601e      	str	r6, [r3, #0]
 800c802:	e248      	b.n	800cc96 <_dtoa_r+0xb4e>
 800c804:	46b8      	mov	r8, r7
 800c806:	4633      	mov	r3, r6
 800c808:	461e      	mov	r6, r3
 800c80a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c80e:	2a39      	cmp	r2, #57	@ 0x39
 800c810:	d106      	bne.n	800c820 <_dtoa_r+0x6d8>
 800c812:	459a      	cmp	sl, r3
 800c814:	d1f8      	bne.n	800c808 <_dtoa_r+0x6c0>
 800c816:	2230      	movs	r2, #48	@ 0x30
 800c818:	f108 0801 	add.w	r8, r8, #1
 800c81c:	f88a 2000 	strb.w	r2, [sl]
 800c820:	781a      	ldrb	r2, [r3, #0]
 800c822:	3201      	adds	r2, #1
 800c824:	701a      	strb	r2, [r3, #0]
 800c826:	e7a0      	b.n	800c76a <_dtoa_r+0x622>
 800c828:	4b6f      	ldr	r3, [pc, #444]	@ (800c9e8 <_dtoa_r+0x8a0>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	f7f3 fee4 	bl	80005f8 <__aeabi_dmul>
 800c830:	2200      	movs	r2, #0
 800c832:	2300      	movs	r3, #0
 800c834:	4604      	mov	r4, r0
 800c836:	460d      	mov	r5, r1
 800c838:	f7f4 f946 	bl	8000ac8 <__aeabi_dcmpeq>
 800c83c:	2800      	cmp	r0, #0
 800c83e:	d09f      	beq.n	800c780 <_dtoa_r+0x638>
 800c840:	e7d1      	b.n	800c7e6 <_dtoa_r+0x69e>
 800c842:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c844:	2a00      	cmp	r2, #0
 800c846:	f000 80ea 	beq.w	800ca1e <_dtoa_r+0x8d6>
 800c84a:	9a07      	ldr	r2, [sp, #28]
 800c84c:	2a01      	cmp	r2, #1
 800c84e:	f300 80cd 	bgt.w	800c9ec <_dtoa_r+0x8a4>
 800c852:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c854:	2a00      	cmp	r2, #0
 800c856:	f000 80c1 	beq.w	800c9dc <_dtoa_r+0x894>
 800c85a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c85e:	9c08      	ldr	r4, [sp, #32]
 800c860:	9e00      	ldr	r6, [sp, #0]
 800c862:	9a00      	ldr	r2, [sp, #0]
 800c864:	441a      	add	r2, r3
 800c866:	9200      	str	r2, [sp, #0]
 800c868:	9a06      	ldr	r2, [sp, #24]
 800c86a:	2101      	movs	r1, #1
 800c86c:	441a      	add	r2, r3
 800c86e:	4648      	mov	r0, r9
 800c870:	9206      	str	r2, [sp, #24]
 800c872:	f000 fbc1 	bl	800cff8 <__i2b>
 800c876:	4605      	mov	r5, r0
 800c878:	b166      	cbz	r6, 800c894 <_dtoa_r+0x74c>
 800c87a:	9b06      	ldr	r3, [sp, #24]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	dd09      	ble.n	800c894 <_dtoa_r+0x74c>
 800c880:	42b3      	cmp	r3, r6
 800c882:	9a00      	ldr	r2, [sp, #0]
 800c884:	bfa8      	it	ge
 800c886:	4633      	movge	r3, r6
 800c888:	1ad2      	subs	r2, r2, r3
 800c88a:	9200      	str	r2, [sp, #0]
 800c88c:	9a06      	ldr	r2, [sp, #24]
 800c88e:	1af6      	subs	r6, r6, r3
 800c890:	1ad3      	subs	r3, r2, r3
 800c892:	9306      	str	r3, [sp, #24]
 800c894:	9b08      	ldr	r3, [sp, #32]
 800c896:	b30b      	cbz	r3, 800c8dc <_dtoa_r+0x794>
 800c898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	f000 80c6 	beq.w	800ca2c <_dtoa_r+0x8e4>
 800c8a0:	2c00      	cmp	r4, #0
 800c8a2:	f000 80c0 	beq.w	800ca26 <_dtoa_r+0x8de>
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	4622      	mov	r2, r4
 800c8aa:	4648      	mov	r0, r9
 800c8ac:	f000 fc5c 	bl	800d168 <__pow5mult>
 800c8b0:	9a02      	ldr	r2, [sp, #8]
 800c8b2:	4601      	mov	r1, r0
 800c8b4:	4605      	mov	r5, r0
 800c8b6:	4648      	mov	r0, r9
 800c8b8:	f000 fbb4 	bl	800d024 <__multiply>
 800c8bc:	9902      	ldr	r1, [sp, #8]
 800c8be:	4680      	mov	r8, r0
 800c8c0:	4648      	mov	r0, r9
 800c8c2:	f000 fa9b 	bl	800cdfc <_Bfree>
 800c8c6:	9b08      	ldr	r3, [sp, #32]
 800c8c8:	1b1b      	subs	r3, r3, r4
 800c8ca:	9308      	str	r3, [sp, #32]
 800c8cc:	f000 80b1 	beq.w	800ca32 <_dtoa_r+0x8ea>
 800c8d0:	9a08      	ldr	r2, [sp, #32]
 800c8d2:	4641      	mov	r1, r8
 800c8d4:	4648      	mov	r0, r9
 800c8d6:	f000 fc47 	bl	800d168 <__pow5mult>
 800c8da:	9002      	str	r0, [sp, #8]
 800c8dc:	2101      	movs	r1, #1
 800c8de:	4648      	mov	r0, r9
 800c8e0:	f000 fb8a 	bl	800cff8 <__i2b>
 800c8e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8e6:	4604      	mov	r4, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	f000 81d8 	beq.w	800cc9e <_dtoa_r+0xb56>
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	4601      	mov	r1, r0
 800c8f2:	4648      	mov	r0, r9
 800c8f4:	f000 fc38 	bl	800d168 <__pow5mult>
 800c8f8:	9b07      	ldr	r3, [sp, #28]
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	4604      	mov	r4, r0
 800c8fe:	f300 809f 	bgt.w	800ca40 <_dtoa_r+0x8f8>
 800c902:	9b04      	ldr	r3, [sp, #16]
 800c904:	2b00      	cmp	r3, #0
 800c906:	f040 8097 	bne.w	800ca38 <_dtoa_r+0x8f0>
 800c90a:	9b05      	ldr	r3, [sp, #20]
 800c90c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c910:	2b00      	cmp	r3, #0
 800c912:	f040 8093 	bne.w	800ca3c <_dtoa_r+0x8f4>
 800c916:	9b05      	ldr	r3, [sp, #20]
 800c918:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c91c:	0d1b      	lsrs	r3, r3, #20
 800c91e:	051b      	lsls	r3, r3, #20
 800c920:	b133      	cbz	r3, 800c930 <_dtoa_r+0x7e8>
 800c922:	9b00      	ldr	r3, [sp, #0]
 800c924:	3301      	adds	r3, #1
 800c926:	9300      	str	r3, [sp, #0]
 800c928:	9b06      	ldr	r3, [sp, #24]
 800c92a:	3301      	adds	r3, #1
 800c92c:	9306      	str	r3, [sp, #24]
 800c92e:	2301      	movs	r3, #1
 800c930:	9308      	str	r3, [sp, #32]
 800c932:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c934:	2b00      	cmp	r3, #0
 800c936:	f000 81b8 	beq.w	800ccaa <_dtoa_r+0xb62>
 800c93a:	6923      	ldr	r3, [r4, #16]
 800c93c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c940:	6918      	ldr	r0, [r3, #16]
 800c942:	f000 fb0d 	bl	800cf60 <__hi0bits>
 800c946:	f1c0 0020 	rsb	r0, r0, #32
 800c94a:	9b06      	ldr	r3, [sp, #24]
 800c94c:	4418      	add	r0, r3
 800c94e:	f010 001f 	ands.w	r0, r0, #31
 800c952:	f000 8082 	beq.w	800ca5a <_dtoa_r+0x912>
 800c956:	f1c0 0320 	rsb	r3, r0, #32
 800c95a:	2b04      	cmp	r3, #4
 800c95c:	dd73      	ble.n	800ca46 <_dtoa_r+0x8fe>
 800c95e:	9b00      	ldr	r3, [sp, #0]
 800c960:	f1c0 001c 	rsb	r0, r0, #28
 800c964:	4403      	add	r3, r0
 800c966:	9300      	str	r3, [sp, #0]
 800c968:	9b06      	ldr	r3, [sp, #24]
 800c96a:	4403      	add	r3, r0
 800c96c:	4406      	add	r6, r0
 800c96e:	9306      	str	r3, [sp, #24]
 800c970:	9b00      	ldr	r3, [sp, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	dd05      	ble.n	800c982 <_dtoa_r+0x83a>
 800c976:	9902      	ldr	r1, [sp, #8]
 800c978:	461a      	mov	r2, r3
 800c97a:	4648      	mov	r0, r9
 800c97c:	f000 fc4e 	bl	800d21c <__lshift>
 800c980:	9002      	str	r0, [sp, #8]
 800c982:	9b06      	ldr	r3, [sp, #24]
 800c984:	2b00      	cmp	r3, #0
 800c986:	dd05      	ble.n	800c994 <_dtoa_r+0x84c>
 800c988:	4621      	mov	r1, r4
 800c98a:	461a      	mov	r2, r3
 800c98c:	4648      	mov	r0, r9
 800c98e:	f000 fc45 	bl	800d21c <__lshift>
 800c992:	4604      	mov	r4, r0
 800c994:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c996:	2b00      	cmp	r3, #0
 800c998:	d061      	beq.n	800ca5e <_dtoa_r+0x916>
 800c99a:	9802      	ldr	r0, [sp, #8]
 800c99c:	4621      	mov	r1, r4
 800c99e:	f000 fca9 	bl	800d2f4 <__mcmp>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	da5b      	bge.n	800ca5e <_dtoa_r+0x916>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	9902      	ldr	r1, [sp, #8]
 800c9aa:	220a      	movs	r2, #10
 800c9ac:	4648      	mov	r0, r9
 800c9ae:	f000 fa47 	bl	800ce40 <__multadd>
 800c9b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9b4:	9002      	str	r0, [sp, #8]
 800c9b6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	f000 8177 	beq.w	800ccae <_dtoa_r+0xb66>
 800c9c0:	4629      	mov	r1, r5
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	220a      	movs	r2, #10
 800c9c6:	4648      	mov	r0, r9
 800c9c8:	f000 fa3a 	bl	800ce40 <__multadd>
 800c9cc:	f1bb 0f00 	cmp.w	fp, #0
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	dc6f      	bgt.n	800cab4 <_dtoa_r+0x96c>
 800c9d4:	9b07      	ldr	r3, [sp, #28]
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	dc49      	bgt.n	800ca6e <_dtoa_r+0x926>
 800c9da:	e06b      	b.n	800cab4 <_dtoa_r+0x96c>
 800c9dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c9de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c9e2:	e73c      	b.n	800c85e <_dtoa_r+0x716>
 800c9e4:	3fe00000 	.word	0x3fe00000
 800c9e8:	40240000 	.word	0x40240000
 800c9ec:	9b03      	ldr	r3, [sp, #12]
 800c9ee:	1e5c      	subs	r4, r3, #1
 800c9f0:	9b08      	ldr	r3, [sp, #32]
 800c9f2:	42a3      	cmp	r3, r4
 800c9f4:	db09      	blt.n	800ca0a <_dtoa_r+0x8c2>
 800c9f6:	1b1c      	subs	r4, r3, r4
 800c9f8:	9b03      	ldr	r3, [sp, #12]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f6bf af30 	bge.w	800c860 <_dtoa_r+0x718>
 800ca00:	9b00      	ldr	r3, [sp, #0]
 800ca02:	9a03      	ldr	r2, [sp, #12]
 800ca04:	1a9e      	subs	r6, r3, r2
 800ca06:	2300      	movs	r3, #0
 800ca08:	e72b      	b.n	800c862 <_dtoa_r+0x71a>
 800ca0a:	9b08      	ldr	r3, [sp, #32]
 800ca0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca0e:	9408      	str	r4, [sp, #32]
 800ca10:	1ae3      	subs	r3, r4, r3
 800ca12:	441a      	add	r2, r3
 800ca14:	9e00      	ldr	r6, [sp, #0]
 800ca16:	9b03      	ldr	r3, [sp, #12]
 800ca18:	920d      	str	r2, [sp, #52]	@ 0x34
 800ca1a:	2400      	movs	r4, #0
 800ca1c:	e721      	b.n	800c862 <_dtoa_r+0x71a>
 800ca1e:	9c08      	ldr	r4, [sp, #32]
 800ca20:	9e00      	ldr	r6, [sp, #0]
 800ca22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ca24:	e728      	b.n	800c878 <_dtoa_r+0x730>
 800ca26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ca2a:	e751      	b.n	800c8d0 <_dtoa_r+0x788>
 800ca2c:	9a08      	ldr	r2, [sp, #32]
 800ca2e:	9902      	ldr	r1, [sp, #8]
 800ca30:	e750      	b.n	800c8d4 <_dtoa_r+0x78c>
 800ca32:	f8cd 8008 	str.w	r8, [sp, #8]
 800ca36:	e751      	b.n	800c8dc <_dtoa_r+0x794>
 800ca38:	2300      	movs	r3, #0
 800ca3a:	e779      	b.n	800c930 <_dtoa_r+0x7e8>
 800ca3c:	9b04      	ldr	r3, [sp, #16]
 800ca3e:	e777      	b.n	800c930 <_dtoa_r+0x7e8>
 800ca40:	2300      	movs	r3, #0
 800ca42:	9308      	str	r3, [sp, #32]
 800ca44:	e779      	b.n	800c93a <_dtoa_r+0x7f2>
 800ca46:	d093      	beq.n	800c970 <_dtoa_r+0x828>
 800ca48:	9a00      	ldr	r2, [sp, #0]
 800ca4a:	331c      	adds	r3, #28
 800ca4c:	441a      	add	r2, r3
 800ca4e:	9200      	str	r2, [sp, #0]
 800ca50:	9a06      	ldr	r2, [sp, #24]
 800ca52:	441a      	add	r2, r3
 800ca54:	441e      	add	r6, r3
 800ca56:	9206      	str	r2, [sp, #24]
 800ca58:	e78a      	b.n	800c970 <_dtoa_r+0x828>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	e7f4      	b.n	800ca48 <_dtoa_r+0x900>
 800ca5e:	9b03      	ldr	r3, [sp, #12]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	46b8      	mov	r8, r7
 800ca64:	dc20      	bgt.n	800caa8 <_dtoa_r+0x960>
 800ca66:	469b      	mov	fp, r3
 800ca68:	9b07      	ldr	r3, [sp, #28]
 800ca6a:	2b02      	cmp	r3, #2
 800ca6c:	dd1e      	ble.n	800caac <_dtoa_r+0x964>
 800ca6e:	f1bb 0f00 	cmp.w	fp, #0
 800ca72:	f47f adb1 	bne.w	800c5d8 <_dtoa_r+0x490>
 800ca76:	4621      	mov	r1, r4
 800ca78:	465b      	mov	r3, fp
 800ca7a:	2205      	movs	r2, #5
 800ca7c:	4648      	mov	r0, r9
 800ca7e:	f000 f9df 	bl	800ce40 <__multadd>
 800ca82:	4601      	mov	r1, r0
 800ca84:	4604      	mov	r4, r0
 800ca86:	9802      	ldr	r0, [sp, #8]
 800ca88:	f000 fc34 	bl	800d2f4 <__mcmp>
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	f77f ada3 	ble.w	800c5d8 <_dtoa_r+0x490>
 800ca92:	4656      	mov	r6, sl
 800ca94:	2331      	movs	r3, #49	@ 0x31
 800ca96:	f806 3b01 	strb.w	r3, [r6], #1
 800ca9a:	f108 0801 	add.w	r8, r8, #1
 800ca9e:	e59f      	b.n	800c5e0 <_dtoa_r+0x498>
 800caa0:	9c03      	ldr	r4, [sp, #12]
 800caa2:	46b8      	mov	r8, r7
 800caa4:	4625      	mov	r5, r4
 800caa6:	e7f4      	b.n	800ca92 <_dtoa_r+0x94a>
 800caa8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800caac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caae:	2b00      	cmp	r3, #0
 800cab0:	f000 8101 	beq.w	800ccb6 <_dtoa_r+0xb6e>
 800cab4:	2e00      	cmp	r6, #0
 800cab6:	dd05      	ble.n	800cac4 <_dtoa_r+0x97c>
 800cab8:	4629      	mov	r1, r5
 800caba:	4632      	mov	r2, r6
 800cabc:	4648      	mov	r0, r9
 800cabe:	f000 fbad 	bl	800d21c <__lshift>
 800cac2:	4605      	mov	r5, r0
 800cac4:	9b08      	ldr	r3, [sp, #32]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d05c      	beq.n	800cb84 <_dtoa_r+0xa3c>
 800caca:	6869      	ldr	r1, [r5, #4]
 800cacc:	4648      	mov	r0, r9
 800cace:	f000 f955 	bl	800cd7c <_Balloc>
 800cad2:	4606      	mov	r6, r0
 800cad4:	b928      	cbnz	r0, 800cae2 <_dtoa_r+0x99a>
 800cad6:	4b82      	ldr	r3, [pc, #520]	@ (800cce0 <_dtoa_r+0xb98>)
 800cad8:	4602      	mov	r2, r0
 800cada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cade:	f7ff bb4a 	b.w	800c176 <_dtoa_r+0x2e>
 800cae2:	692a      	ldr	r2, [r5, #16]
 800cae4:	3202      	adds	r2, #2
 800cae6:	0092      	lsls	r2, r2, #2
 800cae8:	f105 010c 	add.w	r1, r5, #12
 800caec:	300c      	adds	r0, #12
 800caee:	f002 f86b 	bl	800ebc8 <memcpy>
 800caf2:	2201      	movs	r2, #1
 800caf4:	4631      	mov	r1, r6
 800caf6:	4648      	mov	r0, r9
 800caf8:	f000 fb90 	bl	800d21c <__lshift>
 800cafc:	f10a 0301 	add.w	r3, sl, #1
 800cb00:	9300      	str	r3, [sp, #0]
 800cb02:	eb0a 030b 	add.w	r3, sl, fp
 800cb06:	9308      	str	r3, [sp, #32]
 800cb08:	9b04      	ldr	r3, [sp, #16]
 800cb0a:	f003 0301 	and.w	r3, r3, #1
 800cb0e:	462f      	mov	r7, r5
 800cb10:	9306      	str	r3, [sp, #24]
 800cb12:	4605      	mov	r5, r0
 800cb14:	9b00      	ldr	r3, [sp, #0]
 800cb16:	9802      	ldr	r0, [sp, #8]
 800cb18:	4621      	mov	r1, r4
 800cb1a:	f103 3bff 	add.w	fp, r3, #4294967295
 800cb1e:	f7ff fa89 	bl	800c034 <quorem>
 800cb22:	4603      	mov	r3, r0
 800cb24:	3330      	adds	r3, #48	@ 0x30
 800cb26:	9003      	str	r0, [sp, #12]
 800cb28:	4639      	mov	r1, r7
 800cb2a:	9802      	ldr	r0, [sp, #8]
 800cb2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb2e:	f000 fbe1 	bl	800d2f4 <__mcmp>
 800cb32:	462a      	mov	r2, r5
 800cb34:	9004      	str	r0, [sp, #16]
 800cb36:	4621      	mov	r1, r4
 800cb38:	4648      	mov	r0, r9
 800cb3a:	f000 fbf7 	bl	800d32c <__mdiff>
 800cb3e:	68c2      	ldr	r2, [r0, #12]
 800cb40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb42:	4606      	mov	r6, r0
 800cb44:	bb02      	cbnz	r2, 800cb88 <_dtoa_r+0xa40>
 800cb46:	4601      	mov	r1, r0
 800cb48:	9802      	ldr	r0, [sp, #8]
 800cb4a:	f000 fbd3 	bl	800d2f4 <__mcmp>
 800cb4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb50:	4602      	mov	r2, r0
 800cb52:	4631      	mov	r1, r6
 800cb54:	4648      	mov	r0, r9
 800cb56:	920c      	str	r2, [sp, #48]	@ 0x30
 800cb58:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb5a:	f000 f94f 	bl	800cdfc <_Bfree>
 800cb5e:	9b07      	ldr	r3, [sp, #28]
 800cb60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cb62:	9e00      	ldr	r6, [sp, #0]
 800cb64:	ea42 0103 	orr.w	r1, r2, r3
 800cb68:	9b06      	ldr	r3, [sp, #24]
 800cb6a:	4319      	orrs	r1, r3
 800cb6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb6e:	d10d      	bne.n	800cb8c <_dtoa_r+0xa44>
 800cb70:	2b39      	cmp	r3, #57	@ 0x39
 800cb72:	d027      	beq.n	800cbc4 <_dtoa_r+0xa7c>
 800cb74:	9a04      	ldr	r2, [sp, #16]
 800cb76:	2a00      	cmp	r2, #0
 800cb78:	dd01      	ble.n	800cb7e <_dtoa_r+0xa36>
 800cb7a:	9b03      	ldr	r3, [sp, #12]
 800cb7c:	3331      	adds	r3, #49	@ 0x31
 800cb7e:	f88b 3000 	strb.w	r3, [fp]
 800cb82:	e52e      	b.n	800c5e2 <_dtoa_r+0x49a>
 800cb84:	4628      	mov	r0, r5
 800cb86:	e7b9      	b.n	800cafc <_dtoa_r+0x9b4>
 800cb88:	2201      	movs	r2, #1
 800cb8a:	e7e2      	b.n	800cb52 <_dtoa_r+0xa0a>
 800cb8c:	9904      	ldr	r1, [sp, #16]
 800cb8e:	2900      	cmp	r1, #0
 800cb90:	db04      	blt.n	800cb9c <_dtoa_r+0xa54>
 800cb92:	9807      	ldr	r0, [sp, #28]
 800cb94:	4301      	orrs	r1, r0
 800cb96:	9806      	ldr	r0, [sp, #24]
 800cb98:	4301      	orrs	r1, r0
 800cb9a:	d120      	bne.n	800cbde <_dtoa_r+0xa96>
 800cb9c:	2a00      	cmp	r2, #0
 800cb9e:	ddee      	ble.n	800cb7e <_dtoa_r+0xa36>
 800cba0:	9902      	ldr	r1, [sp, #8]
 800cba2:	9300      	str	r3, [sp, #0]
 800cba4:	2201      	movs	r2, #1
 800cba6:	4648      	mov	r0, r9
 800cba8:	f000 fb38 	bl	800d21c <__lshift>
 800cbac:	4621      	mov	r1, r4
 800cbae:	9002      	str	r0, [sp, #8]
 800cbb0:	f000 fba0 	bl	800d2f4 <__mcmp>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	9b00      	ldr	r3, [sp, #0]
 800cbb8:	dc02      	bgt.n	800cbc0 <_dtoa_r+0xa78>
 800cbba:	d1e0      	bne.n	800cb7e <_dtoa_r+0xa36>
 800cbbc:	07da      	lsls	r2, r3, #31
 800cbbe:	d5de      	bpl.n	800cb7e <_dtoa_r+0xa36>
 800cbc0:	2b39      	cmp	r3, #57	@ 0x39
 800cbc2:	d1da      	bne.n	800cb7a <_dtoa_r+0xa32>
 800cbc4:	2339      	movs	r3, #57	@ 0x39
 800cbc6:	f88b 3000 	strb.w	r3, [fp]
 800cbca:	4633      	mov	r3, r6
 800cbcc:	461e      	mov	r6, r3
 800cbce:	3b01      	subs	r3, #1
 800cbd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cbd4:	2a39      	cmp	r2, #57	@ 0x39
 800cbd6:	d04e      	beq.n	800cc76 <_dtoa_r+0xb2e>
 800cbd8:	3201      	adds	r2, #1
 800cbda:	701a      	strb	r2, [r3, #0]
 800cbdc:	e501      	b.n	800c5e2 <_dtoa_r+0x49a>
 800cbde:	2a00      	cmp	r2, #0
 800cbe0:	dd03      	ble.n	800cbea <_dtoa_r+0xaa2>
 800cbe2:	2b39      	cmp	r3, #57	@ 0x39
 800cbe4:	d0ee      	beq.n	800cbc4 <_dtoa_r+0xa7c>
 800cbe6:	3301      	adds	r3, #1
 800cbe8:	e7c9      	b.n	800cb7e <_dtoa_r+0xa36>
 800cbea:	9a00      	ldr	r2, [sp, #0]
 800cbec:	9908      	ldr	r1, [sp, #32]
 800cbee:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cbf2:	428a      	cmp	r2, r1
 800cbf4:	d028      	beq.n	800cc48 <_dtoa_r+0xb00>
 800cbf6:	9902      	ldr	r1, [sp, #8]
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	220a      	movs	r2, #10
 800cbfc:	4648      	mov	r0, r9
 800cbfe:	f000 f91f 	bl	800ce40 <__multadd>
 800cc02:	42af      	cmp	r7, r5
 800cc04:	9002      	str	r0, [sp, #8]
 800cc06:	f04f 0300 	mov.w	r3, #0
 800cc0a:	f04f 020a 	mov.w	r2, #10
 800cc0e:	4639      	mov	r1, r7
 800cc10:	4648      	mov	r0, r9
 800cc12:	d107      	bne.n	800cc24 <_dtoa_r+0xadc>
 800cc14:	f000 f914 	bl	800ce40 <__multadd>
 800cc18:	4607      	mov	r7, r0
 800cc1a:	4605      	mov	r5, r0
 800cc1c:	9b00      	ldr	r3, [sp, #0]
 800cc1e:	3301      	adds	r3, #1
 800cc20:	9300      	str	r3, [sp, #0]
 800cc22:	e777      	b.n	800cb14 <_dtoa_r+0x9cc>
 800cc24:	f000 f90c 	bl	800ce40 <__multadd>
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4607      	mov	r7, r0
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	220a      	movs	r2, #10
 800cc30:	4648      	mov	r0, r9
 800cc32:	f000 f905 	bl	800ce40 <__multadd>
 800cc36:	4605      	mov	r5, r0
 800cc38:	e7f0      	b.n	800cc1c <_dtoa_r+0xad4>
 800cc3a:	f1bb 0f00 	cmp.w	fp, #0
 800cc3e:	bfcc      	ite	gt
 800cc40:	465e      	movgt	r6, fp
 800cc42:	2601      	movle	r6, #1
 800cc44:	4456      	add	r6, sl
 800cc46:	2700      	movs	r7, #0
 800cc48:	9902      	ldr	r1, [sp, #8]
 800cc4a:	9300      	str	r3, [sp, #0]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	4648      	mov	r0, r9
 800cc50:	f000 fae4 	bl	800d21c <__lshift>
 800cc54:	4621      	mov	r1, r4
 800cc56:	9002      	str	r0, [sp, #8]
 800cc58:	f000 fb4c 	bl	800d2f4 <__mcmp>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	dcb4      	bgt.n	800cbca <_dtoa_r+0xa82>
 800cc60:	d102      	bne.n	800cc68 <_dtoa_r+0xb20>
 800cc62:	9b00      	ldr	r3, [sp, #0]
 800cc64:	07db      	lsls	r3, r3, #31
 800cc66:	d4b0      	bmi.n	800cbca <_dtoa_r+0xa82>
 800cc68:	4633      	mov	r3, r6
 800cc6a:	461e      	mov	r6, r3
 800cc6c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc70:	2a30      	cmp	r2, #48	@ 0x30
 800cc72:	d0fa      	beq.n	800cc6a <_dtoa_r+0xb22>
 800cc74:	e4b5      	b.n	800c5e2 <_dtoa_r+0x49a>
 800cc76:	459a      	cmp	sl, r3
 800cc78:	d1a8      	bne.n	800cbcc <_dtoa_r+0xa84>
 800cc7a:	2331      	movs	r3, #49	@ 0x31
 800cc7c:	f108 0801 	add.w	r8, r8, #1
 800cc80:	f88a 3000 	strb.w	r3, [sl]
 800cc84:	e4ad      	b.n	800c5e2 <_dtoa_r+0x49a>
 800cc86:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc88:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cce4 <_dtoa_r+0xb9c>
 800cc8c:	b11b      	cbz	r3, 800cc96 <_dtoa_r+0xb4e>
 800cc8e:	f10a 0308 	add.w	r3, sl, #8
 800cc92:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cc94:	6013      	str	r3, [r2, #0]
 800cc96:	4650      	mov	r0, sl
 800cc98:	b017      	add	sp, #92	@ 0x5c
 800cc9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc9e:	9b07      	ldr	r3, [sp, #28]
 800cca0:	2b01      	cmp	r3, #1
 800cca2:	f77f ae2e 	ble.w	800c902 <_dtoa_r+0x7ba>
 800cca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cca8:	9308      	str	r3, [sp, #32]
 800ccaa:	2001      	movs	r0, #1
 800ccac:	e64d      	b.n	800c94a <_dtoa_r+0x802>
 800ccae:	f1bb 0f00 	cmp.w	fp, #0
 800ccb2:	f77f aed9 	ble.w	800ca68 <_dtoa_r+0x920>
 800ccb6:	4656      	mov	r6, sl
 800ccb8:	9802      	ldr	r0, [sp, #8]
 800ccba:	4621      	mov	r1, r4
 800ccbc:	f7ff f9ba 	bl	800c034 <quorem>
 800ccc0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ccc4:	f806 3b01 	strb.w	r3, [r6], #1
 800ccc8:	eba6 020a 	sub.w	r2, r6, sl
 800cccc:	4593      	cmp	fp, r2
 800ccce:	ddb4      	ble.n	800cc3a <_dtoa_r+0xaf2>
 800ccd0:	9902      	ldr	r1, [sp, #8]
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	220a      	movs	r2, #10
 800ccd6:	4648      	mov	r0, r9
 800ccd8:	f000 f8b2 	bl	800ce40 <__multadd>
 800ccdc:	9002      	str	r0, [sp, #8]
 800ccde:	e7eb      	b.n	800ccb8 <_dtoa_r+0xb70>
 800cce0:	0800f62d 	.word	0x0800f62d
 800cce4:	0800f5b1 	.word	0x0800f5b1

0800cce8 <_free_r>:
 800cce8:	b538      	push	{r3, r4, r5, lr}
 800ccea:	4605      	mov	r5, r0
 800ccec:	2900      	cmp	r1, #0
 800ccee:	d041      	beq.n	800cd74 <_free_r+0x8c>
 800ccf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccf4:	1f0c      	subs	r4, r1, #4
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	bfb8      	it	lt
 800ccfa:	18e4      	addlt	r4, r4, r3
 800ccfc:	f7fe f868 	bl	800add0 <__malloc_lock>
 800cd00:	4a1d      	ldr	r2, [pc, #116]	@ (800cd78 <_free_r+0x90>)
 800cd02:	6813      	ldr	r3, [r2, #0]
 800cd04:	b933      	cbnz	r3, 800cd14 <_free_r+0x2c>
 800cd06:	6063      	str	r3, [r4, #4]
 800cd08:	6014      	str	r4, [r2, #0]
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd10:	f7fe b864 	b.w	800addc <__malloc_unlock>
 800cd14:	42a3      	cmp	r3, r4
 800cd16:	d908      	bls.n	800cd2a <_free_r+0x42>
 800cd18:	6820      	ldr	r0, [r4, #0]
 800cd1a:	1821      	adds	r1, r4, r0
 800cd1c:	428b      	cmp	r3, r1
 800cd1e:	bf01      	itttt	eq
 800cd20:	6819      	ldreq	r1, [r3, #0]
 800cd22:	685b      	ldreq	r3, [r3, #4]
 800cd24:	1809      	addeq	r1, r1, r0
 800cd26:	6021      	streq	r1, [r4, #0]
 800cd28:	e7ed      	b.n	800cd06 <_free_r+0x1e>
 800cd2a:	461a      	mov	r2, r3
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	b10b      	cbz	r3, 800cd34 <_free_r+0x4c>
 800cd30:	42a3      	cmp	r3, r4
 800cd32:	d9fa      	bls.n	800cd2a <_free_r+0x42>
 800cd34:	6811      	ldr	r1, [r2, #0]
 800cd36:	1850      	adds	r0, r2, r1
 800cd38:	42a0      	cmp	r0, r4
 800cd3a:	d10b      	bne.n	800cd54 <_free_r+0x6c>
 800cd3c:	6820      	ldr	r0, [r4, #0]
 800cd3e:	4401      	add	r1, r0
 800cd40:	1850      	adds	r0, r2, r1
 800cd42:	4283      	cmp	r3, r0
 800cd44:	6011      	str	r1, [r2, #0]
 800cd46:	d1e0      	bne.n	800cd0a <_free_r+0x22>
 800cd48:	6818      	ldr	r0, [r3, #0]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	6053      	str	r3, [r2, #4]
 800cd4e:	4408      	add	r0, r1
 800cd50:	6010      	str	r0, [r2, #0]
 800cd52:	e7da      	b.n	800cd0a <_free_r+0x22>
 800cd54:	d902      	bls.n	800cd5c <_free_r+0x74>
 800cd56:	230c      	movs	r3, #12
 800cd58:	602b      	str	r3, [r5, #0]
 800cd5a:	e7d6      	b.n	800cd0a <_free_r+0x22>
 800cd5c:	6820      	ldr	r0, [r4, #0]
 800cd5e:	1821      	adds	r1, r4, r0
 800cd60:	428b      	cmp	r3, r1
 800cd62:	bf04      	itt	eq
 800cd64:	6819      	ldreq	r1, [r3, #0]
 800cd66:	685b      	ldreq	r3, [r3, #4]
 800cd68:	6063      	str	r3, [r4, #4]
 800cd6a:	bf04      	itt	eq
 800cd6c:	1809      	addeq	r1, r1, r0
 800cd6e:	6021      	streq	r1, [r4, #0]
 800cd70:	6054      	str	r4, [r2, #4]
 800cd72:	e7ca      	b.n	800cd0a <_free_r+0x22>
 800cd74:	bd38      	pop	{r3, r4, r5, pc}
 800cd76:	bf00      	nop
 800cd78:	20001f04 	.word	0x20001f04

0800cd7c <_Balloc>:
 800cd7c:	b570      	push	{r4, r5, r6, lr}
 800cd7e:	69c6      	ldr	r6, [r0, #28]
 800cd80:	4604      	mov	r4, r0
 800cd82:	460d      	mov	r5, r1
 800cd84:	b976      	cbnz	r6, 800cda4 <_Balloc+0x28>
 800cd86:	2010      	movs	r0, #16
 800cd88:	f7fd ff70 	bl	800ac6c <malloc>
 800cd8c:	4602      	mov	r2, r0
 800cd8e:	61e0      	str	r0, [r4, #28]
 800cd90:	b920      	cbnz	r0, 800cd9c <_Balloc+0x20>
 800cd92:	4b18      	ldr	r3, [pc, #96]	@ (800cdf4 <_Balloc+0x78>)
 800cd94:	4818      	ldr	r0, [pc, #96]	@ (800cdf8 <_Balloc+0x7c>)
 800cd96:	216b      	movs	r1, #107	@ 0x6b
 800cd98:	f001 ff2e 	bl	800ebf8 <__assert_func>
 800cd9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cda0:	6006      	str	r6, [r0, #0]
 800cda2:	60c6      	str	r6, [r0, #12]
 800cda4:	69e6      	ldr	r6, [r4, #28]
 800cda6:	68f3      	ldr	r3, [r6, #12]
 800cda8:	b183      	cbz	r3, 800cdcc <_Balloc+0x50>
 800cdaa:	69e3      	ldr	r3, [r4, #28]
 800cdac:	68db      	ldr	r3, [r3, #12]
 800cdae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cdb2:	b9b8      	cbnz	r0, 800cde4 <_Balloc+0x68>
 800cdb4:	2101      	movs	r1, #1
 800cdb6:	fa01 f605 	lsl.w	r6, r1, r5
 800cdba:	1d72      	adds	r2, r6, #5
 800cdbc:	0092      	lsls	r2, r2, #2
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f001 ff38 	bl	800ec34 <_calloc_r>
 800cdc4:	b160      	cbz	r0, 800cde0 <_Balloc+0x64>
 800cdc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cdca:	e00e      	b.n	800cdea <_Balloc+0x6e>
 800cdcc:	2221      	movs	r2, #33	@ 0x21
 800cdce:	2104      	movs	r1, #4
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f001 ff2f 	bl	800ec34 <_calloc_r>
 800cdd6:	69e3      	ldr	r3, [r4, #28]
 800cdd8:	60f0      	str	r0, [r6, #12]
 800cdda:	68db      	ldr	r3, [r3, #12]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d1e4      	bne.n	800cdaa <_Balloc+0x2e>
 800cde0:	2000      	movs	r0, #0
 800cde2:	bd70      	pop	{r4, r5, r6, pc}
 800cde4:	6802      	ldr	r2, [r0, #0]
 800cde6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cdea:	2300      	movs	r3, #0
 800cdec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdf0:	e7f7      	b.n	800cde2 <_Balloc+0x66>
 800cdf2:	bf00      	nop
 800cdf4:	0800f5be 	.word	0x0800f5be
 800cdf8:	0800f63e 	.word	0x0800f63e

0800cdfc <_Bfree>:
 800cdfc:	b570      	push	{r4, r5, r6, lr}
 800cdfe:	69c6      	ldr	r6, [r0, #28]
 800ce00:	4605      	mov	r5, r0
 800ce02:	460c      	mov	r4, r1
 800ce04:	b976      	cbnz	r6, 800ce24 <_Bfree+0x28>
 800ce06:	2010      	movs	r0, #16
 800ce08:	f7fd ff30 	bl	800ac6c <malloc>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	61e8      	str	r0, [r5, #28]
 800ce10:	b920      	cbnz	r0, 800ce1c <_Bfree+0x20>
 800ce12:	4b09      	ldr	r3, [pc, #36]	@ (800ce38 <_Bfree+0x3c>)
 800ce14:	4809      	ldr	r0, [pc, #36]	@ (800ce3c <_Bfree+0x40>)
 800ce16:	218f      	movs	r1, #143	@ 0x8f
 800ce18:	f001 feee 	bl	800ebf8 <__assert_func>
 800ce1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce20:	6006      	str	r6, [r0, #0]
 800ce22:	60c6      	str	r6, [r0, #12]
 800ce24:	b13c      	cbz	r4, 800ce36 <_Bfree+0x3a>
 800ce26:	69eb      	ldr	r3, [r5, #28]
 800ce28:	6862      	ldr	r2, [r4, #4]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce30:	6021      	str	r1, [r4, #0]
 800ce32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce36:	bd70      	pop	{r4, r5, r6, pc}
 800ce38:	0800f5be 	.word	0x0800f5be
 800ce3c:	0800f63e 	.word	0x0800f63e

0800ce40 <__multadd>:
 800ce40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce44:	690d      	ldr	r5, [r1, #16]
 800ce46:	4607      	mov	r7, r0
 800ce48:	460c      	mov	r4, r1
 800ce4a:	461e      	mov	r6, r3
 800ce4c:	f101 0c14 	add.w	ip, r1, #20
 800ce50:	2000      	movs	r0, #0
 800ce52:	f8dc 3000 	ldr.w	r3, [ip]
 800ce56:	b299      	uxth	r1, r3
 800ce58:	fb02 6101 	mla	r1, r2, r1, r6
 800ce5c:	0c1e      	lsrs	r6, r3, #16
 800ce5e:	0c0b      	lsrs	r3, r1, #16
 800ce60:	fb02 3306 	mla	r3, r2, r6, r3
 800ce64:	b289      	uxth	r1, r1
 800ce66:	3001      	adds	r0, #1
 800ce68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ce6c:	4285      	cmp	r5, r0
 800ce6e:	f84c 1b04 	str.w	r1, [ip], #4
 800ce72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce76:	dcec      	bgt.n	800ce52 <__multadd+0x12>
 800ce78:	b30e      	cbz	r6, 800cebe <__multadd+0x7e>
 800ce7a:	68a3      	ldr	r3, [r4, #8]
 800ce7c:	42ab      	cmp	r3, r5
 800ce7e:	dc19      	bgt.n	800ceb4 <__multadd+0x74>
 800ce80:	6861      	ldr	r1, [r4, #4]
 800ce82:	4638      	mov	r0, r7
 800ce84:	3101      	adds	r1, #1
 800ce86:	f7ff ff79 	bl	800cd7c <_Balloc>
 800ce8a:	4680      	mov	r8, r0
 800ce8c:	b928      	cbnz	r0, 800ce9a <__multadd+0x5a>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	4b0c      	ldr	r3, [pc, #48]	@ (800cec4 <__multadd+0x84>)
 800ce92:	480d      	ldr	r0, [pc, #52]	@ (800cec8 <__multadd+0x88>)
 800ce94:	21ba      	movs	r1, #186	@ 0xba
 800ce96:	f001 feaf 	bl	800ebf8 <__assert_func>
 800ce9a:	6922      	ldr	r2, [r4, #16]
 800ce9c:	3202      	adds	r2, #2
 800ce9e:	f104 010c 	add.w	r1, r4, #12
 800cea2:	0092      	lsls	r2, r2, #2
 800cea4:	300c      	adds	r0, #12
 800cea6:	f001 fe8f 	bl	800ebc8 <memcpy>
 800ceaa:	4621      	mov	r1, r4
 800ceac:	4638      	mov	r0, r7
 800ceae:	f7ff ffa5 	bl	800cdfc <_Bfree>
 800ceb2:	4644      	mov	r4, r8
 800ceb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ceb8:	3501      	adds	r5, #1
 800ceba:	615e      	str	r6, [r3, #20]
 800cebc:	6125      	str	r5, [r4, #16]
 800cebe:	4620      	mov	r0, r4
 800cec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cec4:	0800f62d 	.word	0x0800f62d
 800cec8:	0800f63e 	.word	0x0800f63e

0800cecc <__s2b>:
 800cecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ced0:	460c      	mov	r4, r1
 800ced2:	4615      	mov	r5, r2
 800ced4:	461f      	mov	r7, r3
 800ced6:	2209      	movs	r2, #9
 800ced8:	3308      	adds	r3, #8
 800ceda:	4606      	mov	r6, r0
 800cedc:	fb93 f3f2 	sdiv	r3, r3, r2
 800cee0:	2100      	movs	r1, #0
 800cee2:	2201      	movs	r2, #1
 800cee4:	429a      	cmp	r2, r3
 800cee6:	db09      	blt.n	800cefc <__s2b+0x30>
 800cee8:	4630      	mov	r0, r6
 800ceea:	f7ff ff47 	bl	800cd7c <_Balloc>
 800ceee:	b940      	cbnz	r0, 800cf02 <__s2b+0x36>
 800cef0:	4602      	mov	r2, r0
 800cef2:	4b19      	ldr	r3, [pc, #100]	@ (800cf58 <__s2b+0x8c>)
 800cef4:	4819      	ldr	r0, [pc, #100]	@ (800cf5c <__s2b+0x90>)
 800cef6:	21d3      	movs	r1, #211	@ 0xd3
 800cef8:	f001 fe7e 	bl	800ebf8 <__assert_func>
 800cefc:	0052      	lsls	r2, r2, #1
 800cefe:	3101      	adds	r1, #1
 800cf00:	e7f0      	b.n	800cee4 <__s2b+0x18>
 800cf02:	9b08      	ldr	r3, [sp, #32]
 800cf04:	6143      	str	r3, [r0, #20]
 800cf06:	2d09      	cmp	r5, #9
 800cf08:	f04f 0301 	mov.w	r3, #1
 800cf0c:	6103      	str	r3, [r0, #16]
 800cf0e:	dd16      	ble.n	800cf3e <__s2b+0x72>
 800cf10:	f104 0909 	add.w	r9, r4, #9
 800cf14:	46c8      	mov	r8, r9
 800cf16:	442c      	add	r4, r5
 800cf18:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cf1c:	4601      	mov	r1, r0
 800cf1e:	3b30      	subs	r3, #48	@ 0x30
 800cf20:	220a      	movs	r2, #10
 800cf22:	4630      	mov	r0, r6
 800cf24:	f7ff ff8c 	bl	800ce40 <__multadd>
 800cf28:	45a0      	cmp	r8, r4
 800cf2a:	d1f5      	bne.n	800cf18 <__s2b+0x4c>
 800cf2c:	f1a5 0408 	sub.w	r4, r5, #8
 800cf30:	444c      	add	r4, r9
 800cf32:	1b2d      	subs	r5, r5, r4
 800cf34:	1963      	adds	r3, r4, r5
 800cf36:	42bb      	cmp	r3, r7
 800cf38:	db04      	blt.n	800cf44 <__s2b+0x78>
 800cf3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf3e:	340a      	adds	r4, #10
 800cf40:	2509      	movs	r5, #9
 800cf42:	e7f6      	b.n	800cf32 <__s2b+0x66>
 800cf44:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cf48:	4601      	mov	r1, r0
 800cf4a:	3b30      	subs	r3, #48	@ 0x30
 800cf4c:	220a      	movs	r2, #10
 800cf4e:	4630      	mov	r0, r6
 800cf50:	f7ff ff76 	bl	800ce40 <__multadd>
 800cf54:	e7ee      	b.n	800cf34 <__s2b+0x68>
 800cf56:	bf00      	nop
 800cf58:	0800f62d 	.word	0x0800f62d
 800cf5c:	0800f63e 	.word	0x0800f63e

0800cf60 <__hi0bits>:
 800cf60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cf64:	4603      	mov	r3, r0
 800cf66:	bf36      	itet	cc
 800cf68:	0403      	lslcc	r3, r0, #16
 800cf6a:	2000      	movcs	r0, #0
 800cf6c:	2010      	movcc	r0, #16
 800cf6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cf72:	bf3c      	itt	cc
 800cf74:	021b      	lslcc	r3, r3, #8
 800cf76:	3008      	addcc	r0, #8
 800cf78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf7c:	bf3c      	itt	cc
 800cf7e:	011b      	lslcc	r3, r3, #4
 800cf80:	3004      	addcc	r0, #4
 800cf82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf86:	bf3c      	itt	cc
 800cf88:	009b      	lslcc	r3, r3, #2
 800cf8a:	3002      	addcc	r0, #2
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	db05      	blt.n	800cf9c <__hi0bits+0x3c>
 800cf90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cf94:	f100 0001 	add.w	r0, r0, #1
 800cf98:	bf08      	it	eq
 800cf9a:	2020      	moveq	r0, #32
 800cf9c:	4770      	bx	lr

0800cf9e <__lo0bits>:
 800cf9e:	6803      	ldr	r3, [r0, #0]
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	f013 0007 	ands.w	r0, r3, #7
 800cfa6:	d00b      	beq.n	800cfc0 <__lo0bits+0x22>
 800cfa8:	07d9      	lsls	r1, r3, #31
 800cfaa:	d421      	bmi.n	800cff0 <__lo0bits+0x52>
 800cfac:	0798      	lsls	r0, r3, #30
 800cfae:	bf49      	itett	mi
 800cfb0:	085b      	lsrmi	r3, r3, #1
 800cfb2:	089b      	lsrpl	r3, r3, #2
 800cfb4:	2001      	movmi	r0, #1
 800cfb6:	6013      	strmi	r3, [r2, #0]
 800cfb8:	bf5c      	itt	pl
 800cfba:	6013      	strpl	r3, [r2, #0]
 800cfbc:	2002      	movpl	r0, #2
 800cfbe:	4770      	bx	lr
 800cfc0:	b299      	uxth	r1, r3
 800cfc2:	b909      	cbnz	r1, 800cfc8 <__lo0bits+0x2a>
 800cfc4:	0c1b      	lsrs	r3, r3, #16
 800cfc6:	2010      	movs	r0, #16
 800cfc8:	b2d9      	uxtb	r1, r3
 800cfca:	b909      	cbnz	r1, 800cfd0 <__lo0bits+0x32>
 800cfcc:	3008      	adds	r0, #8
 800cfce:	0a1b      	lsrs	r3, r3, #8
 800cfd0:	0719      	lsls	r1, r3, #28
 800cfd2:	bf04      	itt	eq
 800cfd4:	091b      	lsreq	r3, r3, #4
 800cfd6:	3004      	addeq	r0, #4
 800cfd8:	0799      	lsls	r1, r3, #30
 800cfda:	bf04      	itt	eq
 800cfdc:	089b      	lsreq	r3, r3, #2
 800cfde:	3002      	addeq	r0, #2
 800cfe0:	07d9      	lsls	r1, r3, #31
 800cfe2:	d403      	bmi.n	800cfec <__lo0bits+0x4e>
 800cfe4:	085b      	lsrs	r3, r3, #1
 800cfe6:	f100 0001 	add.w	r0, r0, #1
 800cfea:	d003      	beq.n	800cff4 <__lo0bits+0x56>
 800cfec:	6013      	str	r3, [r2, #0]
 800cfee:	4770      	bx	lr
 800cff0:	2000      	movs	r0, #0
 800cff2:	4770      	bx	lr
 800cff4:	2020      	movs	r0, #32
 800cff6:	4770      	bx	lr

0800cff8 <__i2b>:
 800cff8:	b510      	push	{r4, lr}
 800cffa:	460c      	mov	r4, r1
 800cffc:	2101      	movs	r1, #1
 800cffe:	f7ff febd 	bl	800cd7c <_Balloc>
 800d002:	4602      	mov	r2, r0
 800d004:	b928      	cbnz	r0, 800d012 <__i2b+0x1a>
 800d006:	4b05      	ldr	r3, [pc, #20]	@ (800d01c <__i2b+0x24>)
 800d008:	4805      	ldr	r0, [pc, #20]	@ (800d020 <__i2b+0x28>)
 800d00a:	f240 1145 	movw	r1, #325	@ 0x145
 800d00e:	f001 fdf3 	bl	800ebf8 <__assert_func>
 800d012:	2301      	movs	r3, #1
 800d014:	6144      	str	r4, [r0, #20]
 800d016:	6103      	str	r3, [r0, #16]
 800d018:	bd10      	pop	{r4, pc}
 800d01a:	bf00      	nop
 800d01c:	0800f62d 	.word	0x0800f62d
 800d020:	0800f63e 	.word	0x0800f63e

0800d024 <__multiply>:
 800d024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d028:	4617      	mov	r7, r2
 800d02a:	690a      	ldr	r2, [r1, #16]
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	429a      	cmp	r2, r3
 800d030:	bfa8      	it	ge
 800d032:	463b      	movge	r3, r7
 800d034:	4689      	mov	r9, r1
 800d036:	bfa4      	itt	ge
 800d038:	460f      	movge	r7, r1
 800d03a:	4699      	movge	r9, r3
 800d03c:	693d      	ldr	r5, [r7, #16]
 800d03e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	6879      	ldr	r1, [r7, #4]
 800d046:	eb05 060a 	add.w	r6, r5, sl
 800d04a:	42b3      	cmp	r3, r6
 800d04c:	b085      	sub	sp, #20
 800d04e:	bfb8      	it	lt
 800d050:	3101      	addlt	r1, #1
 800d052:	f7ff fe93 	bl	800cd7c <_Balloc>
 800d056:	b930      	cbnz	r0, 800d066 <__multiply+0x42>
 800d058:	4602      	mov	r2, r0
 800d05a:	4b41      	ldr	r3, [pc, #260]	@ (800d160 <__multiply+0x13c>)
 800d05c:	4841      	ldr	r0, [pc, #260]	@ (800d164 <__multiply+0x140>)
 800d05e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d062:	f001 fdc9 	bl	800ebf8 <__assert_func>
 800d066:	f100 0414 	add.w	r4, r0, #20
 800d06a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d06e:	4623      	mov	r3, r4
 800d070:	2200      	movs	r2, #0
 800d072:	4573      	cmp	r3, lr
 800d074:	d320      	bcc.n	800d0b8 <__multiply+0x94>
 800d076:	f107 0814 	add.w	r8, r7, #20
 800d07a:	f109 0114 	add.w	r1, r9, #20
 800d07e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d082:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d086:	9302      	str	r3, [sp, #8]
 800d088:	1beb      	subs	r3, r5, r7
 800d08a:	3b15      	subs	r3, #21
 800d08c:	f023 0303 	bic.w	r3, r3, #3
 800d090:	3304      	adds	r3, #4
 800d092:	3715      	adds	r7, #21
 800d094:	42bd      	cmp	r5, r7
 800d096:	bf38      	it	cc
 800d098:	2304      	movcc	r3, #4
 800d09a:	9301      	str	r3, [sp, #4]
 800d09c:	9b02      	ldr	r3, [sp, #8]
 800d09e:	9103      	str	r1, [sp, #12]
 800d0a0:	428b      	cmp	r3, r1
 800d0a2:	d80c      	bhi.n	800d0be <__multiply+0x9a>
 800d0a4:	2e00      	cmp	r6, #0
 800d0a6:	dd03      	ble.n	800d0b0 <__multiply+0x8c>
 800d0a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d055      	beq.n	800d15c <__multiply+0x138>
 800d0b0:	6106      	str	r6, [r0, #16]
 800d0b2:	b005      	add	sp, #20
 800d0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0b8:	f843 2b04 	str.w	r2, [r3], #4
 800d0bc:	e7d9      	b.n	800d072 <__multiply+0x4e>
 800d0be:	f8b1 a000 	ldrh.w	sl, [r1]
 800d0c2:	f1ba 0f00 	cmp.w	sl, #0
 800d0c6:	d01f      	beq.n	800d108 <__multiply+0xe4>
 800d0c8:	46c4      	mov	ip, r8
 800d0ca:	46a1      	mov	r9, r4
 800d0cc:	2700      	movs	r7, #0
 800d0ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d0d2:	f8d9 3000 	ldr.w	r3, [r9]
 800d0d6:	fa1f fb82 	uxth.w	fp, r2
 800d0da:	b29b      	uxth	r3, r3
 800d0dc:	fb0a 330b 	mla	r3, sl, fp, r3
 800d0e0:	443b      	add	r3, r7
 800d0e2:	f8d9 7000 	ldr.w	r7, [r9]
 800d0e6:	0c12      	lsrs	r2, r2, #16
 800d0e8:	0c3f      	lsrs	r7, r7, #16
 800d0ea:	fb0a 7202 	mla	r2, sl, r2, r7
 800d0ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d0f2:	b29b      	uxth	r3, r3
 800d0f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0f8:	4565      	cmp	r5, ip
 800d0fa:	f849 3b04 	str.w	r3, [r9], #4
 800d0fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d102:	d8e4      	bhi.n	800d0ce <__multiply+0xaa>
 800d104:	9b01      	ldr	r3, [sp, #4]
 800d106:	50e7      	str	r7, [r4, r3]
 800d108:	9b03      	ldr	r3, [sp, #12]
 800d10a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d10e:	3104      	adds	r1, #4
 800d110:	f1b9 0f00 	cmp.w	r9, #0
 800d114:	d020      	beq.n	800d158 <__multiply+0x134>
 800d116:	6823      	ldr	r3, [r4, #0]
 800d118:	4647      	mov	r7, r8
 800d11a:	46a4      	mov	ip, r4
 800d11c:	f04f 0a00 	mov.w	sl, #0
 800d120:	f8b7 b000 	ldrh.w	fp, [r7]
 800d124:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d128:	fb09 220b 	mla	r2, r9, fp, r2
 800d12c:	4452      	add	r2, sl
 800d12e:	b29b      	uxth	r3, r3
 800d130:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d134:	f84c 3b04 	str.w	r3, [ip], #4
 800d138:	f857 3b04 	ldr.w	r3, [r7], #4
 800d13c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d140:	f8bc 3000 	ldrh.w	r3, [ip]
 800d144:	fb09 330a 	mla	r3, r9, sl, r3
 800d148:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d14c:	42bd      	cmp	r5, r7
 800d14e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d152:	d8e5      	bhi.n	800d120 <__multiply+0xfc>
 800d154:	9a01      	ldr	r2, [sp, #4]
 800d156:	50a3      	str	r3, [r4, r2]
 800d158:	3404      	adds	r4, #4
 800d15a:	e79f      	b.n	800d09c <__multiply+0x78>
 800d15c:	3e01      	subs	r6, #1
 800d15e:	e7a1      	b.n	800d0a4 <__multiply+0x80>
 800d160:	0800f62d 	.word	0x0800f62d
 800d164:	0800f63e 	.word	0x0800f63e

0800d168 <__pow5mult>:
 800d168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d16c:	4615      	mov	r5, r2
 800d16e:	f012 0203 	ands.w	r2, r2, #3
 800d172:	4607      	mov	r7, r0
 800d174:	460e      	mov	r6, r1
 800d176:	d007      	beq.n	800d188 <__pow5mult+0x20>
 800d178:	4c25      	ldr	r4, [pc, #148]	@ (800d210 <__pow5mult+0xa8>)
 800d17a:	3a01      	subs	r2, #1
 800d17c:	2300      	movs	r3, #0
 800d17e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d182:	f7ff fe5d 	bl	800ce40 <__multadd>
 800d186:	4606      	mov	r6, r0
 800d188:	10ad      	asrs	r5, r5, #2
 800d18a:	d03d      	beq.n	800d208 <__pow5mult+0xa0>
 800d18c:	69fc      	ldr	r4, [r7, #28]
 800d18e:	b97c      	cbnz	r4, 800d1b0 <__pow5mult+0x48>
 800d190:	2010      	movs	r0, #16
 800d192:	f7fd fd6b 	bl	800ac6c <malloc>
 800d196:	4602      	mov	r2, r0
 800d198:	61f8      	str	r0, [r7, #28]
 800d19a:	b928      	cbnz	r0, 800d1a8 <__pow5mult+0x40>
 800d19c:	4b1d      	ldr	r3, [pc, #116]	@ (800d214 <__pow5mult+0xac>)
 800d19e:	481e      	ldr	r0, [pc, #120]	@ (800d218 <__pow5mult+0xb0>)
 800d1a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d1a4:	f001 fd28 	bl	800ebf8 <__assert_func>
 800d1a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d1ac:	6004      	str	r4, [r0, #0]
 800d1ae:	60c4      	str	r4, [r0, #12]
 800d1b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d1b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d1b8:	b94c      	cbnz	r4, 800d1ce <__pow5mult+0x66>
 800d1ba:	f240 2171 	movw	r1, #625	@ 0x271
 800d1be:	4638      	mov	r0, r7
 800d1c0:	f7ff ff1a 	bl	800cff8 <__i2b>
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d1ca:	4604      	mov	r4, r0
 800d1cc:	6003      	str	r3, [r0, #0]
 800d1ce:	f04f 0900 	mov.w	r9, #0
 800d1d2:	07eb      	lsls	r3, r5, #31
 800d1d4:	d50a      	bpl.n	800d1ec <__pow5mult+0x84>
 800d1d6:	4631      	mov	r1, r6
 800d1d8:	4622      	mov	r2, r4
 800d1da:	4638      	mov	r0, r7
 800d1dc:	f7ff ff22 	bl	800d024 <__multiply>
 800d1e0:	4631      	mov	r1, r6
 800d1e2:	4680      	mov	r8, r0
 800d1e4:	4638      	mov	r0, r7
 800d1e6:	f7ff fe09 	bl	800cdfc <_Bfree>
 800d1ea:	4646      	mov	r6, r8
 800d1ec:	106d      	asrs	r5, r5, #1
 800d1ee:	d00b      	beq.n	800d208 <__pow5mult+0xa0>
 800d1f0:	6820      	ldr	r0, [r4, #0]
 800d1f2:	b938      	cbnz	r0, 800d204 <__pow5mult+0x9c>
 800d1f4:	4622      	mov	r2, r4
 800d1f6:	4621      	mov	r1, r4
 800d1f8:	4638      	mov	r0, r7
 800d1fa:	f7ff ff13 	bl	800d024 <__multiply>
 800d1fe:	6020      	str	r0, [r4, #0]
 800d200:	f8c0 9000 	str.w	r9, [r0]
 800d204:	4604      	mov	r4, r0
 800d206:	e7e4      	b.n	800d1d2 <__pow5mult+0x6a>
 800d208:	4630      	mov	r0, r6
 800d20a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d20e:	bf00      	nop
 800d210:	0800f750 	.word	0x0800f750
 800d214:	0800f5be 	.word	0x0800f5be
 800d218:	0800f63e 	.word	0x0800f63e

0800d21c <__lshift>:
 800d21c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d220:	460c      	mov	r4, r1
 800d222:	6849      	ldr	r1, [r1, #4]
 800d224:	6923      	ldr	r3, [r4, #16]
 800d226:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d22a:	68a3      	ldr	r3, [r4, #8]
 800d22c:	4607      	mov	r7, r0
 800d22e:	4691      	mov	r9, r2
 800d230:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d234:	f108 0601 	add.w	r6, r8, #1
 800d238:	42b3      	cmp	r3, r6
 800d23a:	db0b      	blt.n	800d254 <__lshift+0x38>
 800d23c:	4638      	mov	r0, r7
 800d23e:	f7ff fd9d 	bl	800cd7c <_Balloc>
 800d242:	4605      	mov	r5, r0
 800d244:	b948      	cbnz	r0, 800d25a <__lshift+0x3e>
 800d246:	4602      	mov	r2, r0
 800d248:	4b28      	ldr	r3, [pc, #160]	@ (800d2ec <__lshift+0xd0>)
 800d24a:	4829      	ldr	r0, [pc, #164]	@ (800d2f0 <__lshift+0xd4>)
 800d24c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d250:	f001 fcd2 	bl	800ebf8 <__assert_func>
 800d254:	3101      	adds	r1, #1
 800d256:	005b      	lsls	r3, r3, #1
 800d258:	e7ee      	b.n	800d238 <__lshift+0x1c>
 800d25a:	2300      	movs	r3, #0
 800d25c:	f100 0114 	add.w	r1, r0, #20
 800d260:	f100 0210 	add.w	r2, r0, #16
 800d264:	4618      	mov	r0, r3
 800d266:	4553      	cmp	r3, sl
 800d268:	db33      	blt.n	800d2d2 <__lshift+0xb6>
 800d26a:	6920      	ldr	r0, [r4, #16]
 800d26c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d270:	f104 0314 	add.w	r3, r4, #20
 800d274:	f019 091f 	ands.w	r9, r9, #31
 800d278:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d27c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d280:	d02b      	beq.n	800d2da <__lshift+0xbe>
 800d282:	f1c9 0e20 	rsb	lr, r9, #32
 800d286:	468a      	mov	sl, r1
 800d288:	2200      	movs	r2, #0
 800d28a:	6818      	ldr	r0, [r3, #0]
 800d28c:	fa00 f009 	lsl.w	r0, r0, r9
 800d290:	4310      	orrs	r0, r2
 800d292:	f84a 0b04 	str.w	r0, [sl], #4
 800d296:	f853 2b04 	ldr.w	r2, [r3], #4
 800d29a:	459c      	cmp	ip, r3
 800d29c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d2a0:	d8f3      	bhi.n	800d28a <__lshift+0x6e>
 800d2a2:	ebac 0304 	sub.w	r3, ip, r4
 800d2a6:	3b15      	subs	r3, #21
 800d2a8:	f023 0303 	bic.w	r3, r3, #3
 800d2ac:	3304      	adds	r3, #4
 800d2ae:	f104 0015 	add.w	r0, r4, #21
 800d2b2:	4560      	cmp	r0, ip
 800d2b4:	bf88      	it	hi
 800d2b6:	2304      	movhi	r3, #4
 800d2b8:	50ca      	str	r2, [r1, r3]
 800d2ba:	b10a      	cbz	r2, 800d2c0 <__lshift+0xa4>
 800d2bc:	f108 0602 	add.w	r6, r8, #2
 800d2c0:	3e01      	subs	r6, #1
 800d2c2:	4638      	mov	r0, r7
 800d2c4:	612e      	str	r6, [r5, #16]
 800d2c6:	4621      	mov	r1, r4
 800d2c8:	f7ff fd98 	bl	800cdfc <_Bfree>
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d2d6:	3301      	adds	r3, #1
 800d2d8:	e7c5      	b.n	800d266 <__lshift+0x4a>
 800d2da:	3904      	subs	r1, #4
 800d2dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2e0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d2e4:	459c      	cmp	ip, r3
 800d2e6:	d8f9      	bhi.n	800d2dc <__lshift+0xc0>
 800d2e8:	e7ea      	b.n	800d2c0 <__lshift+0xa4>
 800d2ea:	bf00      	nop
 800d2ec:	0800f62d 	.word	0x0800f62d
 800d2f0:	0800f63e 	.word	0x0800f63e

0800d2f4 <__mcmp>:
 800d2f4:	690a      	ldr	r2, [r1, #16]
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	6900      	ldr	r0, [r0, #16]
 800d2fa:	1a80      	subs	r0, r0, r2
 800d2fc:	b530      	push	{r4, r5, lr}
 800d2fe:	d10e      	bne.n	800d31e <__mcmp+0x2a>
 800d300:	3314      	adds	r3, #20
 800d302:	3114      	adds	r1, #20
 800d304:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d308:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d30c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d310:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d314:	4295      	cmp	r5, r2
 800d316:	d003      	beq.n	800d320 <__mcmp+0x2c>
 800d318:	d205      	bcs.n	800d326 <__mcmp+0x32>
 800d31a:	f04f 30ff 	mov.w	r0, #4294967295
 800d31e:	bd30      	pop	{r4, r5, pc}
 800d320:	42a3      	cmp	r3, r4
 800d322:	d3f3      	bcc.n	800d30c <__mcmp+0x18>
 800d324:	e7fb      	b.n	800d31e <__mcmp+0x2a>
 800d326:	2001      	movs	r0, #1
 800d328:	e7f9      	b.n	800d31e <__mcmp+0x2a>
	...

0800d32c <__mdiff>:
 800d32c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d330:	4689      	mov	r9, r1
 800d332:	4606      	mov	r6, r0
 800d334:	4611      	mov	r1, r2
 800d336:	4648      	mov	r0, r9
 800d338:	4614      	mov	r4, r2
 800d33a:	f7ff ffdb 	bl	800d2f4 <__mcmp>
 800d33e:	1e05      	subs	r5, r0, #0
 800d340:	d112      	bne.n	800d368 <__mdiff+0x3c>
 800d342:	4629      	mov	r1, r5
 800d344:	4630      	mov	r0, r6
 800d346:	f7ff fd19 	bl	800cd7c <_Balloc>
 800d34a:	4602      	mov	r2, r0
 800d34c:	b928      	cbnz	r0, 800d35a <__mdiff+0x2e>
 800d34e:	4b3f      	ldr	r3, [pc, #252]	@ (800d44c <__mdiff+0x120>)
 800d350:	f240 2137 	movw	r1, #567	@ 0x237
 800d354:	483e      	ldr	r0, [pc, #248]	@ (800d450 <__mdiff+0x124>)
 800d356:	f001 fc4f 	bl	800ebf8 <__assert_func>
 800d35a:	2301      	movs	r3, #1
 800d35c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d360:	4610      	mov	r0, r2
 800d362:	b003      	add	sp, #12
 800d364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d368:	bfbc      	itt	lt
 800d36a:	464b      	movlt	r3, r9
 800d36c:	46a1      	movlt	r9, r4
 800d36e:	4630      	mov	r0, r6
 800d370:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d374:	bfba      	itte	lt
 800d376:	461c      	movlt	r4, r3
 800d378:	2501      	movlt	r5, #1
 800d37a:	2500      	movge	r5, #0
 800d37c:	f7ff fcfe 	bl	800cd7c <_Balloc>
 800d380:	4602      	mov	r2, r0
 800d382:	b918      	cbnz	r0, 800d38c <__mdiff+0x60>
 800d384:	4b31      	ldr	r3, [pc, #196]	@ (800d44c <__mdiff+0x120>)
 800d386:	f240 2145 	movw	r1, #581	@ 0x245
 800d38a:	e7e3      	b.n	800d354 <__mdiff+0x28>
 800d38c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d390:	6926      	ldr	r6, [r4, #16]
 800d392:	60c5      	str	r5, [r0, #12]
 800d394:	f109 0310 	add.w	r3, r9, #16
 800d398:	f109 0514 	add.w	r5, r9, #20
 800d39c:	f104 0e14 	add.w	lr, r4, #20
 800d3a0:	f100 0b14 	add.w	fp, r0, #20
 800d3a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d3a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d3ac:	9301      	str	r3, [sp, #4]
 800d3ae:	46d9      	mov	r9, fp
 800d3b0:	f04f 0c00 	mov.w	ip, #0
 800d3b4:	9b01      	ldr	r3, [sp, #4]
 800d3b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d3ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d3be:	9301      	str	r3, [sp, #4]
 800d3c0:	fa1f f38a 	uxth.w	r3, sl
 800d3c4:	4619      	mov	r1, r3
 800d3c6:	b283      	uxth	r3, r0
 800d3c8:	1acb      	subs	r3, r1, r3
 800d3ca:	0c00      	lsrs	r0, r0, #16
 800d3cc:	4463      	add	r3, ip
 800d3ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d3d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d3d6:	b29b      	uxth	r3, r3
 800d3d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d3dc:	4576      	cmp	r6, lr
 800d3de:	f849 3b04 	str.w	r3, [r9], #4
 800d3e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d3e6:	d8e5      	bhi.n	800d3b4 <__mdiff+0x88>
 800d3e8:	1b33      	subs	r3, r6, r4
 800d3ea:	3b15      	subs	r3, #21
 800d3ec:	f023 0303 	bic.w	r3, r3, #3
 800d3f0:	3415      	adds	r4, #21
 800d3f2:	3304      	adds	r3, #4
 800d3f4:	42a6      	cmp	r6, r4
 800d3f6:	bf38      	it	cc
 800d3f8:	2304      	movcc	r3, #4
 800d3fa:	441d      	add	r5, r3
 800d3fc:	445b      	add	r3, fp
 800d3fe:	461e      	mov	r6, r3
 800d400:	462c      	mov	r4, r5
 800d402:	4544      	cmp	r4, r8
 800d404:	d30e      	bcc.n	800d424 <__mdiff+0xf8>
 800d406:	f108 0103 	add.w	r1, r8, #3
 800d40a:	1b49      	subs	r1, r1, r5
 800d40c:	f021 0103 	bic.w	r1, r1, #3
 800d410:	3d03      	subs	r5, #3
 800d412:	45a8      	cmp	r8, r5
 800d414:	bf38      	it	cc
 800d416:	2100      	movcc	r1, #0
 800d418:	440b      	add	r3, r1
 800d41a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d41e:	b191      	cbz	r1, 800d446 <__mdiff+0x11a>
 800d420:	6117      	str	r7, [r2, #16]
 800d422:	e79d      	b.n	800d360 <__mdiff+0x34>
 800d424:	f854 1b04 	ldr.w	r1, [r4], #4
 800d428:	46e6      	mov	lr, ip
 800d42a:	0c08      	lsrs	r0, r1, #16
 800d42c:	fa1c fc81 	uxtah	ip, ip, r1
 800d430:	4471      	add	r1, lr
 800d432:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d436:	b289      	uxth	r1, r1
 800d438:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d43c:	f846 1b04 	str.w	r1, [r6], #4
 800d440:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d444:	e7dd      	b.n	800d402 <__mdiff+0xd6>
 800d446:	3f01      	subs	r7, #1
 800d448:	e7e7      	b.n	800d41a <__mdiff+0xee>
 800d44a:	bf00      	nop
 800d44c:	0800f62d 	.word	0x0800f62d
 800d450:	0800f63e 	.word	0x0800f63e

0800d454 <__ulp>:
 800d454:	b082      	sub	sp, #8
 800d456:	ed8d 0b00 	vstr	d0, [sp]
 800d45a:	9a01      	ldr	r2, [sp, #4]
 800d45c:	4b0f      	ldr	r3, [pc, #60]	@ (800d49c <__ulp+0x48>)
 800d45e:	4013      	ands	r3, r2
 800d460:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d464:	2b00      	cmp	r3, #0
 800d466:	dc08      	bgt.n	800d47a <__ulp+0x26>
 800d468:	425b      	negs	r3, r3
 800d46a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d46e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d472:	da04      	bge.n	800d47e <__ulp+0x2a>
 800d474:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d478:	4113      	asrs	r3, r2
 800d47a:	2200      	movs	r2, #0
 800d47c:	e008      	b.n	800d490 <__ulp+0x3c>
 800d47e:	f1a2 0314 	sub.w	r3, r2, #20
 800d482:	2b1e      	cmp	r3, #30
 800d484:	bfda      	itte	le
 800d486:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d48a:	40da      	lsrle	r2, r3
 800d48c:	2201      	movgt	r2, #1
 800d48e:	2300      	movs	r3, #0
 800d490:	4619      	mov	r1, r3
 800d492:	4610      	mov	r0, r2
 800d494:	ec41 0b10 	vmov	d0, r0, r1
 800d498:	b002      	add	sp, #8
 800d49a:	4770      	bx	lr
 800d49c:	7ff00000 	.word	0x7ff00000

0800d4a0 <__b2d>:
 800d4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4a4:	6906      	ldr	r6, [r0, #16]
 800d4a6:	f100 0814 	add.w	r8, r0, #20
 800d4aa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d4ae:	1f37      	subs	r7, r6, #4
 800d4b0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d4b4:	4610      	mov	r0, r2
 800d4b6:	f7ff fd53 	bl	800cf60 <__hi0bits>
 800d4ba:	f1c0 0320 	rsb	r3, r0, #32
 800d4be:	280a      	cmp	r0, #10
 800d4c0:	600b      	str	r3, [r1, #0]
 800d4c2:	491b      	ldr	r1, [pc, #108]	@ (800d530 <__b2d+0x90>)
 800d4c4:	dc15      	bgt.n	800d4f2 <__b2d+0x52>
 800d4c6:	f1c0 0c0b 	rsb	ip, r0, #11
 800d4ca:	fa22 f30c 	lsr.w	r3, r2, ip
 800d4ce:	45b8      	cmp	r8, r7
 800d4d0:	ea43 0501 	orr.w	r5, r3, r1
 800d4d4:	bf34      	ite	cc
 800d4d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d4da:	2300      	movcs	r3, #0
 800d4dc:	3015      	adds	r0, #21
 800d4de:	fa02 f000 	lsl.w	r0, r2, r0
 800d4e2:	fa23 f30c 	lsr.w	r3, r3, ip
 800d4e6:	4303      	orrs	r3, r0
 800d4e8:	461c      	mov	r4, r3
 800d4ea:	ec45 4b10 	vmov	d0, r4, r5
 800d4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4f2:	45b8      	cmp	r8, r7
 800d4f4:	bf3a      	itte	cc
 800d4f6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d4fa:	f1a6 0708 	subcc.w	r7, r6, #8
 800d4fe:	2300      	movcs	r3, #0
 800d500:	380b      	subs	r0, #11
 800d502:	d012      	beq.n	800d52a <__b2d+0x8a>
 800d504:	f1c0 0120 	rsb	r1, r0, #32
 800d508:	fa23 f401 	lsr.w	r4, r3, r1
 800d50c:	4082      	lsls	r2, r0
 800d50e:	4322      	orrs	r2, r4
 800d510:	4547      	cmp	r7, r8
 800d512:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d516:	bf8c      	ite	hi
 800d518:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d51c:	2200      	movls	r2, #0
 800d51e:	4083      	lsls	r3, r0
 800d520:	40ca      	lsrs	r2, r1
 800d522:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d526:	4313      	orrs	r3, r2
 800d528:	e7de      	b.n	800d4e8 <__b2d+0x48>
 800d52a:	ea42 0501 	orr.w	r5, r2, r1
 800d52e:	e7db      	b.n	800d4e8 <__b2d+0x48>
 800d530:	3ff00000 	.word	0x3ff00000

0800d534 <__d2b>:
 800d534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d538:	460f      	mov	r7, r1
 800d53a:	2101      	movs	r1, #1
 800d53c:	ec59 8b10 	vmov	r8, r9, d0
 800d540:	4616      	mov	r6, r2
 800d542:	f7ff fc1b 	bl	800cd7c <_Balloc>
 800d546:	4604      	mov	r4, r0
 800d548:	b930      	cbnz	r0, 800d558 <__d2b+0x24>
 800d54a:	4602      	mov	r2, r0
 800d54c:	4b23      	ldr	r3, [pc, #140]	@ (800d5dc <__d2b+0xa8>)
 800d54e:	4824      	ldr	r0, [pc, #144]	@ (800d5e0 <__d2b+0xac>)
 800d550:	f240 310f 	movw	r1, #783	@ 0x30f
 800d554:	f001 fb50 	bl	800ebf8 <__assert_func>
 800d558:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d55c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d560:	b10d      	cbz	r5, 800d566 <__d2b+0x32>
 800d562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d566:	9301      	str	r3, [sp, #4]
 800d568:	f1b8 0300 	subs.w	r3, r8, #0
 800d56c:	d023      	beq.n	800d5b6 <__d2b+0x82>
 800d56e:	4668      	mov	r0, sp
 800d570:	9300      	str	r3, [sp, #0]
 800d572:	f7ff fd14 	bl	800cf9e <__lo0bits>
 800d576:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d57a:	b1d0      	cbz	r0, 800d5b2 <__d2b+0x7e>
 800d57c:	f1c0 0320 	rsb	r3, r0, #32
 800d580:	fa02 f303 	lsl.w	r3, r2, r3
 800d584:	430b      	orrs	r3, r1
 800d586:	40c2      	lsrs	r2, r0
 800d588:	6163      	str	r3, [r4, #20]
 800d58a:	9201      	str	r2, [sp, #4]
 800d58c:	9b01      	ldr	r3, [sp, #4]
 800d58e:	61a3      	str	r3, [r4, #24]
 800d590:	2b00      	cmp	r3, #0
 800d592:	bf0c      	ite	eq
 800d594:	2201      	moveq	r2, #1
 800d596:	2202      	movne	r2, #2
 800d598:	6122      	str	r2, [r4, #16]
 800d59a:	b1a5      	cbz	r5, 800d5c6 <__d2b+0x92>
 800d59c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5a0:	4405      	add	r5, r0
 800d5a2:	603d      	str	r5, [r7, #0]
 800d5a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5a8:	6030      	str	r0, [r6, #0]
 800d5aa:	4620      	mov	r0, r4
 800d5ac:	b003      	add	sp, #12
 800d5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5b2:	6161      	str	r1, [r4, #20]
 800d5b4:	e7ea      	b.n	800d58c <__d2b+0x58>
 800d5b6:	a801      	add	r0, sp, #4
 800d5b8:	f7ff fcf1 	bl	800cf9e <__lo0bits>
 800d5bc:	9b01      	ldr	r3, [sp, #4]
 800d5be:	6163      	str	r3, [r4, #20]
 800d5c0:	3020      	adds	r0, #32
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	e7e8      	b.n	800d598 <__d2b+0x64>
 800d5c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5ce:	6038      	str	r0, [r7, #0]
 800d5d0:	6918      	ldr	r0, [r3, #16]
 800d5d2:	f7ff fcc5 	bl	800cf60 <__hi0bits>
 800d5d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5da:	e7e5      	b.n	800d5a8 <__d2b+0x74>
 800d5dc:	0800f62d 	.word	0x0800f62d
 800d5e0:	0800f63e 	.word	0x0800f63e

0800d5e4 <__ratio>:
 800d5e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e8:	b085      	sub	sp, #20
 800d5ea:	e9cd 1000 	strd	r1, r0, [sp]
 800d5ee:	a902      	add	r1, sp, #8
 800d5f0:	f7ff ff56 	bl	800d4a0 <__b2d>
 800d5f4:	9800      	ldr	r0, [sp, #0]
 800d5f6:	a903      	add	r1, sp, #12
 800d5f8:	ec55 4b10 	vmov	r4, r5, d0
 800d5fc:	f7ff ff50 	bl	800d4a0 <__b2d>
 800d600:	9b01      	ldr	r3, [sp, #4]
 800d602:	6919      	ldr	r1, [r3, #16]
 800d604:	9b00      	ldr	r3, [sp, #0]
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	1ac9      	subs	r1, r1, r3
 800d60a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d60e:	1a9b      	subs	r3, r3, r2
 800d610:	ec5b ab10 	vmov	sl, fp, d0
 800d614:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d618:	2b00      	cmp	r3, #0
 800d61a:	bfce      	itee	gt
 800d61c:	462a      	movgt	r2, r5
 800d61e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d622:	465a      	movle	r2, fp
 800d624:	462f      	mov	r7, r5
 800d626:	46d9      	mov	r9, fp
 800d628:	bfcc      	ite	gt
 800d62a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d62e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d632:	464b      	mov	r3, r9
 800d634:	4652      	mov	r2, sl
 800d636:	4620      	mov	r0, r4
 800d638:	4639      	mov	r1, r7
 800d63a:	f7f3 f907 	bl	800084c <__aeabi_ddiv>
 800d63e:	ec41 0b10 	vmov	d0, r0, r1
 800d642:	b005      	add	sp, #20
 800d644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d648 <__copybits>:
 800d648:	3901      	subs	r1, #1
 800d64a:	b570      	push	{r4, r5, r6, lr}
 800d64c:	1149      	asrs	r1, r1, #5
 800d64e:	6914      	ldr	r4, [r2, #16]
 800d650:	3101      	adds	r1, #1
 800d652:	f102 0314 	add.w	r3, r2, #20
 800d656:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d65a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d65e:	1f05      	subs	r5, r0, #4
 800d660:	42a3      	cmp	r3, r4
 800d662:	d30c      	bcc.n	800d67e <__copybits+0x36>
 800d664:	1aa3      	subs	r3, r4, r2
 800d666:	3b11      	subs	r3, #17
 800d668:	f023 0303 	bic.w	r3, r3, #3
 800d66c:	3211      	adds	r2, #17
 800d66e:	42a2      	cmp	r2, r4
 800d670:	bf88      	it	hi
 800d672:	2300      	movhi	r3, #0
 800d674:	4418      	add	r0, r3
 800d676:	2300      	movs	r3, #0
 800d678:	4288      	cmp	r0, r1
 800d67a:	d305      	bcc.n	800d688 <__copybits+0x40>
 800d67c:	bd70      	pop	{r4, r5, r6, pc}
 800d67e:	f853 6b04 	ldr.w	r6, [r3], #4
 800d682:	f845 6f04 	str.w	r6, [r5, #4]!
 800d686:	e7eb      	b.n	800d660 <__copybits+0x18>
 800d688:	f840 3b04 	str.w	r3, [r0], #4
 800d68c:	e7f4      	b.n	800d678 <__copybits+0x30>

0800d68e <__any_on>:
 800d68e:	f100 0214 	add.w	r2, r0, #20
 800d692:	6900      	ldr	r0, [r0, #16]
 800d694:	114b      	asrs	r3, r1, #5
 800d696:	4298      	cmp	r0, r3
 800d698:	b510      	push	{r4, lr}
 800d69a:	db11      	blt.n	800d6c0 <__any_on+0x32>
 800d69c:	dd0a      	ble.n	800d6b4 <__any_on+0x26>
 800d69e:	f011 011f 	ands.w	r1, r1, #31
 800d6a2:	d007      	beq.n	800d6b4 <__any_on+0x26>
 800d6a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d6a8:	fa24 f001 	lsr.w	r0, r4, r1
 800d6ac:	fa00 f101 	lsl.w	r1, r0, r1
 800d6b0:	428c      	cmp	r4, r1
 800d6b2:	d10b      	bne.n	800d6cc <__any_on+0x3e>
 800d6b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6b8:	4293      	cmp	r3, r2
 800d6ba:	d803      	bhi.n	800d6c4 <__any_on+0x36>
 800d6bc:	2000      	movs	r0, #0
 800d6be:	bd10      	pop	{r4, pc}
 800d6c0:	4603      	mov	r3, r0
 800d6c2:	e7f7      	b.n	800d6b4 <__any_on+0x26>
 800d6c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d6c8:	2900      	cmp	r1, #0
 800d6ca:	d0f5      	beq.n	800d6b8 <__any_on+0x2a>
 800d6cc:	2001      	movs	r0, #1
 800d6ce:	e7f6      	b.n	800d6be <__any_on+0x30>

0800d6d0 <sulp>:
 800d6d0:	b570      	push	{r4, r5, r6, lr}
 800d6d2:	4604      	mov	r4, r0
 800d6d4:	460d      	mov	r5, r1
 800d6d6:	ec45 4b10 	vmov	d0, r4, r5
 800d6da:	4616      	mov	r6, r2
 800d6dc:	f7ff feba 	bl	800d454 <__ulp>
 800d6e0:	ec51 0b10 	vmov	r0, r1, d0
 800d6e4:	b17e      	cbz	r6, 800d706 <sulp+0x36>
 800d6e6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d6ea:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	dd09      	ble.n	800d706 <sulp+0x36>
 800d6f2:	051b      	lsls	r3, r3, #20
 800d6f4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d6f8:	2400      	movs	r4, #0
 800d6fa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d6fe:	4622      	mov	r2, r4
 800d700:	462b      	mov	r3, r5
 800d702:	f7f2 ff79 	bl	80005f8 <__aeabi_dmul>
 800d706:	ec41 0b10 	vmov	d0, r0, r1
 800d70a:	bd70      	pop	{r4, r5, r6, pc}
 800d70c:	0000      	movs	r0, r0
	...

0800d710 <_strtod_l>:
 800d710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d714:	b09f      	sub	sp, #124	@ 0x7c
 800d716:	460c      	mov	r4, r1
 800d718:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d71a:	2200      	movs	r2, #0
 800d71c:	921a      	str	r2, [sp, #104]	@ 0x68
 800d71e:	9005      	str	r0, [sp, #20]
 800d720:	f04f 0a00 	mov.w	sl, #0
 800d724:	f04f 0b00 	mov.w	fp, #0
 800d728:	460a      	mov	r2, r1
 800d72a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d72c:	7811      	ldrb	r1, [r2, #0]
 800d72e:	292b      	cmp	r1, #43	@ 0x2b
 800d730:	d04a      	beq.n	800d7c8 <_strtod_l+0xb8>
 800d732:	d838      	bhi.n	800d7a6 <_strtod_l+0x96>
 800d734:	290d      	cmp	r1, #13
 800d736:	d832      	bhi.n	800d79e <_strtod_l+0x8e>
 800d738:	2908      	cmp	r1, #8
 800d73a:	d832      	bhi.n	800d7a2 <_strtod_l+0x92>
 800d73c:	2900      	cmp	r1, #0
 800d73e:	d03b      	beq.n	800d7b8 <_strtod_l+0xa8>
 800d740:	2200      	movs	r2, #0
 800d742:	920e      	str	r2, [sp, #56]	@ 0x38
 800d744:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d746:	782a      	ldrb	r2, [r5, #0]
 800d748:	2a30      	cmp	r2, #48	@ 0x30
 800d74a:	f040 80b2 	bne.w	800d8b2 <_strtod_l+0x1a2>
 800d74e:	786a      	ldrb	r2, [r5, #1]
 800d750:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d754:	2a58      	cmp	r2, #88	@ 0x58
 800d756:	d16e      	bne.n	800d836 <_strtod_l+0x126>
 800d758:	9302      	str	r3, [sp, #8]
 800d75a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d75c:	9301      	str	r3, [sp, #4]
 800d75e:	ab1a      	add	r3, sp, #104	@ 0x68
 800d760:	9300      	str	r3, [sp, #0]
 800d762:	4a8f      	ldr	r2, [pc, #572]	@ (800d9a0 <_strtod_l+0x290>)
 800d764:	9805      	ldr	r0, [sp, #20]
 800d766:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d768:	a919      	add	r1, sp, #100	@ 0x64
 800d76a:	f001 fadf 	bl	800ed2c <__gethex>
 800d76e:	f010 060f 	ands.w	r6, r0, #15
 800d772:	4604      	mov	r4, r0
 800d774:	d005      	beq.n	800d782 <_strtod_l+0x72>
 800d776:	2e06      	cmp	r6, #6
 800d778:	d128      	bne.n	800d7cc <_strtod_l+0xbc>
 800d77a:	3501      	adds	r5, #1
 800d77c:	2300      	movs	r3, #0
 800d77e:	9519      	str	r5, [sp, #100]	@ 0x64
 800d780:	930e      	str	r3, [sp, #56]	@ 0x38
 800d782:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d784:	2b00      	cmp	r3, #0
 800d786:	f040 858e 	bne.w	800e2a6 <_strtod_l+0xb96>
 800d78a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d78c:	b1cb      	cbz	r3, 800d7c2 <_strtod_l+0xb2>
 800d78e:	4652      	mov	r2, sl
 800d790:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d794:	ec43 2b10 	vmov	d0, r2, r3
 800d798:	b01f      	add	sp, #124	@ 0x7c
 800d79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d79e:	2920      	cmp	r1, #32
 800d7a0:	d1ce      	bne.n	800d740 <_strtod_l+0x30>
 800d7a2:	3201      	adds	r2, #1
 800d7a4:	e7c1      	b.n	800d72a <_strtod_l+0x1a>
 800d7a6:	292d      	cmp	r1, #45	@ 0x2d
 800d7a8:	d1ca      	bne.n	800d740 <_strtod_l+0x30>
 800d7aa:	2101      	movs	r1, #1
 800d7ac:	910e      	str	r1, [sp, #56]	@ 0x38
 800d7ae:	1c51      	adds	r1, r2, #1
 800d7b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800d7b2:	7852      	ldrb	r2, [r2, #1]
 800d7b4:	2a00      	cmp	r2, #0
 800d7b6:	d1c5      	bne.n	800d744 <_strtod_l+0x34>
 800d7b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d7ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	f040 8570 	bne.w	800e2a2 <_strtod_l+0xb92>
 800d7c2:	4652      	mov	r2, sl
 800d7c4:	465b      	mov	r3, fp
 800d7c6:	e7e5      	b.n	800d794 <_strtod_l+0x84>
 800d7c8:	2100      	movs	r1, #0
 800d7ca:	e7ef      	b.n	800d7ac <_strtod_l+0x9c>
 800d7cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d7ce:	b13a      	cbz	r2, 800d7e0 <_strtod_l+0xd0>
 800d7d0:	2135      	movs	r1, #53	@ 0x35
 800d7d2:	a81c      	add	r0, sp, #112	@ 0x70
 800d7d4:	f7ff ff38 	bl	800d648 <__copybits>
 800d7d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d7da:	9805      	ldr	r0, [sp, #20]
 800d7dc:	f7ff fb0e 	bl	800cdfc <_Bfree>
 800d7e0:	3e01      	subs	r6, #1
 800d7e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d7e4:	2e04      	cmp	r6, #4
 800d7e6:	d806      	bhi.n	800d7f6 <_strtod_l+0xe6>
 800d7e8:	e8df f006 	tbb	[pc, r6]
 800d7ec:	201d0314 	.word	0x201d0314
 800d7f0:	14          	.byte	0x14
 800d7f1:	00          	.byte	0x00
 800d7f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d7f6:	05e1      	lsls	r1, r4, #23
 800d7f8:	bf48      	it	mi
 800d7fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d7fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d802:	0d1b      	lsrs	r3, r3, #20
 800d804:	051b      	lsls	r3, r3, #20
 800d806:	2b00      	cmp	r3, #0
 800d808:	d1bb      	bne.n	800d782 <_strtod_l+0x72>
 800d80a:	f7fe fbdf 	bl	800bfcc <__errno>
 800d80e:	2322      	movs	r3, #34	@ 0x22
 800d810:	6003      	str	r3, [r0, #0]
 800d812:	e7b6      	b.n	800d782 <_strtod_l+0x72>
 800d814:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d818:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d81c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d820:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d824:	e7e7      	b.n	800d7f6 <_strtod_l+0xe6>
 800d826:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d9a8 <_strtod_l+0x298>
 800d82a:	e7e4      	b.n	800d7f6 <_strtod_l+0xe6>
 800d82c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d830:	f04f 3aff 	mov.w	sl, #4294967295
 800d834:	e7df      	b.n	800d7f6 <_strtod_l+0xe6>
 800d836:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d838:	1c5a      	adds	r2, r3, #1
 800d83a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d83c:	785b      	ldrb	r3, [r3, #1]
 800d83e:	2b30      	cmp	r3, #48	@ 0x30
 800d840:	d0f9      	beq.n	800d836 <_strtod_l+0x126>
 800d842:	2b00      	cmp	r3, #0
 800d844:	d09d      	beq.n	800d782 <_strtod_l+0x72>
 800d846:	2301      	movs	r3, #1
 800d848:	2700      	movs	r7, #0
 800d84a:	9308      	str	r3, [sp, #32]
 800d84c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d84e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d850:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d852:	46b9      	mov	r9, r7
 800d854:	220a      	movs	r2, #10
 800d856:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d858:	7805      	ldrb	r5, [r0, #0]
 800d85a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d85e:	b2d9      	uxtb	r1, r3
 800d860:	2909      	cmp	r1, #9
 800d862:	d928      	bls.n	800d8b6 <_strtod_l+0x1a6>
 800d864:	494f      	ldr	r1, [pc, #316]	@ (800d9a4 <_strtod_l+0x294>)
 800d866:	2201      	movs	r2, #1
 800d868:	f001 f97a 	bl	800eb60 <strncmp>
 800d86c:	2800      	cmp	r0, #0
 800d86e:	d032      	beq.n	800d8d6 <_strtod_l+0x1c6>
 800d870:	2000      	movs	r0, #0
 800d872:	462a      	mov	r2, r5
 800d874:	900a      	str	r0, [sp, #40]	@ 0x28
 800d876:	464d      	mov	r5, r9
 800d878:	4603      	mov	r3, r0
 800d87a:	2a65      	cmp	r2, #101	@ 0x65
 800d87c:	d001      	beq.n	800d882 <_strtod_l+0x172>
 800d87e:	2a45      	cmp	r2, #69	@ 0x45
 800d880:	d114      	bne.n	800d8ac <_strtod_l+0x19c>
 800d882:	b91d      	cbnz	r5, 800d88c <_strtod_l+0x17c>
 800d884:	9a08      	ldr	r2, [sp, #32]
 800d886:	4302      	orrs	r2, r0
 800d888:	d096      	beq.n	800d7b8 <_strtod_l+0xa8>
 800d88a:	2500      	movs	r5, #0
 800d88c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d88e:	1c62      	adds	r2, r4, #1
 800d890:	9219      	str	r2, [sp, #100]	@ 0x64
 800d892:	7862      	ldrb	r2, [r4, #1]
 800d894:	2a2b      	cmp	r2, #43	@ 0x2b
 800d896:	d07a      	beq.n	800d98e <_strtod_l+0x27e>
 800d898:	2a2d      	cmp	r2, #45	@ 0x2d
 800d89a:	d07e      	beq.n	800d99a <_strtod_l+0x28a>
 800d89c:	f04f 0c00 	mov.w	ip, #0
 800d8a0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d8a4:	2909      	cmp	r1, #9
 800d8a6:	f240 8085 	bls.w	800d9b4 <_strtod_l+0x2a4>
 800d8aa:	9419      	str	r4, [sp, #100]	@ 0x64
 800d8ac:	f04f 0800 	mov.w	r8, #0
 800d8b0:	e0a5      	b.n	800d9fe <_strtod_l+0x2ee>
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	e7c8      	b.n	800d848 <_strtod_l+0x138>
 800d8b6:	f1b9 0f08 	cmp.w	r9, #8
 800d8ba:	bfd8      	it	le
 800d8bc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d8be:	f100 0001 	add.w	r0, r0, #1
 800d8c2:	bfda      	itte	le
 800d8c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800d8c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d8ca:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d8ce:	f109 0901 	add.w	r9, r9, #1
 800d8d2:	9019      	str	r0, [sp, #100]	@ 0x64
 800d8d4:	e7bf      	b.n	800d856 <_strtod_l+0x146>
 800d8d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8d8:	1c5a      	adds	r2, r3, #1
 800d8da:	9219      	str	r2, [sp, #100]	@ 0x64
 800d8dc:	785a      	ldrb	r2, [r3, #1]
 800d8de:	f1b9 0f00 	cmp.w	r9, #0
 800d8e2:	d03b      	beq.n	800d95c <_strtod_l+0x24c>
 800d8e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800d8e6:	464d      	mov	r5, r9
 800d8e8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	d912      	bls.n	800d916 <_strtod_l+0x206>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e7c2      	b.n	800d87a <_strtod_l+0x16a>
 800d8f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8f6:	1c5a      	adds	r2, r3, #1
 800d8f8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d8fa:	785a      	ldrb	r2, [r3, #1]
 800d8fc:	3001      	adds	r0, #1
 800d8fe:	2a30      	cmp	r2, #48	@ 0x30
 800d900:	d0f8      	beq.n	800d8f4 <_strtod_l+0x1e4>
 800d902:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d906:	2b08      	cmp	r3, #8
 800d908:	f200 84d2 	bhi.w	800e2b0 <_strtod_l+0xba0>
 800d90c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d90e:	900a      	str	r0, [sp, #40]	@ 0x28
 800d910:	2000      	movs	r0, #0
 800d912:	930c      	str	r3, [sp, #48]	@ 0x30
 800d914:	4605      	mov	r5, r0
 800d916:	3a30      	subs	r2, #48	@ 0x30
 800d918:	f100 0301 	add.w	r3, r0, #1
 800d91c:	d018      	beq.n	800d950 <_strtod_l+0x240>
 800d91e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d920:	4419      	add	r1, r3
 800d922:	910a      	str	r1, [sp, #40]	@ 0x28
 800d924:	462e      	mov	r6, r5
 800d926:	f04f 0e0a 	mov.w	lr, #10
 800d92a:	1c71      	adds	r1, r6, #1
 800d92c:	eba1 0c05 	sub.w	ip, r1, r5
 800d930:	4563      	cmp	r3, ip
 800d932:	dc15      	bgt.n	800d960 <_strtod_l+0x250>
 800d934:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d938:	182b      	adds	r3, r5, r0
 800d93a:	2b08      	cmp	r3, #8
 800d93c:	f105 0501 	add.w	r5, r5, #1
 800d940:	4405      	add	r5, r0
 800d942:	dc1a      	bgt.n	800d97a <_strtod_l+0x26a>
 800d944:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d946:	230a      	movs	r3, #10
 800d948:	fb03 2301 	mla	r3, r3, r1, r2
 800d94c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d94e:	2300      	movs	r3, #0
 800d950:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d952:	1c51      	adds	r1, r2, #1
 800d954:	9119      	str	r1, [sp, #100]	@ 0x64
 800d956:	7852      	ldrb	r2, [r2, #1]
 800d958:	4618      	mov	r0, r3
 800d95a:	e7c5      	b.n	800d8e8 <_strtod_l+0x1d8>
 800d95c:	4648      	mov	r0, r9
 800d95e:	e7ce      	b.n	800d8fe <_strtod_l+0x1ee>
 800d960:	2e08      	cmp	r6, #8
 800d962:	dc05      	bgt.n	800d970 <_strtod_l+0x260>
 800d964:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d966:	fb0e f606 	mul.w	r6, lr, r6
 800d96a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d96c:	460e      	mov	r6, r1
 800d96e:	e7dc      	b.n	800d92a <_strtod_l+0x21a>
 800d970:	2910      	cmp	r1, #16
 800d972:	bfd8      	it	le
 800d974:	fb0e f707 	mulle.w	r7, lr, r7
 800d978:	e7f8      	b.n	800d96c <_strtod_l+0x25c>
 800d97a:	2b0f      	cmp	r3, #15
 800d97c:	bfdc      	itt	le
 800d97e:	230a      	movle	r3, #10
 800d980:	fb03 2707 	mlale	r7, r3, r7, r2
 800d984:	e7e3      	b.n	800d94e <_strtod_l+0x23e>
 800d986:	2300      	movs	r3, #0
 800d988:	930a      	str	r3, [sp, #40]	@ 0x28
 800d98a:	2301      	movs	r3, #1
 800d98c:	e77a      	b.n	800d884 <_strtod_l+0x174>
 800d98e:	f04f 0c00 	mov.w	ip, #0
 800d992:	1ca2      	adds	r2, r4, #2
 800d994:	9219      	str	r2, [sp, #100]	@ 0x64
 800d996:	78a2      	ldrb	r2, [r4, #2]
 800d998:	e782      	b.n	800d8a0 <_strtod_l+0x190>
 800d99a:	f04f 0c01 	mov.w	ip, #1
 800d99e:	e7f8      	b.n	800d992 <_strtod_l+0x282>
 800d9a0:	0800f864 	.word	0x0800f864
 800d9a4:	0800f697 	.word	0x0800f697
 800d9a8:	7ff00000 	.word	0x7ff00000
 800d9ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9ae:	1c51      	adds	r1, r2, #1
 800d9b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800d9b2:	7852      	ldrb	r2, [r2, #1]
 800d9b4:	2a30      	cmp	r2, #48	@ 0x30
 800d9b6:	d0f9      	beq.n	800d9ac <_strtod_l+0x29c>
 800d9b8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d9bc:	2908      	cmp	r1, #8
 800d9be:	f63f af75 	bhi.w	800d8ac <_strtod_l+0x19c>
 800d9c2:	3a30      	subs	r2, #48	@ 0x30
 800d9c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d9ca:	f04f 080a 	mov.w	r8, #10
 800d9ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9d0:	1c56      	adds	r6, r2, #1
 800d9d2:	9619      	str	r6, [sp, #100]	@ 0x64
 800d9d4:	7852      	ldrb	r2, [r2, #1]
 800d9d6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d9da:	f1be 0f09 	cmp.w	lr, #9
 800d9de:	d939      	bls.n	800da54 <_strtod_l+0x344>
 800d9e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d9e2:	1a76      	subs	r6, r6, r1
 800d9e4:	2e08      	cmp	r6, #8
 800d9e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d9ea:	dc03      	bgt.n	800d9f4 <_strtod_l+0x2e4>
 800d9ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d9ee:	4588      	cmp	r8, r1
 800d9f0:	bfa8      	it	ge
 800d9f2:	4688      	movge	r8, r1
 800d9f4:	f1bc 0f00 	cmp.w	ip, #0
 800d9f8:	d001      	beq.n	800d9fe <_strtod_l+0x2ee>
 800d9fa:	f1c8 0800 	rsb	r8, r8, #0
 800d9fe:	2d00      	cmp	r5, #0
 800da00:	d14e      	bne.n	800daa0 <_strtod_l+0x390>
 800da02:	9908      	ldr	r1, [sp, #32]
 800da04:	4308      	orrs	r0, r1
 800da06:	f47f aebc 	bne.w	800d782 <_strtod_l+0x72>
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	f47f aed4 	bne.w	800d7b8 <_strtod_l+0xa8>
 800da10:	2a69      	cmp	r2, #105	@ 0x69
 800da12:	d028      	beq.n	800da66 <_strtod_l+0x356>
 800da14:	dc25      	bgt.n	800da62 <_strtod_l+0x352>
 800da16:	2a49      	cmp	r2, #73	@ 0x49
 800da18:	d025      	beq.n	800da66 <_strtod_l+0x356>
 800da1a:	2a4e      	cmp	r2, #78	@ 0x4e
 800da1c:	f47f aecc 	bne.w	800d7b8 <_strtod_l+0xa8>
 800da20:	499a      	ldr	r1, [pc, #616]	@ (800dc8c <_strtod_l+0x57c>)
 800da22:	a819      	add	r0, sp, #100	@ 0x64
 800da24:	f001 fba4 	bl	800f170 <__match>
 800da28:	2800      	cmp	r0, #0
 800da2a:	f43f aec5 	beq.w	800d7b8 <_strtod_l+0xa8>
 800da2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da30:	781b      	ldrb	r3, [r3, #0]
 800da32:	2b28      	cmp	r3, #40	@ 0x28
 800da34:	d12e      	bne.n	800da94 <_strtod_l+0x384>
 800da36:	4996      	ldr	r1, [pc, #600]	@ (800dc90 <_strtod_l+0x580>)
 800da38:	aa1c      	add	r2, sp, #112	@ 0x70
 800da3a:	a819      	add	r0, sp, #100	@ 0x64
 800da3c:	f001 fbac 	bl	800f198 <__hexnan>
 800da40:	2805      	cmp	r0, #5
 800da42:	d127      	bne.n	800da94 <_strtod_l+0x384>
 800da44:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da46:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800da4a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800da4e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800da52:	e696      	b.n	800d782 <_strtod_l+0x72>
 800da54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da56:	fb08 2101 	mla	r1, r8, r1, r2
 800da5a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800da5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800da60:	e7b5      	b.n	800d9ce <_strtod_l+0x2be>
 800da62:	2a6e      	cmp	r2, #110	@ 0x6e
 800da64:	e7da      	b.n	800da1c <_strtod_l+0x30c>
 800da66:	498b      	ldr	r1, [pc, #556]	@ (800dc94 <_strtod_l+0x584>)
 800da68:	a819      	add	r0, sp, #100	@ 0x64
 800da6a:	f001 fb81 	bl	800f170 <__match>
 800da6e:	2800      	cmp	r0, #0
 800da70:	f43f aea2 	beq.w	800d7b8 <_strtod_l+0xa8>
 800da74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da76:	4988      	ldr	r1, [pc, #544]	@ (800dc98 <_strtod_l+0x588>)
 800da78:	3b01      	subs	r3, #1
 800da7a:	a819      	add	r0, sp, #100	@ 0x64
 800da7c:	9319      	str	r3, [sp, #100]	@ 0x64
 800da7e:	f001 fb77 	bl	800f170 <__match>
 800da82:	b910      	cbnz	r0, 800da8a <_strtod_l+0x37a>
 800da84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800da86:	3301      	adds	r3, #1
 800da88:	9319      	str	r3, [sp, #100]	@ 0x64
 800da8a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800dca8 <_strtod_l+0x598>
 800da8e:	f04f 0a00 	mov.w	sl, #0
 800da92:	e676      	b.n	800d782 <_strtod_l+0x72>
 800da94:	4881      	ldr	r0, [pc, #516]	@ (800dc9c <_strtod_l+0x58c>)
 800da96:	f001 f8a7 	bl	800ebe8 <nan>
 800da9a:	ec5b ab10 	vmov	sl, fp, d0
 800da9e:	e670      	b.n	800d782 <_strtod_l+0x72>
 800daa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daa2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800daa4:	eba8 0303 	sub.w	r3, r8, r3
 800daa8:	f1b9 0f00 	cmp.w	r9, #0
 800daac:	bf08      	it	eq
 800daae:	46a9      	moveq	r9, r5
 800dab0:	2d10      	cmp	r5, #16
 800dab2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dab4:	462c      	mov	r4, r5
 800dab6:	bfa8      	it	ge
 800dab8:	2410      	movge	r4, #16
 800daba:	f7f2 fd23 	bl	8000504 <__aeabi_ui2d>
 800dabe:	2d09      	cmp	r5, #9
 800dac0:	4682      	mov	sl, r0
 800dac2:	468b      	mov	fp, r1
 800dac4:	dc13      	bgt.n	800daee <_strtod_l+0x3de>
 800dac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dac8:	2b00      	cmp	r3, #0
 800daca:	f43f ae5a 	beq.w	800d782 <_strtod_l+0x72>
 800dace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dad0:	dd78      	ble.n	800dbc4 <_strtod_l+0x4b4>
 800dad2:	2b16      	cmp	r3, #22
 800dad4:	dc5f      	bgt.n	800db96 <_strtod_l+0x486>
 800dad6:	4972      	ldr	r1, [pc, #456]	@ (800dca0 <_strtod_l+0x590>)
 800dad8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dadc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dae0:	4652      	mov	r2, sl
 800dae2:	465b      	mov	r3, fp
 800dae4:	f7f2 fd88 	bl	80005f8 <__aeabi_dmul>
 800dae8:	4682      	mov	sl, r0
 800daea:	468b      	mov	fp, r1
 800daec:	e649      	b.n	800d782 <_strtod_l+0x72>
 800daee:	4b6c      	ldr	r3, [pc, #432]	@ (800dca0 <_strtod_l+0x590>)
 800daf0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800daf4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800daf8:	f7f2 fd7e 	bl	80005f8 <__aeabi_dmul>
 800dafc:	4682      	mov	sl, r0
 800dafe:	4638      	mov	r0, r7
 800db00:	468b      	mov	fp, r1
 800db02:	f7f2 fcff 	bl	8000504 <__aeabi_ui2d>
 800db06:	4602      	mov	r2, r0
 800db08:	460b      	mov	r3, r1
 800db0a:	4650      	mov	r0, sl
 800db0c:	4659      	mov	r1, fp
 800db0e:	f7f2 fbbd 	bl	800028c <__adddf3>
 800db12:	2d0f      	cmp	r5, #15
 800db14:	4682      	mov	sl, r0
 800db16:	468b      	mov	fp, r1
 800db18:	ddd5      	ble.n	800dac6 <_strtod_l+0x3b6>
 800db1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db1c:	1b2c      	subs	r4, r5, r4
 800db1e:	441c      	add	r4, r3
 800db20:	2c00      	cmp	r4, #0
 800db22:	f340 8093 	ble.w	800dc4c <_strtod_l+0x53c>
 800db26:	f014 030f 	ands.w	r3, r4, #15
 800db2a:	d00a      	beq.n	800db42 <_strtod_l+0x432>
 800db2c:	495c      	ldr	r1, [pc, #368]	@ (800dca0 <_strtod_l+0x590>)
 800db2e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800db32:	4652      	mov	r2, sl
 800db34:	465b      	mov	r3, fp
 800db36:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db3a:	f7f2 fd5d 	bl	80005f8 <__aeabi_dmul>
 800db3e:	4682      	mov	sl, r0
 800db40:	468b      	mov	fp, r1
 800db42:	f034 040f 	bics.w	r4, r4, #15
 800db46:	d073      	beq.n	800dc30 <_strtod_l+0x520>
 800db48:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800db4c:	dd49      	ble.n	800dbe2 <_strtod_l+0x4d2>
 800db4e:	2400      	movs	r4, #0
 800db50:	46a0      	mov	r8, r4
 800db52:	940b      	str	r4, [sp, #44]	@ 0x2c
 800db54:	46a1      	mov	r9, r4
 800db56:	9a05      	ldr	r2, [sp, #20]
 800db58:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800dca8 <_strtod_l+0x598>
 800db5c:	2322      	movs	r3, #34	@ 0x22
 800db5e:	6013      	str	r3, [r2, #0]
 800db60:	f04f 0a00 	mov.w	sl, #0
 800db64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db66:	2b00      	cmp	r3, #0
 800db68:	f43f ae0b 	beq.w	800d782 <_strtod_l+0x72>
 800db6c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800db6e:	9805      	ldr	r0, [sp, #20]
 800db70:	f7ff f944 	bl	800cdfc <_Bfree>
 800db74:	9805      	ldr	r0, [sp, #20]
 800db76:	4649      	mov	r1, r9
 800db78:	f7ff f940 	bl	800cdfc <_Bfree>
 800db7c:	9805      	ldr	r0, [sp, #20]
 800db7e:	4641      	mov	r1, r8
 800db80:	f7ff f93c 	bl	800cdfc <_Bfree>
 800db84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800db86:	9805      	ldr	r0, [sp, #20]
 800db88:	f7ff f938 	bl	800cdfc <_Bfree>
 800db8c:	9805      	ldr	r0, [sp, #20]
 800db8e:	4621      	mov	r1, r4
 800db90:	f7ff f934 	bl	800cdfc <_Bfree>
 800db94:	e5f5      	b.n	800d782 <_strtod_l+0x72>
 800db96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db98:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800db9c:	4293      	cmp	r3, r2
 800db9e:	dbbc      	blt.n	800db1a <_strtod_l+0x40a>
 800dba0:	4c3f      	ldr	r4, [pc, #252]	@ (800dca0 <_strtod_l+0x590>)
 800dba2:	f1c5 050f 	rsb	r5, r5, #15
 800dba6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dbaa:	4652      	mov	r2, sl
 800dbac:	465b      	mov	r3, fp
 800dbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbb2:	f7f2 fd21 	bl	80005f8 <__aeabi_dmul>
 800dbb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbb8:	1b5d      	subs	r5, r3, r5
 800dbba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dbbe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dbc2:	e78f      	b.n	800dae4 <_strtod_l+0x3d4>
 800dbc4:	3316      	adds	r3, #22
 800dbc6:	dba8      	blt.n	800db1a <_strtod_l+0x40a>
 800dbc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbca:	eba3 0808 	sub.w	r8, r3, r8
 800dbce:	4b34      	ldr	r3, [pc, #208]	@ (800dca0 <_strtod_l+0x590>)
 800dbd0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800dbd4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dbd8:	4650      	mov	r0, sl
 800dbda:	4659      	mov	r1, fp
 800dbdc:	f7f2 fe36 	bl	800084c <__aeabi_ddiv>
 800dbe0:	e782      	b.n	800dae8 <_strtod_l+0x3d8>
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	4f2f      	ldr	r7, [pc, #188]	@ (800dca4 <_strtod_l+0x594>)
 800dbe6:	1124      	asrs	r4, r4, #4
 800dbe8:	4650      	mov	r0, sl
 800dbea:	4659      	mov	r1, fp
 800dbec:	461e      	mov	r6, r3
 800dbee:	2c01      	cmp	r4, #1
 800dbf0:	dc21      	bgt.n	800dc36 <_strtod_l+0x526>
 800dbf2:	b10b      	cbz	r3, 800dbf8 <_strtod_l+0x4e8>
 800dbf4:	4682      	mov	sl, r0
 800dbf6:	468b      	mov	fp, r1
 800dbf8:	492a      	ldr	r1, [pc, #168]	@ (800dca4 <_strtod_l+0x594>)
 800dbfa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dbfe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dc02:	4652      	mov	r2, sl
 800dc04:	465b      	mov	r3, fp
 800dc06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc0a:	f7f2 fcf5 	bl	80005f8 <__aeabi_dmul>
 800dc0e:	4b26      	ldr	r3, [pc, #152]	@ (800dca8 <_strtod_l+0x598>)
 800dc10:	460a      	mov	r2, r1
 800dc12:	400b      	ands	r3, r1
 800dc14:	4925      	ldr	r1, [pc, #148]	@ (800dcac <_strtod_l+0x59c>)
 800dc16:	428b      	cmp	r3, r1
 800dc18:	4682      	mov	sl, r0
 800dc1a:	d898      	bhi.n	800db4e <_strtod_l+0x43e>
 800dc1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dc20:	428b      	cmp	r3, r1
 800dc22:	bf86      	itte	hi
 800dc24:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800dcb0 <_strtod_l+0x5a0>
 800dc28:	f04f 3aff 	movhi.w	sl, #4294967295
 800dc2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dc30:	2300      	movs	r3, #0
 800dc32:	9308      	str	r3, [sp, #32]
 800dc34:	e076      	b.n	800dd24 <_strtod_l+0x614>
 800dc36:	07e2      	lsls	r2, r4, #31
 800dc38:	d504      	bpl.n	800dc44 <_strtod_l+0x534>
 800dc3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc3e:	f7f2 fcdb 	bl	80005f8 <__aeabi_dmul>
 800dc42:	2301      	movs	r3, #1
 800dc44:	3601      	adds	r6, #1
 800dc46:	1064      	asrs	r4, r4, #1
 800dc48:	3708      	adds	r7, #8
 800dc4a:	e7d0      	b.n	800dbee <_strtod_l+0x4de>
 800dc4c:	d0f0      	beq.n	800dc30 <_strtod_l+0x520>
 800dc4e:	4264      	negs	r4, r4
 800dc50:	f014 020f 	ands.w	r2, r4, #15
 800dc54:	d00a      	beq.n	800dc6c <_strtod_l+0x55c>
 800dc56:	4b12      	ldr	r3, [pc, #72]	@ (800dca0 <_strtod_l+0x590>)
 800dc58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc5c:	4650      	mov	r0, sl
 800dc5e:	4659      	mov	r1, fp
 800dc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc64:	f7f2 fdf2 	bl	800084c <__aeabi_ddiv>
 800dc68:	4682      	mov	sl, r0
 800dc6a:	468b      	mov	fp, r1
 800dc6c:	1124      	asrs	r4, r4, #4
 800dc6e:	d0df      	beq.n	800dc30 <_strtod_l+0x520>
 800dc70:	2c1f      	cmp	r4, #31
 800dc72:	dd1f      	ble.n	800dcb4 <_strtod_l+0x5a4>
 800dc74:	2400      	movs	r4, #0
 800dc76:	46a0      	mov	r8, r4
 800dc78:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dc7a:	46a1      	mov	r9, r4
 800dc7c:	9a05      	ldr	r2, [sp, #20]
 800dc7e:	2322      	movs	r3, #34	@ 0x22
 800dc80:	f04f 0a00 	mov.w	sl, #0
 800dc84:	f04f 0b00 	mov.w	fp, #0
 800dc88:	6013      	str	r3, [r2, #0]
 800dc8a:	e76b      	b.n	800db64 <_strtod_l+0x454>
 800dc8c:	0800f585 	.word	0x0800f585
 800dc90:	0800f850 	.word	0x0800f850
 800dc94:	0800f57d 	.word	0x0800f57d
 800dc98:	0800f5b4 	.word	0x0800f5b4
 800dc9c:	0800f6ed 	.word	0x0800f6ed
 800dca0:	0800f788 	.word	0x0800f788
 800dca4:	0800f760 	.word	0x0800f760
 800dca8:	7ff00000 	.word	0x7ff00000
 800dcac:	7ca00000 	.word	0x7ca00000
 800dcb0:	7fefffff 	.word	0x7fefffff
 800dcb4:	f014 0310 	ands.w	r3, r4, #16
 800dcb8:	bf18      	it	ne
 800dcba:	236a      	movne	r3, #106	@ 0x6a
 800dcbc:	4ea9      	ldr	r6, [pc, #676]	@ (800df64 <_strtod_l+0x854>)
 800dcbe:	9308      	str	r3, [sp, #32]
 800dcc0:	4650      	mov	r0, sl
 800dcc2:	4659      	mov	r1, fp
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	07e7      	lsls	r7, r4, #31
 800dcc8:	d504      	bpl.n	800dcd4 <_strtod_l+0x5c4>
 800dcca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dcce:	f7f2 fc93 	bl	80005f8 <__aeabi_dmul>
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	1064      	asrs	r4, r4, #1
 800dcd6:	f106 0608 	add.w	r6, r6, #8
 800dcda:	d1f4      	bne.n	800dcc6 <_strtod_l+0x5b6>
 800dcdc:	b10b      	cbz	r3, 800dce2 <_strtod_l+0x5d2>
 800dcde:	4682      	mov	sl, r0
 800dce0:	468b      	mov	fp, r1
 800dce2:	9b08      	ldr	r3, [sp, #32]
 800dce4:	b1b3      	cbz	r3, 800dd14 <_strtod_l+0x604>
 800dce6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dcea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	4659      	mov	r1, fp
 800dcf2:	dd0f      	ble.n	800dd14 <_strtod_l+0x604>
 800dcf4:	2b1f      	cmp	r3, #31
 800dcf6:	dd56      	ble.n	800dda6 <_strtod_l+0x696>
 800dcf8:	2b34      	cmp	r3, #52	@ 0x34
 800dcfa:	bfde      	ittt	le
 800dcfc:	f04f 33ff 	movle.w	r3, #4294967295
 800dd00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dd04:	4093      	lslle	r3, r2
 800dd06:	f04f 0a00 	mov.w	sl, #0
 800dd0a:	bfcc      	ite	gt
 800dd0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dd10:	ea03 0b01 	andle.w	fp, r3, r1
 800dd14:	2200      	movs	r2, #0
 800dd16:	2300      	movs	r3, #0
 800dd18:	4650      	mov	r0, sl
 800dd1a:	4659      	mov	r1, fp
 800dd1c:	f7f2 fed4 	bl	8000ac8 <__aeabi_dcmpeq>
 800dd20:	2800      	cmp	r0, #0
 800dd22:	d1a7      	bne.n	800dc74 <_strtod_l+0x564>
 800dd24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dd2a:	9805      	ldr	r0, [sp, #20]
 800dd2c:	462b      	mov	r3, r5
 800dd2e:	464a      	mov	r2, r9
 800dd30:	f7ff f8cc 	bl	800cecc <__s2b>
 800dd34:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dd36:	2800      	cmp	r0, #0
 800dd38:	f43f af09 	beq.w	800db4e <_strtod_l+0x43e>
 800dd3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dd40:	2a00      	cmp	r2, #0
 800dd42:	eba3 0308 	sub.w	r3, r3, r8
 800dd46:	bfa8      	it	ge
 800dd48:	2300      	movge	r3, #0
 800dd4a:	9312      	str	r3, [sp, #72]	@ 0x48
 800dd4c:	2400      	movs	r4, #0
 800dd4e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dd52:	9316      	str	r3, [sp, #88]	@ 0x58
 800dd54:	46a0      	mov	r8, r4
 800dd56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd58:	9805      	ldr	r0, [sp, #20]
 800dd5a:	6859      	ldr	r1, [r3, #4]
 800dd5c:	f7ff f80e 	bl	800cd7c <_Balloc>
 800dd60:	4681      	mov	r9, r0
 800dd62:	2800      	cmp	r0, #0
 800dd64:	f43f aef7 	beq.w	800db56 <_strtod_l+0x446>
 800dd68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd6a:	691a      	ldr	r2, [r3, #16]
 800dd6c:	3202      	adds	r2, #2
 800dd6e:	f103 010c 	add.w	r1, r3, #12
 800dd72:	0092      	lsls	r2, r2, #2
 800dd74:	300c      	adds	r0, #12
 800dd76:	f000 ff27 	bl	800ebc8 <memcpy>
 800dd7a:	ec4b ab10 	vmov	d0, sl, fp
 800dd7e:	9805      	ldr	r0, [sp, #20]
 800dd80:	aa1c      	add	r2, sp, #112	@ 0x70
 800dd82:	a91b      	add	r1, sp, #108	@ 0x6c
 800dd84:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dd88:	f7ff fbd4 	bl	800d534 <__d2b>
 800dd8c:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	f43f aee1 	beq.w	800db56 <_strtod_l+0x446>
 800dd94:	9805      	ldr	r0, [sp, #20]
 800dd96:	2101      	movs	r1, #1
 800dd98:	f7ff f92e 	bl	800cff8 <__i2b>
 800dd9c:	4680      	mov	r8, r0
 800dd9e:	b948      	cbnz	r0, 800ddb4 <_strtod_l+0x6a4>
 800dda0:	f04f 0800 	mov.w	r8, #0
 800dda4:	e6d7      	b.n	800db56 <_strtod_l+0x446>
 800dda6:	f04f 32ff 	mov.w	r2, #4294967295
 800ddaa:	fa02 f303 	lsl.w	r3, r2, r3
 800ddae:	ea03 0a0a 	and.w	sl, r3, sl
 800ddb2:	e7af      	b.n	800dd14 <_strtod_l+0x604>
 800ddb4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ddb6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ddb8:	2d00      	cmp	r5, #0
 800ddba:	bfab      	itete	ge
 800ddbc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ddbe:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ddc0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ddc2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ddc4:	bfac      	ite	ge
 800ddc6:	18ef      	addge	r7, r5, r3
 800ddc8:	1b5e      	sublt	r6, r3, r5
 800ddca:	9b08      	ldr	r3, [sp, #32]
 800ddcc:	1aed      	subs	r5, r5, r3
 800ddce:	4415      	add	r5, r2
 800ddd0:	4b65      	ldr	r3, [pc, #404]	@ (800df68 <_strtod_l+0x858>)
 800ddd2:	3d01      	subs	r5, #1
 800ddd4:	429d      	cmp	r5, r3
 800ddd6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ddda:	da50      	bge.n	800de7e <_strtod_l+0x76e>
 800dddc:	1b5b      	subs	r3, r3, r5
 800ddde:	2b1f      	cmp	r3, #31
 800dde0:	eba2 0203 	sub.w	r2, r2, r3
 800dde4:	f04f 0101 	mov.w	r1, #1
 800dde8:	dc3d      	bgt.n	800de66 <_strtod_l+0x756>
 800ddea:	fa01 f303 	lsl.w	r3, r1, r3
 800ddee:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	9310      	str	r3, [sp, #64]	@ 0x40
 800ddf4:	18bd      	adds	r5, r7, r2
 800ddf6:	9b08      	ldr	r3, [sp, #32]
 800ddf8:	42af      	cmp	r7, r5
 800ddfa:	4416      	add	r6, r2
 800ddfc:	441e      	add	r6, r3
 800ddfe:	463b      	mov	r3, r7
 800de00:	bfa8      	it	ge
 800de02:	462b      	movge	r3, r5
 800de04:	42b3      	cmp	r3, r6
 800de06:	bfa8      	it	ge
 800de08:	4633      	movge	r3, r6
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	bfc2      	ittt	gt
 800de0e:	1aed      	subgt	r5, r5, r3
 800de10:	1af6      	subgt	r6, r6, r3
 800de12:	1aff      	subgt	r7, r7, r3
 800de14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de16:	2b00      	cmp	r3, #0
 800de18:	dd16      	ble.n	800de48 <_strtod_l+0x738>
 800de1a:	4641      	mov	r1, r8
 800de1c:	9805      	ldr	r0, [sp, #20]
 800de1e:	461a      	mov	r2, r3
 800de20:	f7ff f9a2 	bl	800d168 <__pow5mult>
 800de24:	4680      	mov	r8, r0
 800de26:	2800      	cmp	r0, #0
 800de28:	d0ba      	beq.n	800dda0 <_strtod_l+0x690>
 800de2a:	4601      	mov	r1, r0
 800de2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800de2e:	9805      	ldr	r0, [sp, #20]
 800de30:	f7ff f8f8 	bl	800d024 <__multiply>
 800de34:	900a      	str	r0, [sp, #40]	@ 0x28
 800de36:	2800      	cmp	r0, #0
 800de38:	f43f ae8d 	beq.w	800db56 <_strtod_l+0x446>
 800de3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de3e:	9805      	ldr	r0, [sp, #20]
 800de40:	f7fe ffdc 	bl	800cdfc <_Bfree>
 800de44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de46:	931a      	str	r3, [sp, #104]	@ 0x68
 800de48:	2d00      	cmp	r5, #0
 800de4a:	dc1d      	bgt.n	800de88 <_strtod_l+0x778>
 800de4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de4e:	2b00      	cmp	r3, #0
 800de50:	dd23      	ble.n	800de9a <_strtod_l+0x78a>
 800de52:	4649      	mov	r1, r9
 800de54:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800de56:	9805      	ldr	r0, [sp, #20]
 800de58:	f7ff f986 	bl	800d168 <__pow5mult>
 800de5c:	4681      	mov	r9, r0
 800de5e:	b9e0      	cbnz	r0, 800de9a <_strtod_l+0x78a>
 800de60:	f04f 0900 	mov.w	r9, #0
 800de64:	e677      	b.n	800db56 <_strtod_l+0x446>
 800de66:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800de6a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800de6e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800de72:	35e2      	adds	r5, #226	@ 0xe2
 800de74:	fa01 f305 	lsl.w	r3, r1, r5
 800de78:	9310      	str	r3, [sp, #64]	@ 0x40
 800de7a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800de7c:	e7ba      	b.n	800ddf4 <_strtod_l+0x6e4>
 800de7e:	2300      	movs	r3, #0
 800de80:	9310      	str	r3, [sp, #64]	@ 0x40
 800de82:	2301      	movs	r3, #1
 800de84:	9313      	str	r3, [sp, #76]	@ 0x4c
 800de86:	e7b5      	b.n	800ddf4 <_strtod_l+0x6e4>
 800de88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de8a:	9805      	ldr	r0, [sp, #20]
 800de8c:	462a      	mov	r2, r5
 800de8e:	f7ff f9c5 	bl	800d21c <__lshift>
 800de92:	901a      	str	r0, [sp, #104]	@ 0x68
 800de94:	2800      	cmp	r0, #0
 800de96:	d1d9      	bne.n	800de4c <_strtod_l+0x73c>
 800de98:	e65d      	b.n	800db56 <_strtod_l+0x446>
 800de9a:	2e00      	cmp	r6, #0
 800de9c:	dd07      	ble.n	800deae <_strtod_l+0x79e>
 800de9e:	4649      	mov	r1, r9
 800dea0:	9805      	ldr	r0, [sp, #20]
 800dea2:	4632      	mov	r2, r6
 800dea4:	f7ff f9ba 	bl	800d21c <__lshift>
 800dea8:	4681      	mov	r9, r0
 800deaa:	2800      	cmp	r0, #0
 800deac:	d0d8      	beq.n	800de60 <_strtod_l+0x750>
 800deae:	2f00      	cmp	r7, #0
 800deb0:	dd08      	ble.n	800dec4 <_strtod_l+0x7b4>
 800deb2:	4641      	mov	r1, r8
 800deb4:	9805      	ldr	r0, [sp, #20]
 800deb6:	463a      	mov	r2, r7
 800deb8:	f7ff f9b0 	bl	800d21c <__lshift>
 800debc:	4680      	mov	r8, r0
 800debe:	2800      	cmp	r0, #0
 800dec0:	f43f ae49 	beq.w	800db56 <_strtod_l+0x446>
 800dec4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dec6:	9805      	ldr	r0, [sp, #20]
 800dec8:	464a      	mov	r2, r9
 800deca:	f7ff fa2f 	bl	800d32c <__mdiff>
 800dece:	4604      	mov	r4, r0
 800ded0:	2800      	cmp	r0, #0
 800ded2:	f43f ae40 	beq.w	800db56 <_strtod_l+0x446>
 800ded6:	68c3      	ldr	r3, [r0, #12]
 800ded8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800deda:	2300      	movs	r3, #0
 800dedc:	60c3      	str	r3, [r0, #12]
 800dede:	4641      	mov	r1, r8
 800dee0:	f7ff fa08 	bl	800d2f4 <__mcmp>
 800dee4:	2800      	cmp	r0, #0
 800dee6:	da45      	bge.n	800df74 <_strtod_l+0x864>
 800dee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800deea:	ea53 030a 	orrs.w	r3, r3, sl
 800deee:	d16b      	bne.n	800dfc8 <_strtod_l+0x8b8>
 800def0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800def4:	2b00      	cmp	r3, #0
 800def6:	d167      	bne.n	800dfc8 <_strtod_l+0x8b8>
 800def8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800defc:	0d1b      	lsrs	r3, r3, #20
 800defe:	051b      	lsls	r3, r3, #20
 800df00:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800df04:	d960      	bls.n	800dfc8 <_strtod_l+0x8b8>
 800df06:	6963      	ldr	r3, [r4, #20]
 800df08:	b913      	cbnz	r3, 800df10 <_strtod_l+0x800>
 800df0a:	6923      	ldr	r3, [r4, #16]
 800df0c:	2b01      	cmp	r3, #1
 800df0e:	dd5b      	ble.n	800dfc8 <_strtod_l+0x8b8>
 800df10:	4621      	mov	r1, r4
 800df12:	2201      	movs	r2, #1
 800df14:	9805      	ldr	r0, [sp, #20]
 800df16:	f7ff f981 	bl	800d21c <__lshift>
 800df1a:	4641      	mov	r1, r8
 800df1c:	4604      	mov	r4, r0
 800df1e:	f7ff f9e9 	bl	800d2f4 <__mcmp>
 800df22:	2800      	cmp	r0, #0
 800df24:	dd50      	ble.n	800dfc8 <_strtod_l+0x8b8>
 800df26:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df2a:	9a08      	ldr	r2, [sp, #32]
 800df2c:	0d1b      	lsrs	r3, r3, #20
 800df2e:	051b      	lsls	r3, r3, #20
 800df30:	2a00      	cmp	r2, #0
 800df32:	d06a      	beq.n	800e00a <_strtod_l+0x8fa>
 800df34:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800df38:	d867      	bhi.n	800e00a <_strtod_l+0x8fa>
 800df3a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800df3e:	f67f ae9d 	bls.w	800dc7c <_strtod_l+0x56c>
 800df42:	4b0a      	ldr	r3, [pc, #40]	@ (800df6c <_strtod_l+0x85c>)
 800df44:	4650      	mov	r0, sl
 800df46:	4659      	mov	r1, fp
 800df48:	2200      	movs	r2, #0
 800df4a:	f7f2 fb55 	bl	80005f8 <__aeabi_dmul>
 800df4e:	4b08      	ldr	r3, [pc, #32]	@ (800df70 <_strtod_l+0x860>)
 800df50:	400b      	ands	r3, r1
 800df52:	4682      	mov	sl, r0
 800df54:	468b      	mov	fp, r1
 800df56:	2b00      	cmp	r3, #0
 800df58:	f47f ae08 	bne.w	800db6c <_strtod_l+0x45c>
 800df5c:	9a05      	ldr	r2, [sp, #20]
 800df5e:	2322      	movs	r3, #34	@ 0x22
 800df60:	6013      	str	r3, [r2, #0]
 800df62:	e603      	b.n	800db6c <_strtod_l+0x45c>
 800df64:	0800f878 	.word	0x0800f878
 800df68:	fffffc02 	.word	0xfffffc02
 800df6c:	39500000 	.word	0x39500000
 800df70:	7ff00000 	.word	0x7ff00000
 800df74:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800df78:	d165      	bne.n	800e046 <_strtod_l+0x936>
 800df7a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800df7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800df80:	b35a      	cbz	r2, 800dfda <_strtod_l+0x8ca>
 800df82:	4a9f      	ldr	r2, [pc, #636]	@ (800e200 <_strtod_l+0xaf0>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d12b      	bne.n	800dfe0 <_strtod_l+0x8d0>
 800df88:	9b08      	ldr	r3, [sp, #32]
 800df8a:	4651      	mov	r1, sl
 800df8c:	b303      	cbz	r3, 800dfd0 <_strtod_l+0x8c0>
 800df8e:	4b9d      	ldr	r3, [pc, #628]	@ (800e204 <_strtod_l+0xaf4>)
 800df90:	465a      	mov	r2, fp
 800df92:	4013      	ands	r3, r2
 800df94:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800df98:	f04f 32ff 	mov.w	r2, #4294967295
 800df9c:	d81b      	bhi.n	800dfd6 <_strtod_l+0x8c6>
 800df9e:	0d1b      	lsrs	r3, r3, #20
 800dfa0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dfa4:	fa02 f303 	lsl.w	r3, r2, r3
 800dfa8:	4299      	cmp	r1, r3
 800dfaa:	d119      	bne.n	800dfe0 <_strtod_l+0x8d0>
 800dfac:	4b96      	ldr	r3, [pc, #600]	@ (800e208 <_strtod_l+0xaf8>)
 800dfae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfb0:	429a      	cmp	r2, r3
 800dfb2:	d102      	bne.n	800dfba <_strtod_l+0x8aa>
 800dfb4:	3101      	adds	r1, #1
 800dfb6:	f43f adce 	beq.w	800db56 <_strtod_l+0x446>
 800dfba:	4b92      	ldr	r3, [pc, #584]	@ (800e204 <_strtod_l+0xaf4>)
 800dfbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfbe:	401a      	ands	r2, r3
 800dfc0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800dfc4:	f04f 0a00 	mov.w	sl, #0
 800dfc8:	9b08      	ldr	r3, [sp, #32]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d1b9      	bne.n	800df42 <_strtod_l+0x832>
 800dfce:	e5cd      	b.n	800db6c <_strtod_l+0x45c>
 800dfd0:	f04f 33ff 	mov.w	r3, #4294967295
 800dfd4:	e7e8      	b.n	800dfa8 <_strtod_l+0x898>
 800dfd6:	4613      	mov	r3, r2
 800dfd8:	e7e6      	b.n	800dfa8 <_strtod_l+0x898>
 800dfda:	ea53 030a 	orrs.w	r3, r3, sl
 800dfde:	d0a2      	beq.n	800df26 <_strtod_l+0x816>
 800dfe0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dfe2:	b1db      	cbz	r3, 800e01c <_strtod_l+0x90c>
 800dfe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfe6:	4213      	tst	r3, r2
 800dfe8:	d0ee      	beq.n	800dfc8 <_strtod_l+0x8b8>
 800dfea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfec:	9a08      	ldr	r2, [sp, #32]
 800dfee:	4650      	mov	r0, sl
 800dff0:	4659      	mov	r1, fp
 800dff2:	b1bb      	cbz	r3, 800e024 <_strtod_l+0x914>
 800dff4:	f7ff fb6c 	bl	800d6d0 <sulp>
 800dff8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dffc:	ec53 2b10 	vmov	r2, r3, d0
 800e000:	f7f2 f944 	bl	800028c <__adddf3>
 800e004:	4682      	mov	sl, r0
 800e006:	468b      	mov	fp, r1
 800e008:	e7de      	b.n	800dfc8 <_strtod_l+0x8b8>
 800e00a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e00e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e012:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e016:	f04f 3aff 	mov.w	sl, #4294967295
 800e01a:	e7d5      	b.n	800dfc8 <_strtod_l+0x8b8>
 800e01c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e01e:	ea13 0f0a 	tst.w	r3, sl
 800e022:	e7e1      	b.n	800dfe8 <_strtod_l+0x8d8>
 800e024:	f7ff fb54 	bl	800d6d0 <sulp>
 800e028:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e02c:	ec53 2b10 	vmov	r2, r3, d0
 800e030:	f7f2 f92a 	bl	8000288 <__aeabi_dsub>
 800e034:	2200      	movs	r2, #0
 800e036:	2300      	movs	r3, #0
 800e038:	4682      	mov	sl, r0
 800e03a:	468b      	mov	fp, r1
 800e03c:	f7f2 fd44 	bl	8000ac8 <__aeabi_dcmpeq>
 800e040:	2800      	cmp	r0, #0
 800e042:	d0c1      	beq.n	800dfc8 <_strtod_l+0x8b8>
 800e044:	e61a      	b.n	800dc7c <_strtod_l+0x56c>
 800e046:	4641      	mov	r1, r8
 800e048:	4620      	mov	r0, r4
 800e04a:	f7ff facb 	bl	800d5e4 <__ratio>
 800e04e:	ec57 6b10 	vmov	r6, r7, d0
 800e052:	2200      	movs	r2, #0
 800e054:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e058:	4630      	mov	r0, r6
 800e05a:	4639      	mov	r1, r7
 800e05c:	f7f2 fd48 	bl	8000af0 <__aeabi_dcmple>
 800e060:	2800      	cmp	r0, #0
 800e062:	d06f      	beq.n	800e144 <_strtod_l+0xa34>
 800e064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e066:	2b00      	cmp	r3, #0
 800e068:	d17a      	bne.n	800e160 <_strtod_l+0xa50>
 800e06a:	f1ba 0f00 	cmp.w	sl, #0
 800e06e:	d158      	bne.n	800e122 <_strtod_l+0xa12>
 800e070:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e072:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e076:	2b00      	cmp	r3, #0
 800e078:	d15a      	bne.n	800e130 <_strtod_l+0xa20>
 800e07a:	4b64      	ldr	r3, [pc, #400]	@ (800e20c <_strtod_l+0xafc>)
 800e07c:	2200      	movs	r2, #0
 800e07e:	4630      	mov	r0, r6
 800e080:	4639      	mov	r1, r7
 800e082:	f7f2 fd2b 	bl	8000adc <__aeabi_dcmplt>
 800e086:	2800      	cmp	r0, #0
 800e088:	d159      	bne.n	800e13e <_strtod_l+0xa2e>
 800e08a:	4630      	mov	r0, r6
 800e08c:	4639      	mov	r1, r7
 800e08e:	4b60      	ldr	r3, [pc, #384]	@ (800e210 <_strtod_l+0xb00>)
 800e090:	2200      	movs	r2, #0
 800e092:	f7f2 fab1 	bl	80005f8 <__aeabi_dmul>
 800e096:	4606      	mov	r6, r0
 800e098:	460f      	mov	r7, r1
 800e09a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e09e:	9606      	str	r6, [sp, #24]
 800e0a0:	9307      	str	r3, [sp, #28]
 800e0a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0a6:	4d57      	ldr	r5, [pc, #348]	@ (800e204 <_strtod_l+0xaf4>)
 800e0a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e0ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0ae:	401d      	ands	r5, r3
 800e0b0:	4b58      	ldr	r3, [pc, #352]	@ (800e214 <_strtod_l+0xb04>)
 800e0b2:	429d      	cmp	r5, r3
 800e0b4:	f040 80b2 	bne.w	800e21c <_strtod_l+0xb0c>
 800e0b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e0be:	ec4b ab10 	vmov	d0, sl, fp
 800e0c2:	f7ff f9c7 	bl	800d454 <__ulp>
 800e0c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0ca:	ec51 0b10 	vmov	r0, r1, d0
 800e0ce:	f7f2 fa93 	bl	80005f8 <__aeabi_dmul>
 800e0d2:	4652      	mov	r2, sl
 800e0d4:	465b      	mov	r3, fp
 800e0d6:	f7f2 f8d9 	bl	800028c <__adddf3>
 800e0da:	460b      	mov	r3, r1
 800e0dc:	4949      	ldr	r1, [pc, #292]	@ (800e204 <_strtod_l+0xaf4>)
 800e0de:	4a4e      	ldr	r2, [pc, #312]	@ (800e218 <_strtod_l+0xb08>)
 800e0e0:	4019      	ands	r1, r3
 800e0e2:	4291      	cmp	r1, r2
 800e0e4:	4682      	mov	sl, r0
 800e0e6:	d942      	bls.n	800e16e <_strtod_l+0xa5e>
 800e0e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e0ea:	4b47      	ldr	r3, [pc, #284]	@ (800e208 <_strtod_l+0xaf8>)
 800e0ec:	429a      	cmp	r2, r3
 800e0ee:	d103      	bne.n	800e0f8 <_strtod_l+0x9e8>
 800e0f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0f2:	3301      	adds	r3, #1
 800e0f4:	f43f ad2f 	beq.w	800db56 <_strtod_l+0x446>
 800e0f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e208 <_strtod_l+0xaf8>
 800e0fc:	f04f 3aff 	mov.w	sl, #4294967295
 800e100:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e102:	9805      	ldr	r0, [sp, #20]
 800e104:	f7fe fe7a 	bl	800cdfc <_Bfree>
 800e108:	9805      	ldr	r0, [sp, #20]
 800e10a:	4649      	mov	r1, r9
 800e10c:	f7fe fe76 	bl	800cdfc <_Bfree>
 800e110:	9805      	ldr	r0, [sp, #20]
 800e112:	4641      	mov	r1, r8
 800e114:	f7fe fe72 	bl	800cdfc <_Bfree>
 800e118:	9805      	ldr	r0, [sp, #20]
 800e11a:	4621      	mov	r1, r4
 800e11c:	f7fe fe6e 	bl	800cdfc <_Bfree>
 800e120:	e619      	b.n	800dd56 <_strtod_l+0x646>
 800e122:	f1ba 0f01 	cmp.w	sl, #1
 800e126:	d103      	bne.n	800e130 <_strtod_l+0xa20>
 800e128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	f43f ada6 	beq.w	800dc7c <_strtod_l+0x56c>
 800e130:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e1e0 <_strtod_l+0xad0>
 800e134:	4f35      	ldr	r7, [pc, #212]	@ (800e20c <_strtod_l+0xafc>)
 800e136:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e13a:	2600      	movs	r6, #0
 800e13c:	e7b1      	b.n	800e0a2 <_strtod_l+0x992>
 800e13e:	4f34      	ldr	r7, [pc, #208]	@ (800e210 <_strtod_l+0xb00>)
 800e140:	2600      	movs	r6, #0
 800e142:	e7aa      	b.n	800e09a <_strtod_l+0x98a>
 800e144:	4b32      	ldr	r3, [pc, #200]	@ (800e210 <_strtod_l+0xb00>)
 800e146:	4630      	mov	r0, r6
 800e148:	4639      	mov	r1, r7
 800e14a:	2200      	movs	r2, #0
 800e14c:	f7f2 fa54 	bl	80005f8 <__aeabi_dmul>
 800e150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e152:	4606      	mov	r6, r0
 800e154:	460f      	mov	r7, r1
 800e156:	2b00      	cmp	r3, #0
 800e158:	d09f      	beq.n	800e09a <_strtod_l+0x98a>
 800e15a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e15e:	e7a0      	b.n	800e0a2 <_strtod_l+0x992>
 800e160:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e1e8 <_strtod_l+0xad8>
 800e164:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e168:	ec57 6b17 	vmov	r6, r7, d7
 800e16c:	e799      	b.n	800e0a2 <_strtod_l+0x992>
 800e16e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e172:	9b08      	ldr	r3, [sp, #32]
 800e174:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d1c1      	bne.n	800e100 <_strtod_l+0x9f0>
 800e17c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e180:	0d1b      	lsrs	r3, r3, #20
 800e182:	051b      	lsls	r3, r3, #20
 800e184:	429d      	cmp	r5, r3
 800e186:	d1bb      	bne.n	800e100 <_strtod_l+0x9f0>
 800e188:	4630      	mov	r0, r6
 800e18a:	4639      	mov	r1, r7
 800e18c:	f7f2 fd94 	bl	8000cb8 <__aeabi_d2lz>
 800e190:	f7f2 fa04 	bl	800059c <__aeabi_l2d>
 800e194:	4602      	mov	r2, r0
 800e196:	460b      	mov	r3, r1
 800e198:	4630      	mov	r0, r6
 800e19a:	4639      	mov	r1, r7
 800e19c:	f7f2 f874 	bl	8000288 <__aeabi_dsub>
 800e1a0:	460b      	mov	r3, r1
 800e1a2:	4602      	mov	r2, r0
 800e1a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e1a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e1ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1ae:	ea46 060a 	orr.w	r6, r6, sl
 800e1b2:	431e      	orrs	r6, r3
 800e1b4:	d06f      	beq.n	800e296 <_strtod_l+0xb86>
 800e1b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800e1f0 <_strtod_l+0xae0>)
 800e1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1bc:	f7f2 fc8e 	bl	8000adc <__aeabi_dcmplt>
 800e1c0:	2800      	cmp	r0, #0
 800e1c2:	f47f acd3 	bne.w	800db6c <_strtod_l+0x45c>
 800e1c6:	a30c      	add	r3, pc, #48	@ (adr r3, 800e1f8 <_strtod_l+0xae8>)
 800e1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e1d0:	f7f2 fca2 	bl	8000b18 <__aeabi_dcmpgt>
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	d093      	beq.n	800e100 <_strtod_l+0x9f0>
 800e1d8:	e4c8      	b.n	800db6c <_strtod_l+0x45c>
 800e1da:	bf00      	nop
 800e1dc:	f3af 8000 	nop.w
 800e1e0:	00000000 	.word	0x00000000
 800e1e4:	bff00000 	.word	0xbff00000
 800e1e8:	00000000 	.word	0x00000000
 800e1ec:	3ff00000 	.word	0x3ff00000
 800e1f0:	94a03595 	.word	0x94a03595
 800e1f4:	3fdfffff 	.word	0x3fdfffff
 800e1f8:	35afe535 	.word	0x35afe535
 800e1fc:	3fe00000 	.word	0x3fe00000
 800e200:	000fffff 	.word	0x000fffff
 800e204:	7ff00000 	.word	0x7ff00000
 800e208:	7fefffff 	.word	0x7fefffff
 800e20c:	3ff00000 	.word	0x3ff00000
 800e210:	3fe00000 	.word	0x3fe00000
 800e214:	7fe00000 	.word	0x7fe00000
 800e218:	7c9fffff 	.word	0x7c9fffff
 800e21c:	9b08      	ldr	r3, [sp, #32]
 800e21e:	b323      	cbz	r3, 800e26a <_strtod_l+0xb5a>
 800e220:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e224:	d821      	bhi.n	800e26a <_strtod_l+0xb5a>
 800e226:	a328      	add	r3, pc, #160	@ (adr r3, 800e2c8 <_strtod_l+0xbb8>)
 800e228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e22c:	4630      	mov	r0, r6
 800e22e:	4639      	mov	r1, r7
 800e230:	f7f2 fc5e 	bl	8000af0 <__aeabi_dcmple>
 800e234:	b1a0      	cbz	r0, 800e260 <_strtod_l+0xb50>
 800e236:	4639      	mov	r1, r7
 800e238:	4630      	mov	r0, r6
 800e23a:	f7f2 fcb5 	bl	8000ba8 <__aeabi_d2uiz>
 800e23e:	2801      	cmp	r0, #1
 800e240:	bf38      	it	cc
 800e242:	2001      	movcc	r0, #1
 800e244:	f7f2 f95e 	bl	8000504 <__aeabi_ui2d>
 800e248:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e24a:	4606      	mov	r6, r0
 800e24c:	460f      	mov	r7, r1
 800e24e:	b9fb      	cbnz	r3, 800e290 <_strtod_l+0xb80>
 800e250:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e254:	9014      	str	r0, [sp, #80]	@ 0x50
 800e256:	9315      	str	r3, [sp, #84]	@ 0x54
 800e258:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e25c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e260:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e262:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e266:	1b5b      	subs	r3, r3, r5
 800e268:	9311      	str	r3, [sp, #68]	@ 0x44
 800e26a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e26e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e272:	f7ff f8ef 	bl	800d454 <__ulp>
 800e276:	4650      	mov	r0, sl
 800e278:	ec53 2b10 	vmov	r2, r3, d0
 800e27c:	4659      	mov	r1, fp
 800e27e:	f7f2 f9bb 	bl	80005f8 <__aeabi_dmul>
 800e282:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e286:	f7f2 f801 	bl	800028c <__adddf3>
 800e28a:	4682      	mov	sl, r0
 800e28c:	468b      	mov	fp, r1
 800e28e:	e770      	b.n	800e172 <_strtod_l+0xa62>
 800e290:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e294:	e7e0      	b.n	800e258 <_strtod_l+0xb48>
 800e296:	a30e      	add	r3, pc, #56	@ (adr r3, 800e2d0 <_strtod_l+0xbc0>)
 800e298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29c:	f7f2 fc1e 	bl	8000adc <__aeabi_dcmplt>
 800e2a0:	e798      	b.n	800e1d4 <_strtod_l+0xac4>
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800e2a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e2a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e2aa:	6013      	str	r3, [r2, #0]
 800e2ac:	f7ff ba6d 	b.w	800d78a <_strtod_l+0x7a>
 800e2b0:	2a65      	cmp	r2, #101	@ 0x65
 800e2b2:	f43f ab68 	beq.w	800d986 <_strtod_l+0x276>
 800e2b6:	2a45      	cmp	r2, #69	@ 0x45
 800e2b8:	f43f ab65 	beq.w	800d986 <_strtod_l+0x276>
 800e2bc:	2301      	movs	r3, #1
 800e2be:	f7ff bba0 	b.w	800da02 <_strtod_l+0x2f2>
 800e2c2:	bf00      	nop
 800e2c4:	f3af 8000 	nop.w
 800e2c8:	ffc00000 	.word	0xffc00000
 800e2cc:	41dfffff 	.word	0x41dfffff
 800e2d0:	94a03595 	.word	0x94a03595
 800e2d4:	3fcfffff 	.word	0x3fcfffff

0800e2d8 <_strtod_r>:
 800e2d8:	4b01      	ldr	r3, [pc, #4]	@ (800e2e0 <_strtod_r+0x8>)
 800e2da:	f7ff ba19 	b.w	800d710 <_strtod_l>
 800e2de:	bf00      	nop
 800e2e0:	20000288 	.word	0x20000288

0800e2e4 <_strtol_l.isra.0>:
 800e2e4:	2b24      	cmp	r3, #36	@ 0x24
 800e2e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2ea:	4686      	mov	lr, r0
 800e2ec:	4690      	mov	r8, r2
 800e2ee:	d801      	bhi.n	800e2f4 <_strtol_l.isra.0+0x10>
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d106      	bne.n	800e302 <_strtol_l.isra.0+0x1e>
 800e2f4:	f7fd fe6a 	bl	800bfcc <__errno>
 800e2f8:	2316      	movs	r3, #22
 800e2fa:	6003      	str	r3, [r0, #0]
 800e2fc:	2000      	movs	r0, #0
 800e2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e302:	4834      	ldr	r0, [pc, #208]	@ (800e3d4 <_strtol_l.isra.0+0xf0>)
 800e304:	460d      	mov	r5, r1
 800e306:	462a      	mov	r2, r5
 800e308:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e30c:	5d06      	ldrb	r6, [r0, r4]
 800e30e:	f016 0608 	ands.w	r6, r6, #8
 800e312:	d1f8      	bne.n	800e306 <_strtol_l.isra.0+0x22>
 800e314:	2c2d      	cmp	r4, #45	@ 0x2d
 800e316:	d110      	bne.n	800e33a <_strtol_l.isra.0+0x56>
 800e318:	782c      	ldrb	r4, [r5, #0]
 800e31a:	2601      	movs	r6, #1
 800e31c:	1c95      	adds	r5, r2, #2
 800e31e:	f033 0210 	bics.w	r2, r3, #16
 800e322:	d115      	bne.n	800e350 <_strtol_l.isra.0+0x6c>
 800e324:	2c30      	cmp	r4, #48	@ 0x30
 800e326:	d10d      	bne.n	800e344 <_strtol_l.isra.0+0x60>
 800e328:	782a      	ldrb	r2, [r5, #0]
 800e32a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e32e:	2a58      	cmp	r2, #88	@ 0x58
 800e330:	d108      	bne.n	800e344 <_strtol_l.isra.0+0x60>
 800e332:	786c      	ldrb	r4, [r5, #1]
 800e334:	3502      	adds	r5, #2
 800e336:	2310      	movs	r3, #16
 800e338:	e00a      	b.n	800e350 <_strtol_l.isra.0+0x6c>
 800e33a:	2c2b      	cmp	r4, #43	@ 0x2b
 800e33c:	bf04      	itt	eq
 800e33e:	782c      	ldrbeq	r4, [r5, #0]
 800e340:	1c95      	addeq	r5, r2, #2
 800e342:	e7ec      	b.n	800e31e <_strtol_l.isra.0+0x3a>
 800e344:	2b00      	cmp	r3, #0
 800e346:	d1f6      	bne.n	800e336 <_strtol_l.isra.0+0x52>
 800e348:	2c30      	cmp	r4, #48	@ 0x30
 800e34a:	bf14      	ite	ne
 800e34c:	230a      	movne	r3, #10
 800e34e:	2308      	moveq	r3, #8
 800e350:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e354:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e358:	2200      	movs	r2, #0
 800e35a:	fbbc f9f3 	udiv	r9, ip, r3
 800e35e:	4610      	mov	r0, r2
 800e360:	fb03 ca19 	mls	sl, r3, r9, ip
 800e364:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e368:	2f09      	cmp	r7, #9
 800e36a:	d80f      	bhi.n	800e38c <_strtol_l.isra.0+0xa8>
 800e36c:	463c      	mov	r4, r7
 800e36e:	42a3      	cmp	r3, r4
 800e370:	dd1b      	ble.n	800e3aa <_strtol_l.isra.0+0xc6>
 800e372:	1c57      	adds	r7, r2, #1
 800e374:	d007      	beq.n	800e386 <_strtol_l.isra.0+0xa2>
 800e376:	4581      	cmp	r9, r0
 800e378:	d314      	bcc.n	800e3a4 <_strtol_l.isra.0+0xc0>
 800e37a:	d101      	bne.n	800e380 <_strtol_l.isra.0+0x9c>
 800e37c:	45a2      	cmp	sl, r4
 800e37e:	db11      	blt.n	800e3a4 <_strtol_l.isra.0+0xc0>
 800e380:	fb00 4003 	mla	r0, r0, r3, r4
 800e384:	2201      	movs	r2, #1
 800e386:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e38a:	e7eb      	b.n	800e364 <_strtol_l.isra.0+0x80>
 800e38c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e390:	2f19      	cmp	r7, #25
 800e392:	d801      	bhi.n	800e398 <_strtol_l.isra.0+0xb4>
 800e394:	3c37      	subs	r4, #55	@ 0x37
 800e396:	e7ea      	b.n	800e36e <_strtol_l.isra.0+0x8a>
 800e398:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e39c:	2f19      	cmp	r7, #25
 800e39e:	d804      	bhi.n	800e3aa <_strtol_l.isra.0+0xc6>
 800e3a0:	3c57      	subs	r4, #87	@ 0x57
 800e3a2:	e7e4      	b.n	800e36e <_strtol_l.isra.0+0x8a>
 800e3a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3a8:	e7ed      	b.n	800e386 <_strtol_l.isra.0+0xa2>
 800e3aa:	1c53      	adds	r3, r2, #1
 800e3ac:	d108      	bne.n	800e3c0 <_strtol_l.isra.0+0xdc>
 800e3ae:	2322      	movs	r3, #34	@ 0x22
 800e3b0:	f8ce 3000 	str.w	r3, [lr]
 800e3b4:	4660      	mov	r0, ip
 800e3b6:	f1b8 0f00 	cmp.w	r8, #0
 800e3ba:	d0a0      	beq.n	800e2fe <_strtol_l.isra.0+0x1a>
 800e3bc:	1e69      	subs	r1, r5, #1
 800e3be:	e006      	b.n	800e3ce <_strtol_l.isra.0+0xea>
 800e3c0:	b106      	cbz	r6, 800e3c4 <_strtol_l.isra.0+0xe0>
 800e3c2:	4240      	negs	r0, r0
 800e3c4:	f1b8 0f00 	cmp.w	r8, #0
 800e3c8:	d099      	beq.n	800e2fe <_strtol_l.isra.0+0x1a>
 800e3ca:	2a00      	cmp	r2, #0
 800e3cc:	d1f6      	bne.n	800e3bc <_strtol_l.isra.0+0xd8>
 800e3ce:	f8c8 1000 	str.w	r1, [r8]
 800e3d2:	e794      	b.n	800e2fe <_strtol_l.isra.0+0x1a>
 800e3d4:	0800f8a1 	.word	0x0800f8a1

0800e3d8 <_strtol_r>:
 800e3d8:	f7ff bf84 	b.w	800e2e4 <_strtol_l.isra.0>

0800e3dc <__ssputs_r>:
 800e3dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e0:	688e      	ldr	r6, [r1, #8]
 800e3e2:	461f      	mov	r7, r3
 800e3e4:	42be      	cmp	r6, r7
 800e3e6:	680b      	ldr	r3, [r1, #0]
 800e3e8:	4682      	mov	sl, r0
 800e3ea:	460c      	mov	r4, r1
 800e3ec:	4690      	mov	r8, r2
 800e3ee:	d82d      	bhi.n	800e44c <__ssputs_r+0x70>
 800e3f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e3f8:	d026      	beq.n	800e448 <__ssputs_r+0x6c>
 800e3fa:	6965      	ldr	r5, [r4, #20]
 800e3fc:	6909      	ldr	r1, [r1, #16]
 800e3fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e402:	eba3 0901 	sub.w	r9, r3, r1
 800e406:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e40a:	1c7b      	adds	r3, r7, #1
 800e40c:	444b      	add	r3, r9
 800e40e:	106d      	asrs	r5, r5, #1
 800e410:	429d      	cmp	r5, r3
 800e412:	bf38      	it	cc
 800e414:	461d      	movcc	r5, r3
 800e416:	0553      	lsls	r3, r2, #21
 800e418:	d527      	bpl.n	800e46a <__ssputs_r+0x8e>
 800e41a:	4629      	mov	r1, r5
 800e41c:	f7fc fc58 	bl	800acd0 <_malloc_r>
 800e420:	4606      	mov	r6, r0
 800e422:	b360      	cbz	r0, 800e47e <__ssputs_r+0xa2>
 800e424:	6921      	ldr	r1, [r4, #16]
 800e426:	464a      	mov	r2, r9
 800e428:	f000 fbce 	bl	800ebc8 <memcpy>
 800e42c:	89a3      	ldrh	r3, [r4, #12]
 800e42e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e432:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e436:	81a3      	strh	r3, [r4, #12]
 800e438:	6126      	str	r6, [r4, #16]
 800e43a:	6165      	str	r5, [r4, #20]
 800e43c:	444e      	add	r6, r9
 800e43e:	eba5 0509 	sub.w	r5, r5, r9
 800e442:	6026      	str	r6, [r4, #0]
 800e444:	60a5      	str	r5, [r4, #8]
 800e446:	463e      	mov	r6, r7
 800e448:	42be      	cmp	r6, r7
 800e44a:	d900      	bls.n	800e44e <__ssputs_r+0x72>
 800e44c:	463e      	mov	r6, r7
 800e44e:	6820      	ldr	r0, [r4, #0]
 800e450:	4632      	mov	r2, r6
 800e452:	4641      	mov	r1, r8
 800e454:	f000 fb6a 	bl	800eb2c <memmove>
 800e458:	68a3      	ldr	r3, [r4, #8]
 800e45a:	1b9b      	subs	r3, r3, r6
 800e45c:	60a3      	str	r3, [r4, #8]
 800e45e:	6823      	ldr	r3, [r4, #0]
 800e460:	4433      	add	r3, r6
 800e462:	6023      	str	r3, [r4, #0]
 800e464:	2000      	movs	r0, #0
 800e466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e46a:	462a      	mov	r2, r5
 800e46c:	f000 ff41 	bl	800f2f2 <_realloc_r>
 800e470:	4606      	mov	r6, r0
 800e472:	2800      	cmp	r0, #0
 800e474:	d1e0      	bne.n	800e438 <__ssputs_r+0x5c>
 800e476:	6921      	ldr	r1, [r4, #16]
 800e478:	4650      	mov	r0, sl
 800e47a:	f7fe fc35 	bl	800cce8 <_free_r>
 800e47e:	230c      	movs	r3, #12
 800e480:	f8ca 3000 	str.w	r3, [sl]
 800e484:	89a3      	ldrh	r3, [r4, #12]
 800e486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e48a:	81a3      	strh	r3, [r4, #12]
 800e48c:	f04f 30ff 	mov.w	r0, #4294967295
 800e490:	e7e9      	b.n	800e466 <__ssputs_r+0x8a>
	...

0800e494 <_svfiprintf_r>:
 800e494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e498:	4698      	mov	r8, r3
 800e49a:	898b      	ldrh	r3, [r1, #12]
 800e49c:	061b      	lsls	r3, r3, #24
 800e49e:	b09d      	sub	sp, #116	@ 0x74
 800e4a0:	4607      	mov	r7, r0
 800e4a2:	460d      	mov	r5, r1
 800e4a4:	4614      	mov	r4, r2
 800e4a6:	d510      	bpl.n	800e4ca <_svfiprintf_r+0x36>
 800e4a8:	690b      	ldr	r3, [r1, #16]
 800e4aa:	b973      	cbnz	r3, 800e4ca <_svfiprintf_r+0x36>
 800e4ac:	2140      	movs	r1, #64	@ 0x40
 800e4ae:	f7fc fc0f 	bl	800acd0 <_malloc_r>
 800e4b2:	6028      	str	r0, [r5, #0]
 800e4b4:	6128      	str	r0, [r5, #16]
 800e4b6:	b930      	cbnz	r0, 800e4c6 <_svfiprintf_r+0x32>
 800e4b8:	230c      	movs	r3, #12
 800e4ba:	603b      	str	r3, [r7, #0]
 800e4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4c0:	b01d      	add	sp, #116	@ 0x74
 800e4c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4c6:	2340      	movs	r3, #64	@ 0x40
 800e4c8:	616b      	str	r3, [r5, #20]
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4ce:	2320      	movs	r3, #32
 800e4d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e4d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4d8:	2330      	movs	r3, #48	@ 0x30
 800e4da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e678 <_svfiprintf_r+0x1e4>
 800e4de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e4e2:	f04f 0901 	mov.w	r9, #1
 800e4e6:	4623      	mov	r3, r4
 800e4e8:	469a      	mov	sl, r3
 800e4ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4ee:	b10a      	cbz	r2, 800e4f4 <_svfiprintf_r+0x60>
 800e4f0:	2a25      	cmp	r2, #37	@ 0x25
 800e4f2:	d1f9      	bne.n	800e4e8 <_svfiprintf_r+0x54>
 800e4f4:	ebba 0b04 	subs.w	fp, sl, r4
 800e4f8:	d00b      	beq.n	800e512 <_svfiprintf_r+0x7e>
 800e4fa:	465b      	mov	r3, fp
 800e4fc:	4622      	mov	r2, r4
 800e4fe:	4629      	mov	r1, r5
 800e500:	4638      	mov	r0, r7
 800e502:	f7ff ff6b 	bl	800e3dc <__ssputs_r>
 800e506:	3001      	adds	r0, #1
 800e508:	f000 80a7 	beq.w	800e65a <_svfiprintf_r+0x1c6>
 800e50c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e50e:	445a      	add	r2, fp
 800e510:	9209      	str	r2, [sp, #36]	@ 0x24
 800e512:	f89a 3000 	ldrb.w	r3, [sl]
 800e516:	2b00      	cmp	r3, #0
 800e518:	f000 809f 	beq.w	800e65a <_svfiprintf_r+0x1c6>
 800e51c:	2300      	movs	r3, #0
 800e51e:	f04f 32ff 	mov.w	r2, #4294967295
 800e522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e526:	f10a 0a01 	add.w	sl, sl, #1
 800e52a:	9304      	str	r3, [sp, #16]
 800e52c:	9307      	str	r3, [sp, #28]
 800e52e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e532:	931a      	str	r3, [sp, #104]	@ 0x68
 800e534:	4654      	mov	r4, sl
 800e536:	2205      	movs	r2, #5
 800e538:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e53c:	484e      	ldr	r0, [pc, #312]	@ (800e678 <_svfiprintf_r+0x1e4>)
 800e53e:	f7f1 fe47 	bl	80001d0 <memchr>
 800e542:	9a04      	ldr	r2, [sp, #16]
 800e544:	b9d8      	cbnz	r0, 800e57e <_svfiprintf_r+0xea>
 800e546:	06d0      	lsls	r0, r2, #27
 800e548:	bf44      	itt	mi
 800e54a:	2320      	movmi	r3, #32
 800e54c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e550:	0711      	lsls	r1, r2, #28
 800e552:	bf44      	itt	mi
 800e554:	232b      	movmi	r3, #43	@ 0x2b
 800e556:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e55a:	f89a 3000 	ldrb.w	r3, [sl]
 800e55e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e560:	d015      	beq.n	800e58e <_svfiprintf_r+0xfa>
 800e562:	9a07      	ldr	r2, [sp, #28]
 800e564:	4654      	mov	r4, sl
 800e566:	2000      	movs	r0, #0
 800e568:	f04f 0c0a 	mov.w	ip, #10
 800e56c:	4621      	mov	r1, r4
 800e56e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e572:	3b30      	subs	r3, #48	@ 0x30
 800e574:	2b09      	cmp	r3, #9
 800e576:	d94b      	bls.n	800e610 <_svfiprintf_r+0x17c>
 800e578:	b1b0      	cbz	r0, 800e5a8 <_svfiprintf_r+0x114>
 800e57a:	9207      	str	r2, [sp, #28]
 800e57c:	e014      	b.n	800e5a8 <_svfiprintf_r+0x114>
 800e57e:	eba0 0308 	sub.w	r3, r0, r8
 800e582:	fa09 f303 	lsl.w	r3, r9, r3
 800e586:	4313      	orrs	r3, r2
 800e588:	9304      	str	r3, [sp, #16]
 800e58a:	46a2      	mov	sl, r4
 800e58c:	e7d2      	b.n	800e534 <_svfiprintf_r+0xa0>
 800e58e:	9b03      	ldr	r3, [sp, #12]
 800e590:	1d19      	adds	r1, r3, #4
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	9103      	str	r1, [sp, #12]
 800e596:	2b00      	cmp	r3, #0
 800e598:	bfbb      	ittet	lt
 800e59a:	425b      	neglt	r3, r3
 800e59c:	f042 0202 	orrlt.w	r2, r2, #2
 800e5a0:	9307      	strge	r3, [sp, #28]
 800e5a2:	9307      	strlt	r3, [sp, #28]
 800e5a4:	bfb8      	it	lt
 800e5a6:	9204      	strlt	r2, [sp, #16]
 800e5a8:	7823      	ldrb	r3, [r4, #0]
 800e5aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800e5ac:	d10a      	bne.n	800e5c4 <_svfiprintf_r+0x130>
 800e5ae:	7863      	ldrb	r3, [r4, #1]
 800e5b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5b2:	d132      	bne.n	800e61a <_svfiprintf_r+0x186>
 800e5b4:	9b03      	ldr	r3, [sp, #12]
 800e5b6:	1d1a      	adds	r2, r3, #4
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	9203      	str	r2, [sp, #12]
 800e5bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e5c0:	3402      	adds	r4, #2
 800e5c2:	9305      	str	r3, [sp, #20]
 800e5c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e688 <_svfiprintf_r+0x1f4>
 800e5c8:	7821      	ldrb	r1, [r4, #0]
 800e5ca:	2203      	movs	r2, #3
 800e5cc:	4650      	mov	r0, sl
 800e5ce:	f7f1 fdff 	bl	80001d0 <memchr>
 800e5d2:	b138      	cbz	r0, 800e5e4 <_svfiprintf_r+0x150>
 800e5d4:	9b04      	ldr	r3, [sp, #16]
 800e5d6:	eba0 000a 	sub.w	r0, r0, sl
 800e5da:	2240      	movs	r2, #64	@ 0x40
 800e5dc:	4082      	lsls	r2, r0
 800e5de:	4313      	orrs	r3, r2
 800e5e0:	3401      	adds	r4, #1
 800e5e2:	9304      	str	r3, [sp, #16]
 800e5e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5e8:	4824      	ldr	r0, [pc, #144]	@ (800e67c <_svfiprintf_r+0x1e8>)
 800e5ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5ee:	2206      	movs	r2, #6
 800e5f0:	f7f1 fdee 	bl	80001d0 <memchr>
 800e5f4:	2800      	cmp	r0, #0
 800e5f6:	d036      	beq.n	800e666 <_svfiprintf_r+0x1d2>
 800e5f8:	4b21      	ldr	r3, [pc, #132]	@ (800e680 <_svfiprintf_r+0x1ec>)
 800e5fa:	bb1b      	cbnz	r3, 800e644 <_svfiprintf_r+0x1b0>
 800e5fc:	9b03      	ldr	r3, [sp, #12]
 800e5fe:	3307      	adds	r3, #7
 800e600:	f023 0307 	bic.w	r3, r3, #7
 800e604:	3308      	adds	r3, #8
 800e606:	9303      	str	r3, [sp, #12]
 800e608:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e60a:	4433      	add	r3, r6
 800e60c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e60e:	e76a      	b.n	800e4e6 <_svfiprintf_r+0x52>
 800e610:	fb0c 3202 	mla	r2, ip, r2, r3
 800e614:	460c      	mov	r4, r1
 800e616:	2001      	movs	r0, #1
 800e618:	e7a8      	b.n	800e56c <_svfiprintf_r+0xd8>
 800e61a:	2300      	movs	r3, #0
 800e61c:	3401      	adds	r4, #1
 800e61e:	9305      	str	r3, [sp, #20]
 800e620:	4619      	mov	r1, r3
 800e622:	f04f 0c0a 	mov.w	ip, #10
 800e626:	4620      	mov	r0, r4
 800e628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e62c:	3a30      	subs	r2, #48	@ 0x30
 800e62e:	2a09      	cmp	r2, #9
 800e630:	d903      	bls.n	800e63a <_svfiprintf_r+0x1a6>
 800e632:	2b00      	cmp	r3, #0
 800e634:	d0c6      	beq.n	800e5c4 <_svfiprintf_r+0x130>
 800e636:	9105      	str	r1, [sp, #20]
 800e638:	e7c4      	b.n	800e5c4 <_svfiprintf_r+0x130>
 800e63a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e63e:	4604      	mov	r4, r0
 800e640:	2301      	movs	r3, #1
 800e642:	e7f0      	b.n	800e626 <_svfiprintf_r+0x192>
 800e644:	ab03      	add	r3, sp, #12
 800e646:	9300      	str	r3, [sp, #0]
 800e648:	462a      	mov	r2, r5
 800e64a:	4b0e      	ldr	r3, [pc, #56]	@ (800e684 <_svfiprintf_r+0x1f0>)
 800e64c:	a904      	add	r1, sp, #16
 800e64e:	4638      	mov	r0, r7
 800e650:	f7fc fc6a 	bl	800af28 <_printf_float>
 800e654:	1c42      	adds	r2, r0, #1
 800e656:	4606      	mov	r6, r0
 800e658:	d1d6      	bne.n	800e608 <_svfiprintf_r+0x174>
 800e65a:	89ab      	ldrh	r3, [r5, #12]
 800e65c:	065b      	lsls	r3, r3, #25
 800e65e:	f53f af2d 	bmi.w	800e4bc <_svfiprintf_r+0x28>
 800e662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e664:	e72c      	b.n	800e4c0 <_svfiprintf_r+0x2c>
 800e666:	ab03      	add	r3, sp, #12
 800e668:	9300      	str	r3, [sp, #0]
 800e66a:	462a      	mov	r2, r5
 800e66c:	4b05      	ldr	r3, [pc, #20]	@ (800e684 <_svfiprintf_r+0x1f0>)
 800e66e:	a904      	add	r1, sp, #16
 800e670:	4638      	mov	r0, r7
 800e672:	f7fc fef1 	bl	800b458 <_printf_i>
 800e676:	e7ed      	b.n	800e654 <_svfiprintf_r+0x1c0>
 800e678:	0800f699 	.word	0x0800f699
 800e67c:	0800f6a3 	.word	0x0800f6a3
 800e680:	0800af29 	.word	0x0800af29
 800e684:	0800e3dd 	.word	0x0800e3dd
 800e688:	0800f69f 	.word	0x0800f69f

0800e68c <__sfputc_r>:
 800e68c:	6893      	ldr	r3, [r2, #8]
 800e68e:	3b01      	subs	r3, #1
 800e690:	2b00      	cmp	r3, #0
 800e692:	b410      	push	{r4}
 800e694:	6093      	str	r3, [r2, #8]
 800e696:	da08      	bge.n	800e6aa <__sfputc_r+0x1e>
 800e698:	6994      	ldr	r4, [r2, #24]
 800e69a:	42a3      	cmp	r3, r4
 800e69c:	db01      	blt.n	800e6a2 <__sfputc_r+0x16>
 800e69e:	290a      	cmp	r1, #10
 800e6a0:	d103      	bne.n	800e6aa <__sfputc_r+0x1e>
 800e6a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6a6:	f7fd bb9a 	b.w	800bdde <__swbuf_r>
 800e6aa:	6813      	ldr	r3, [r2, #0]
 800e6ac:	1c58      	adds	r0, r3, #1
 800e6ae:	6010      	str	r0, [r2, #0]
 800e6b0:	7019      	strb	r1, [r3, #0]
 800e6b2:	4608      	mov	r0, r1
 800e6b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e6b8:	4770      	bx	lr

0800e6ba <__sfputs_r>:
 800e6ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6bc:	4606      	mov	r6, r0
 800e6be:	460f      	mov	r7, r1
 800e6c0:	4614      	mov	r4, r2
 800e6c2:	18d5      	adds	r5, r2, r3
 800e6c4:	42ac      	cmp	r4, r5
 800e6c6:	d101      	bne.n	800e6cc <__sfputs_r+0x12>
 800e6c8:	2000      	movs	r0, #0
 800e6ca:	e007      	b.n	800e6dc <__sfputs_r+0x22>
 800e6cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6d0:	463a      	mov	r2, r7
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	f7ff ffda 	bl	800e68c <__sfputc_r>
 800e6d8:	1c43      	adds	r3, r0, #1
 800e6da:	d1f3      	bne.n	800e6c4 <__sfputs_r+0xa>
 800e6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e6e0 <_vfiprintf_r>:
 800e6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6e4:	460d      	mov	r5, r1
 800e6e6:	b09d      	sub	sp, #116	@ 0x74
 800e6e8:	4614      	mov	r4, r2
 800e6ea:	4698      	mov	r8, r3
 800e6ec:	4606      	mov	r6, r0
 800e6ee:	b118      	cbz	r0, 800e6f8 <_vfiprintf_r+0x18>
 800e6f0:	6a03      	ldr	r3, [r0, #32]
 800e6f2:	b90b      	cbnz	r3, 800e6f8 <_vfiprintf_r+0x18>
 800e6f4:	f7fd fa68 	bl	800bbc8 <__sinit>
 800e6f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6fa:	07d9      	lsls	r1, r3, #31
 800e6fc:	d405      	bmi.n	800e70a <_vfiprintf_r+0x2a>
 800e6fe:	89ab      	ldrh	r3, [r5, #12]
 800e700:	059a      	lsls	r2, r3, #22
 800e702:	d402      	bmi.n	800e70a <_vfiprintf_r+0x2a>
 800e704:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e706:	f7fd fc8c 	bl	800c022 <__retarget_lock_acquire_recursive>
 800e70a:	89ab      	ldrh	r3, [r5, #12]
 800e70c:	071b      	lsls	r3, r3, #28
 800e70e:	d501      	bpl.n	800e714 <_vfiprintf_r+0x34>
 800e710:	692b      	ldr	r3, [r5, #16]
 800e712:	b99b      	cbnz	r3, 800e73c <_vfiprintf_r+0x5c>
 800e714:	4629      	mov	r1, r5
 800e716:	4630      	mov	r0, r6
 800e718:	f7fd fba0 	bl	800be5c <__swsetup_r>
 800e71c:	b170      	cbz	r0, 800e73c <_vfiprintf_r+0x5c>
 800e71e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e720:	07dc      	lsls	r4, r3, #31
 800e722:	d504      	bpl.n	800e72e <_vfiprintf_r+0x4e>
 800e724:	f04f 30ff 	mov.w	r0, #4294967295
 800e728:	b01d      	add	sp, #116	@ 0x74
 800e72a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e72e:	89ab      	ldrh	r3, [r5, #12]
 800e730:	0598      	lsls	r0, r3, #22
 800e732:	d4f7      	bmi.n	800e724 <_vfiprintf_r+0x44>
 800e734:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e736:	f7fd fc75 	bl	800c024 <__retarget_lock_release_recursive>
 800e73a:	e7f3      	b.n	800e724 <_vfiprintf_r+0x44>
 800e73c:	2300      	movs	r3, #0
 800e73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e740:	2320      	movs	r3, #32
 800e742:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e746:	f8cd 800c 	str.w	r8, [sp, #12]
 800e74a:	2330      	movs	r3, #48	@ 0x30
 800e74c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e8fc <_vfiprintf_r+0x21c>
 800e750:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e754:	f04f 0901 	mov.w	r9, #1
 800e758:	4623      	mov	r3, r4
 800e75a:	469a      	mov	sl, r3
 800e75c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e760:	b10a      	cbz	r2, 800e766 <_vfiprintf_r+0x86>
 800e762:	2a25      	cmp	r2, #37	@ 0x25
 800e764:	d1f9      	bne.n	800e75a <_vfiprintf_r+0x7a>
 800e766:	ebba 0b04 	subs.w	fp, sl, r4
 800e76a:	d00b      	beq.n	800e784 <_vfiprintf_r+0xa4>
 800e76c:	465b      	mov	r3, fp
 800e76e:	4622      	mov	r2, r4
 800e770:	4629      	mov	r1, r5
 800e772:	4630      	mov	r0, r6
 800e774:	f7ff ffa1 	bl	800e6ba <__sfputs_r>
 800e778:	3001      	adds	r0, #1
 800e77a:	f000 80a7 	beq.w	800e8cc <_vfiprintf_r+0x1ec>
 800e77e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e780:	445a      	add	r2, fp
 800e782:	9209      	str	r2, [sp, #36]	@ 0x24
 800e784:	f89a 3000 	ldrb.w	r3, [sl]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	f000 809f 	beq.w	800e8cc <_vfiprintf_r+0x1ec>
 800e78e:	2300      	movs	r3, #0
 800e790:	f04f 32ff 	mov.w	r2, #4294967295
 800e794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e798:	f10a 0a01 	add.w	sl, sl, #1
 800e79c:	9304      	str	r3, [sp, #16]
 800e79e:	9307      	str	r3, [sp, #28]
 800e7a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7a6:	4654      	mov	r4, sl
 800e7a8:	2205      	movs	r2, #5
 800e7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ae:	4853      	ldr	r0, [pc, #332]	@ (800e8fc <_vfiprintf_r+0x21c>)
 800e7b0:	f7f1 fd0e 	bl	80001d0 <memchr>
 800e7b4:	9a04      	ldr	r2, [sp, #16]
 800e7b6:	b9d8      	cbnz	r0, 800e7f0 <_vfiprintf_r+0x110>
 800e7b8:	06d1      	lsls	r1, r2, #27
 800e7ba:	bf44      	itt	mi
 800e7bc:	2320      	movmi	r3, #32
 800e7be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7c2:	0713      	lsls	r3, r2, #28
 800e7c4:	bf44      	itt	mi
 800e7c6:	232b      	movmi	r3, #43	@ 0x2b
 800e7c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7cc:	f89a 3000 	ldrb.w	r3, [sl]
 800e7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7d2:	d015      	beq.n	800e800 <_vfiprintf_r+0x120>
 800e7d4:	9a07      	ldr	r2, [sp, #28]
 800e7d6:	4654      	mov	r4, sl
 800e7d8:	2000      	movs	r0, #0
 800e7da:	f04f 0c0a 	mov.w	ip, #10
 800e7de:	4621      	mov	r1, r4
 800e7e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e7e4:	3b30      	subs	r3, #48	@ 0x30
 800e7e6:	2b09      	cmp	r3, #9
 800e7e8:	d94b      	bls.n	800e882 <_vfiprintf_r+0x1a2>
 800e7ea:	b1b0      	cbz	r0, 800e81a <_vfiprintf_r+0x13a>
 800e7ec:	9207      	str	r2, [sp, #28]
 800e7ee:	e014      	b.n	800e81a <_vfiprintf_r+0x13a>
 800e7f0:	eba0 0308 	sub.w	r3, r0, r8
 800e7f4:	fa09 f303 	lsl.w	r3, r9, r3
 800e7f8:	4313      	orrs	r3, r2
 800e7fa:	9304      	str	r3, [sp, #16]
 800e7fc:	46a2      	mov	sl, r4
 800e7fe:	e7d2      	b.n	800e7a6 <_vfiprintf_r+0xc6>
 800e800:	9b03      	ldr	r3, [sp, #12]
 800e802:	1d19      	adds	r1, r3, #4
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	9103      	str	r1, [sp, #12]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	bfbb      	ittet	lt
 800e80c:	425b      	neglt	r3, r3
 800e80e:	f042 0202 	orrlt.w	r2, r2, #2
 800e812:	9307      	strge	r3, [sp, #28]
 800e814:	9307      	strlt	r3, [sp, #28]
 800e816:	bfb8      	it	lt
 800e818:	9204      	strlt	r2, [sp, #16]
 800e81a:	7823      	ldrb	r3, [r4, #0]
 800e81c:	2b2e      	cmp	r3, #46	@ 0x2e
 800e81e:	d10a      	bne.n	800e836 <_vfiprintf_r+0x156>
 800e820:	7863      	ldrb	r3, [r4, #1]
 800e822:	2b2a      	cmp	r3, #42	@ 0x2a
 800e824:	d132      	bne.n	800e88c <_vfiprintf_r+0x1ac>
 800e826:	9b03      	ldr	r3, [sp, #12]
 800e828:	1d1a      	adds	r2, r3, #4
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	9203      	str	r2, [sp, #12]
 800e82e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e832:	3402      	adds	r4, #2
 800e834:	9305      	str	r3, [sp, #20]
 800e836:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e90c <_vfiprintf_r+0x22c>
 800e83a:	7821      	ldrb	r1, [r4, #0]
 800e83c:	2203      	movs	r2, #3
 800e83e:	4650      	mov	r0, sl
 800e840:	f7f1 fcc6 	bl	80001d0 <memchr>
 800e844:	b138      	cbz	r0, 800e856 <_vfiprintf_r+0x176>
 800e846:	9b04      	ldr	r3, [sp, #16]
 800e848:	eba0 000a 	sub.w	r0, r0, sl
 800e84c:	2240      	movs	r2, #64	@ 0x40
 800e84e:	4082      	lsls	r2, r0
 800e850:	4313      	orrs	r3, r2
 800e852:	3401      	adds	r4, #1
 800e854:	9304      	str	r3, [sp, #16]
 800e856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e85a:	4829      	ldr	r0, [pc, #164]	@ (800e900 <_vfiprintf_r+0x220>)
 800e85c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e860:	2206      	movs	r2, #6
 800e862:	f7f1 fcb5 	bl	80001d0 <memchr>
 800e866:	2800      	cmp	r0, #0
 800e868:	d03f      	beq.n	800e8ea <_vfiprintf_r+0x20a>
 800e86a:	4b26      	ldr	r3, [pc, #152]	@ (800e904 <_vfiprintf_r+0x224>)
 800e86c:	bb1b      	cbnz	r3, 800e8b6 <_vfiprintf_r+0x1d6>
 800e86e:	9b03      	ldr	r3, [sp, #12]
 800e870:	3307      	adds	r3, #7
 800e872:	f023 0307 	bic.w	r3, r3, #7
 800e876:	3308      	adds	r3, #8
 800e878:	9303      	str	r3, [sp, #12]
 800e87a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e87c:	443b      	add	r3, r7
 800e87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e880:	e76a      	b.n	800e758 <_vfiprintf_r+0x78>
 800e882:	fb0c 3202 	mla	r2, ip, r2, r3
 800e886:	460c      	mov	r4, r1
 800e888:	2001      	movs	r0, #1
 800e88a:	e7a8      	b.n	800e7de <_vfiprintf_r+0xfe>
 800e88c:	2300      	movs	r3, #0
 800e88e:	3401      	adds	r4, #1
 800e890:	9305      	str	r3, [sp, #20]
 800e892:	4619      	mov	r1, r3
 800e894:	f04f 0c0a 	mov.w	ip, #10
 800e898:	4620      	mov	r0, r4
 800e89a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e89e:	3a30      	subs	r2, #48	@ 0x30
 800e8a0:	2a09      	cmp	r2, #9
 800e8a2:	d903      	bls.n	800e8ac <_vfiprintf_r+0x1cc>
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d0c6      	beq.n	800e836 <_vfiprintf_r+0x156>
 800e8a8:	9105      	str	r1, [sp, #20]
 800e8aa:	e7c4      	b.n	800e836 <_vfiprintf_r+0x156>
 800e8ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8b0:	4604      	mov	r4, r0
 800e8b2:	2301      	movs	r3, #1
 800e8b4:	e7f0      	b.n	800e898 <_vfiprintf_r+0x1b8>
 800e8b6:	ab03      	add	r3, sp, #12
 800e8b8:	9300      	str	r3, [sp, #0]
 800e8ba:	462a      	mov	r2, r5
 800e8bc:	4b12      	ldr	r3, [pc, #72]	@ (800e908 <_vfiprintf_r+0x228>)
 800e8be:	a904      	add	r1, sp, #16
 800e8c0:	4630      	mov	r0, r6
 800e8c2:	f7fc fb31 	bl	800af28 <_printf_float>
 800e8c6:	4607      	mov	r7, r0
 800e8c8:	1c78      	adds	r0, r7, #1
 800e8ca:	d1d6      	bne.n	800e87a <_vfiprintf_r+0x19a>
 800e8cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8ce:	07d9      	lsls	r1, r3, #31
 800e8d0:	d405      	bmi.n	800e8de <_vfiprintf_r+0x1fe>
 800e8d2:	89ab      	ldrh	r3, [r5, #12]
 800e8d4:	059a      	lsls	r2, r3, #22
 800e8d6:	d402      	bmi.n	800e8de <_vfiprintf_r+0x1fe>
 800e8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8da:	f7fd fba3 	bl	800c024 <__retarget_lock_release_recursive>
 800e8de:	89ab      	ldrh	r3, [r5, #12]
 800e8e0:	065b      	lsls	r3, r3, #25
 800e8e2:	f53f af1f 	bmi.w	800e724 <_vfiprintf_r+0x44>
 800e8e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e8e8:	e71e      	b.n	800e728 <_vfiprintf_r+0x48>
 800e8ea:	ab03      	add	r3, sp, #12
 800e8ec:	9300      	str	r3, [sp, #0]
 800e8ee:	462a      	mov	r2, r5
 800e8f0:	4b05      	ldr	r3, [pc, #20]	@ (800e908 <_vfiprintf_r+0x228>)
 800e8f2:	a904      	add	r1, sp, #16
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	f7fc fdaf 	bl	800b458 <_printf_i>
 800e8fa:	e7e4      	b.n	800e8c6 <_vfiprintf_r+0x1e6>
 800e8fc:	0800f699 	.word	0x0800f699
 800e900:	0800f6a3 	.word	0x0800f6a3
 800e904:	0800af29 	.word	0x0800af29
 800e908:	0800e6bb 	.word	0x0800e6bb
 800e90c:	0800f69f 	.word	0x0800f69f

0800e910 <__sflush_r>:
 800e910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e918:	0716      	lsls	r6, r2, #28
 800e91a:	4605      	mov	r5, r0
 800e91c:	460c      	mov	r4, r1
 800e91e:	d454      	bmi.n	800e9ca <__sflush_r+0xba>
 800e920:	684b      	ldr	r3, [r1, #4]
 800e922:	2b00      	cmp	r3, #0
 800e924:	dc02      	bgt.n	800e92c <__sflush_r+0x1c>
 800e926:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e928:	2b00      	cmp	r3, #0
 800e92a:	dd48      	ble.n	800e9be <__sflush_r+0xae>
 800e92c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e92e:	2e00      	cmp	r6, #0
 800e930:	d045      	beq.n	800e9be <__sflush_r+0xae>
 800e932:	2300      	movs	r3, #0
 800e934:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e938:	682f      	ldr	r7, [r5, #0]
 800e93a:	6a21      	ldr	r1, [r4, #32]
 800e93c:	602b      	str	r3, [r5, #0]
 800e93e:	d030      	beq.n	800e9a2 <__sflush_r+0x92>
 800e940:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e942:	89a3      	ldrh	r3, [r4, #12]
 800e944:	0759      	lsls	r1, r3, #29
 800e946:	d505      	bpl.n	800e954 <__sflush_r+0x44>
 800e948:	6863      	ldr	r3, [r4, #4]
 800e94a:	1ad2      	subs	r2, r2, r3
 800e94c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e94e:	b10b      	cbz	r3, 800e954 <__sflush_r+0x44>
 800e950:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e952:	1ad2      	subs	r2, r2, r3
 800e954:	2300      	movs	r3, #0
 800e956:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e958:	6a21      	ldr	r1, [r4, #32]
 800e95a:	4628      	mov	r0, r5
 800e95c:	47b0      	blx	r6
 800e95e:	1c43      	adds	r3, r0, #1
 800e960:	89a3      	ldrh	r3, [r4, #12]
 800e962:	d106      	bne.n	800e972 <__sflush_r+0x62>
 800e964:	6829      	ldr	r1, [r5, #0]
 800e966:	291d      	cmp	r1, #29
 800e968:	d82b      	bhi.n	800e9c2 <__sflush_r+0xb2>
 800e96a:	4a2a      	ldr	r2, [pc, #168]	@ (800ea14 <__sflush_r+0x104>)
 800e96c:	40ca      	lsrs	r2, r1
 800e96e:	07d6      	lsls	r6, r2, #31
 800e970:	d527      	bpl.n	800e9c2 <__sflush_r+0xb2>
 800e972:	2200      	movs	r2, #0
 800e974:	6062      	str	r2, [r4, #4]
 800e976:	04d9      	lsls	r1, r3, #19
 800e978:	6922      	ldr	r2, [r4, #16]
 800e97a:	6022      	str	r2, [r4, #0]
 800e97c:	d504      	bpl.n	800e988 <__sflush_r+0x78>
 800e97e:	1c42      	adds	r2, r0, #1
 800e980:	d101      	bne.n	800e986 <__sflush_r+0x76>
 800e982:	682b      	ldr	r3, [r5, #0]
 800e984:	b903      	cbnz	r3, 800e988 <__sflush_r+0x78>
 800e986:	6560      	str	r0, [r4, #84]	@ 0x54
 800e988:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e98a:	602f      	str	r7, [r5, #0]
 800e98c:	b1b9      	cbz	r1, 800e9be <__sflush_r+0xae>
 800e98e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e992:	4299      	cmp	r1, r3
 800e994:	d002      	beq.n	800e99c <__sflush_r+0x8c>
 800e996:	4628      	mov	r0, r5
 800e998:	f7fe f9a6 	bl	800cce8 <_free_r>
 800e99c:	2300      	movs	r3, #0
 800e99e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e9a0:	e00d      	b.n	800e9be <__sflush_r+0xae>
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	4628      	mov	r0, r5
 800e9a6:	47b0      	blx	r6
 800e9a8:	4602      	mov	r2, r0
 800e9aa:	1c50      	adds	r0, r2, #1
 800e9ac:	d1c9      	bne.n	800e942 <__sflush_r+0x32>
 800e9ae:	682b      	ldr	r3, [r5, #0]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d0c6      	beq.n	800e942 <__sflush_r+0x32>
 800e9b4:	2b1d      	cmp	r3, #29
 800e9b6:	d001      	beq.n	800e9bc <__sflush_r+0xac>
 800e9b8:	2b16      	cmp	r3, #22
 800e9ba:	d11e      	bne.n	800e9fa <__sflush_r+0xea>
 800e9bc:	602f      	str	r7, [r5, #0]
 800e9be:	2000      	movs	r0, #0
 800e9c0:	e022      	b.n	800ea08 <__sflush_r+0xf8>
 800e9c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e9c6:	b21b      	sxth	r3, r3
 800e9c8:	e01b      	b.n	800ea02 <__sflush_r+0xf2>
 800e9ca:	690f      	ldr	r7, [r1, #16]
 800e9cc:	2f00      	cmp	r7, #0
 800e9ce:	d0f6      	beq.n	800e9be <__sflush_r+0xae>
 800e9d0:	0793      	lsls	r3, r2, #30
 800e9d2:	680e      	ldr	r6, [r1, #0]
 800e9d4:	bf08      	it	eq
 800e9d6:	694b      	ldreq	r3, [r1, #20]
 800e9d8:	600f      	str	r7, [r1, #0]
 800e9da:	bf18      	it	ne
 800e9dc:	2300      	movne	r3, #0
 800e9de:	eba6 0807 	sub.w	r8, r6, r7
 800e9e2:	608b      	str	r3, [r1, #8]
 800e9e4:	f1b8 0f00 	cmp.w	r8, #0
 800e9e8:	dde9      	ble.n	800e9be <__sflush_r+0xae>
 800e9ea:	6a21      	ldr	r1, [r4, #32]
 800e9ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e9ee:	4643      	mov	r3, r8
 800e9f0:	463a      	mov	r2, r7
 800e9f2:	4628      	mov	r0, r5
 800e9f4:	47b0      	blx	r6
 800e9f6:	2800      	cmp	r0, #0
 800e9f8:	dc08      	bgt.n	800ea0c <__sflush_r+0xfc>
 800e9fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea02:	81a3      	strh	r3, [r4, #12]
 800ea04:	f04f 30ff 	mov.w	r0, #4294967295
 800ea08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea0c:	4407      	add	r7, r0
 800ea0e:	eba8 0800 	sub.w	r8, r8, r0
 800ea12:	e7e7      	b.n	800e9e4 <__sflush_r+0xd4>
 800ea14:	20400001 	.word	0x20400001

0800ea18 <_fflush_r>:
 800ea18:	b538      	push	{r3, r4, r5, lr}
 800ea1a:	690b      	ldr	r3, [r1, #16]
 800ea1c:	4605      	mov	r5, r0
 800ea1e:	460c      	mov	r4, r1
 800ea20:	b913      	cbnz	r3, 800ea28 <_fflush_r+0x10>
 800ea22:	2500      	movs	r5, #0
 800ea24:	4628      	mov	r0, r5
 800ea26:	bd38      	pop	{r3, r4, r5, pc}
 800ea28:	b118      	cbz	r0, 800ea32 <_fflush_r+0x1a>
 800ea2a:	6a03      	ldr	r3, [r0, #32]
 800ea2c:	b90b      	cbnz	r3, 800ea32 <_fflush_r+0x1a>
 800ea2e:	f7fd f8cb 	bl	800bbc8 <__sinit>
 800ea32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d0f3      	beq.n	800ea22 <_fflush_r+0xa>
 800ea3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ea3c:	07d0      	lsls	r0, r2, #31
 800ea3e:	d404      	bmi.n	800ea4a <_fflush_r+0x32>
 800ea40:	0599      	lsls	r1, r3, #22
 800ea42:	d402      	bmi.n	800ea4a <_fflush_r+0x32>
 800ea44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea46:	f7fd faec 	bl	800c022 <__retarget_lock_acquire_recursive>
 800ea4a:	4628      	mov	r0, r5
 800ea4c:	4621      	mov	r1, r4
 800ea4e:	f7ff ff5f 	bl	800e910 <__sflush_r>
 800ea52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea54:	07da      	lsls	r2, r3, #31
 800ea56:	4605      	mov	r5, r0
 800ea58:	d4e4      	bmi.n	800ea24 <_fflush_r+0xc>
 800ea5a:	89a3      	ldrh	r3, [r4, #12]
 800ea5c:	059b      	lsls	r3, r3, #22
 800ea5e:	d4e1      	bmi.n	800ea24 <_fflush_r+0xc>
 800ea60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea62:	f7fd fadf 	bl	800c024 <__retarget_lock_release_recursive>
 800ea66:	e7dd      	b.n	800ea24 <_fflush_r+0xc>

0800ea68 <__swhatbuf_r>:
 800ea68:	b570      	push	{r4, r5, r6, lr}
 800ea6a:	460c      	mov	r4, r1
 800ea6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea70:	2900      	cmp	r1, #0
 800ea72:	b096      	sub	sp, #88	@ 0x58
 800ea74:	4615      	mov	r5, r2
 800ea76:	461e      	mov	r6, r3
 800ea78:	da0d      	bge.n	800ea96 <__swhatbuf_r+0x2e>
 800ea7a:	89a3      	ldrh	r3, [r4, #12]
 800ea7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ea80:	f04f 0100 	mov.w	r1, #0
 800ea84:	bf14      	ite	ne
 800ea86:	2340      	movne	r3, #64	@ 0x40
 800ea88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ea8c:	2000      	movs	r0, #0
 800ea8e:	6031      	str	r1, [r6, #0]
 800ea90:	602b      	str	r3, [r5, #0]
 800ea92:	b016      	add	sp, #88	@ 0x58
 800ea94:	bd70      	pop	{r4, r5, r6, pc}
 800ea96:	466a      	mov	r2, sp
 800ea98:	f000 f874 	bl	800eb84 <_fstat_r>
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	dbec      	blt.n	800ea7a <__swhatbuf_r+0x12>
 800eaa0:	9901      	ldr	r1, [sp, #4]
 800eaa2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eaa6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eaaa:	4259      	negs	r1, r3
 800eaac:	4159      	adcs	r1, r3
 800eaae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eab2:	e7eb      	b.n	800ea8c <__swhatbuf_r+0x24>

0800eab4 <__smakebuf_r>:
 800eab4:	898b      	ldrh	r3, [r1, #12]
 800eab6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eab8:	079d      	lsls	r5, r3, #30
 800eaba:	4606      	mov	r6, r0
 800eabc:	460c      	mov	r4, r1
 800eabe:	d507      	bpl.n	800ead0 <__smakebuf_r+0x1c>
 800eac0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eac4:	6023      	str	r3, [r4, #0]
 800eac6:	6123      	str	r3, [r4, #16]
 800eac8:	2301      	movs	r3, #1
 800eaca:	6163      	str	r3, [r4, #20]
 800eacc:	b003      	add	sp, #12
 800eace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ead0:	ab01      	add	r3, sp, #4
 800ead2:	466a      	mov	r2, sp
 800ead4:	f7ff ffc8 	bl	800ea68 <__swhatbuf_r>
 800ead8:	9f00      	ldr	r7, [sp, #0]
 800eada:	4605      	mov	r5, r0
 800eadc:	4639      	mov	r1, r7
 800eade:	4630      	mov	r0, r6
 800eae0:	f7fc f8f6 	bl	800acd0 <_malloc_r>
 800eae4:	b948      	cbnz	r0, 800eafa <__smakebuf_r+0x46>
 800eae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaea:	059a      	lsls	r2, r3, #22
 800eaec:	d4ee      	bmi.n	800eacc <__smakebuf_r+0x18>
 800eaee:	f023 0303 	bic.w	r3, r3, #3
 800eaf2:	f043 0302 	orr.w	r3, r3, #2
 800eaf6:	81a3      	strh	r3, [r4, #12]
 800eaf8:	e7e2      	b.n	800eac0 <__smakebuf_r+0xc>
 800eafa:	89a3      	ldrh	r3, [r4, #12]
 800eafc:	6020      	str	r0, [r4, #0]
 800eafe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb02:	81a3      	strh	r3, [r4, #12]
 800eb04:	9b01      	ldr	r3, [sp, #4]
 800eb06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eb0a:	b15b      	cbz	r3, 800eb24 <__smakebuf_r+0x70>
 800eb0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb10:	4630      	mov	r0, r6
 800eb12:	f000 f849 	bl	800eba8 <_isatty_r>
 800eb16:	b128      	cbz	r0, 800eb24 <__smakebuf_r+0x70>
 800eb18:	89a3      	ldrh	r3, [r4, #12]
 800eb1a:	f023 0303 	bic.w	r3, r3, #3
 800eb1e:	f043 0301 	orr.w	r3, r3, #1
 800eb22:	81a3      	strh	r3, [r4, #12]
 800eb24:	89a3      	ldrh	r3, [r4, #12]
 800eb26:	431d      	orrs	r5, r3
 800eb28:	81a5      	strh	r5, [r4, #12]
 800eb2a:	e7cf      	b.n	800eacc <__smakebuf_r+0x18>

0800eb2c <memmove>:
 800eb2c:	4288      	cmp	r0, r1
 800eb2e:	b510      	push	{r4, lr}
 800eb30:	eb01 0402 	add.w	r4, r1, r2
 800eb34:	d902      	bls.n	800eb3c <memmove+0x10>
 800eb36:	4284      	cmp	r4, r0
 800eb38:	4623      	mov	r3, r4
 800eb3a:	d807      	bhi.n	800eb4c <memmove+0x20>
 800eb3c:	1e43      	subs	r3, r0, #1
 800eb3e:	42a1      	cmp	r1, r4
 800eb40:	d008      	beq.n	800eb54 <memmove+0x28>
 800eb42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eb4a:	e7f8      	b.n	800eb3e <memmove+0x12>
 800eb4c:	4402      	add	r2, r0
 800eb4e:	4601      	mov	r1, r0
 800eb50:	428a      	cmp	r2, r1
 800eb52:	d100      	bne.n	800eb56 <memmove+0x2a>
 800eb54:	bd10      	pop	{r4, pc}
 800eb56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eb5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eb5e:	e7f7      	b.n	800eb50 <memmove+0x24>

0800eb60 <strncmp>:
 800eb60:	b510      	push	{r4, lr}
 800eb62:	b16a      	cbz	r2, 800eb80 <strncmp+0x20>
 800eb64:	3901      	subs	r1, #1
 800eb66:	1884      	adds	r4, r0, r2
 800eb68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d103      	bne.n	800eb7c <strncmp+0x1c>
 800eb74:	42a0      	cmp	r0, r4
 800eb76:	d001      	beq.n	800eb7c <strncmp+0x1c>
 800eb78:	2a00      	cmp	r2, #0
 800eb7a:	d1f5      	bne.n	800eb68 <strncmp+0x8>
 800eb7c:	1ad0      	subs	r0, r2, r3
 800eb7e:	bd10      	pop	{r4, pc}
 800eb80:	4610      	mov	r0, r2
 800eb82:	e7fc      	b.n	800eb7e <strncmp+0x1e>

0800eb84 <_fstat_r>:
 800eb84:	b538      	push	{r3, r4, r5, lr}
 800eb86:	4d07      	ldr	r5, [pc, #28]	@ (800eba4 <_fstat_r+0x20>)
 800eb88:	2300      	movs	r3, #0
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	4608      	mov	r0, r1
 800eb8e:	4611      	mov	r1, r2
 800eb90:	602b      	str	r3, [r5, #0]
 800eb92:	f7f2 ffdf 	bl	8001b54 <_fstat>
 800eb96:	1c43      	adds	r3, r0, #1
 800eb98:	d102      	bne.n	800eba0 <_fstat_r+0x1c>
 800eb9a:	682b      	ldr	r3, [r5, #0]
 800eb9c:	b103      	cbz	r3, 800eba0 <_fstat_r+0x1c>
 800eb9e:	6023      	str	r3, [r4, #0]
 800eba0:	bd38      	pop	{r3, r4, r5, pc}
 800eba2:	bf00      	nop
 800eba4:	20002044 	.word	0x20002044

0800eba8 <_isatty_r>:
 800eba8:	b538      	push	{r3, r4, r5, lr}
 800ebaa:	4d06      	ldr	r5, [pc, #24]	@ (800ebc4 <_isatty_r+0x1c>)
 800ebac:	2300      	movs	r3, #0
 800ebae:	4604      	mov	r4, r0
 800ebb0:	4608      	mov	r0, r1
 800ebb2:	602b      	str	r3, [r5, #0]
 800ebb4:	f7f2 ffde 	bl	8001b74 <_isatty>
 800ebb8:	1c43      	adds	r3, r0, #1
 800ebba:	d102      	bne.n	800ebc2 <_isatty_r+0x1a>
 800ebbc:	682b      	ldr	r3, [r5, #0]
 800ebbe:	b103      	cbz	r3, 800ebc2 <_isatty_r+0x1a>
 800ebc0:	6023      	str	r3, [r4, #0]
 800ebc2:	bd38      	pop	{r3, r4, r5, pc}
 800ebc4:	20002044 	.word	0x20002044

0800ebc8 <memcpy>:
 800ebc8:	440a      	add	r2, r1
 800ebca:	4291      	cmp	r1, r2
 800ebcc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ebd0:	d100      	bne.n	800ebd4 <memcpy+0xc>
 800ebd2:	4770      	bx	lr
 800ebd4:	b510      	push	{r4, lr}
 800ebd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebda:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ebde:	4291      	cmp	r1, r2
 800ebe0:	d1f9      	bne.n	800ebd6 <memcpy+0xe>
 800ebe2:	bd10      	pop	{r4, pc}
 800ebe4:	0000      	movs	r0, r0
	...

0800ebe8 <nan>:
 800ebe8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ebf0 <nan+0x8>
 800ebec:	4770      	bx	lr
 800ebee:	bf00      	nop
 800ebf0:	00000000 	.word	0x00000000
 800ebf4:	7ff80000 	.word	0x7ff80000

0800ebf8 <__assert_func>:
 800ebf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ebfa:	4614      	mov	r4, r2
 800ebfc:	461a      	mov	r2, r3
 800ebfe:	4b09      	ldr	r3, [pc, #36]	@ (800ec24 <__assert_func+0x2c>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	4605      	mov	r5, r0
 800ec04:	68d8      	ldr	r0, [r3, #12]
 800ec06:	b14c      	cbz	r4, 800ec1c <__assert_func+0x24>
 800ec08:	4b07      	ldr	r3, [pc, #28]	@ (800ec28 <__assert_func+0x30>)
 800ec0a:	9100      	str	r1, [sp, #0]
 800ec0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec10:	4906      	ldr	r1, [pc, #24]	@ (800ec2c <__assert_func+0x34>)
 800ec12:	462b      	mov	r3, r5
 800ec14:	f000 fba8 	bl	800f368 <fiprintf>
 800ec18:	f000 fbb8 	bl	800f38c <abort>
 800ec1c:	4b04      	ldr	r3, [pc, #16]	@ (800ec30 <__assert_func+0x38>)
 800ec1e:	461c      	mov	r4, r3
 800ec20:	e7f3      	b.n	800ec0a <__assert_func+0x12>
 800ec22:	bf00      	nop
 800ec24:	20000238 	.word	0x20000238
 800ec28:	0800f6b2 	.word	0x0800f6b2
 800ec2c:	0800f6bf 	.word	0x0800f6bf
 800ec30:	0800f6ed 	.word	0x0800f6ed

0800ec34 <_calloc_r>:
 800ec34:	b570      	push	{r4, r5, r6, lr}
 800ec36:	fba1 5402 	umull	r5, r4, r1, r2
 800ec3a:	b934      	cbnz	r4, 800ec4a <_calloc_r+0x16>
 800ec3c:	4629      	mov	r1, r5
 800ec3e:	f7fc f847 	bl	800acd0 <_malloc_r>
 800ec42:	4606      	mov	r6, r0
 800ec44:	b928      	cbnz	r0, 800ec52 <_calloc_r+0x1e>
 800ec46:	4630      	mov	r0, r6
 800ec48:	bd70      	pop	{r4, r5, r6, pc}
 800ec4a:	220c      	movs	r2, #12
 800ec4c:	6002      	str	r2, [r0, #0]
 800ec4e:	2600      	movs	r6, #0
 800ec50:	e7f9      	b.n	800ec46 <_calloc_r+0x12>
 800ec52:	462a      	mov	r2, r5
 800ec54:	4621      	mov	r1, r4
 800ec56:	f7fd f957 	bl	800bf08 <memset>
 800ec5a:	e7f4      	b.n	800ec46 <_calloc_r+0x12>

0800ec5c <rshift>:
 800ec5c:	6903      	ldr	r3, [r0, #16]
 800ec5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ec62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec66:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ec6a:	f100 0414 	add.w	r4, r0, #20
 800ec6e:	dd45      	ble.n	800ecfc <rshift+0xa0>
 800ec70:	f011 011f 	ands.w	r1, r1, #31
 800ec74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ec78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ec7c:	d10c      	bne.n	800ec98 <rshift+0x3c>
 800ec7e:	f100 0710 	add.w	r7, r0, #16
 800ec82:	4629      	mov	r1, r5
 800ec84:	42b1      	cmp	r1, r6
 800ec86:	d334      	bcc.n	800ecf2 <rshift+0x96>
 800ec88:	1a9b      	subs	r3, r3, r2
 800ec8a:	009b      	lsls	r3, r3, #2
 800ec8c:	1eea      	subs	r2, r5, #3
 800ec8e:	4296      	cmp	r6, r2
 800ec90:	bf38      	it	cc
 800ec92:	2300      	movcc	r3, #0
 800ec94:	4423      	add	r3, r4
 800ec96:	e015      	b.n	800ecc4 <rshift+0x68>
 800ec98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ec9c:	f1c1 0820 	rsb	r8, r1, #32
 800eca0:	40cf      	lsrs	r7, r1
 800eca2:	f105 0e04 	add.w	lr, r5, #4
 800eca6:	46a1      	mov	r9, r4
 800eca8:	4576      	cmp	r6, lr
 800ecaa:	46f4      	mov	ip, lr
 800ecac:	d815      	bhi.n	800ecda <rshift+0x7e>
 800ecae:	1a9a      	subs	r2, r3, r2
 800ecb0:	0092      	lsls	r2, r2, #2
 800ecb2:	3a04      	subs	r2, #4
 800ecb4:	3501      	adds	r5, #1
 800ecb6:	42ae      	cmp	r6, r5
 800ecb8:	bf38      	it	cc
 800ecba:	2200      	movcc	r2, #0
 800ecbc:	18a3      	adds	r3, r4, r2
 800ecbe:	50a7      	str	r7, [r4, r2]
 800ecc0:	b107      	cbz	r7, 800ecc4 <rshift+0x68>
 800ecc2:	3304      	adds	r3, #4
 800ecc4:	1b1a      	subs	r2, r3, r4
 800ecc6:	42a3      	cmp	r3, r4
 800ecc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eccc:	bf08      	it	eq
 800ecce:	2300      	moveq	r3, #0
 800ecd0:	6102      	str	r2, [r0, #16]
 800ecd2:	bf08      	it	eq
 800ecd4:	6143      	streq	r3, [r0, #20]
 800ecd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecda:	f8dc c000 	ldr.w	ip, [ip]
 800ecde:	fa0c fc08 	lsl.w	ip, ip, r8
 800ece2:	ea4c 0707 	orr.w	r7, ip, r7
 800ece6:	f849 7b04 	str.w	r7, [r9], #4
 800ecea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ecee:	40cf      	lsrs	r7, r1
 800ecf0:	e7da      	b.n	800eca8 <rshift+0x4c>
 800ecf2:	f851 cb04 	ldr.w	ip, [r1], #4
 800ecf6:	f847 cf04 	str.w	ip, [r7, #4]!
 800ecfa:	e7c3      	b.n	800ec84 <rshift+0x28>
 800ecfc:	4623      	mov	r3, r4
 800ecfe:	e7e1      	b.n	800ecc4 <rshift+0x68>

0800ed00 <__hexdig_fun>:
 800ed00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ed04:	2b09      	cmp	r3, #9
 800ed06:	d802      	bhi.n	800ed0e <__hexdig_fun+0xe>
 800ed08:	3820      	subs	r0, #32
 800ed0a:	b2c0      	uxtb	r0, r0
 800ed0c:	4770      	bx	lr
 800ed0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ed12:	2b05      	cmp	r3, #5
 800ed14:	d801      	bhi.n	800ed1a <__hexdig_fun+0x1a>
 800ed16:	3847      	subs	r0, #71	@ 0x47
 800ed18:	e7f7      	b.n	800ed0a <__hexdig_fun+0xa>
 800ed1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ed1e:	2b05      	cmp	r3, #5
 800ed20:	d801      	bhi.n	800ed26 <__hexdig_fun+0x26>
 800ed22:	3827      	subs	r0, #39	@ 0x27
 800ed24:	e7f1      	b.n	800ed0a <__hexdig_fun+0xa>
 800ed26:	2000      	movs	r0, #0
 800ed28:	4770      	bx	lr
	...

0800ed2c <__gethex>:
 800ed2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed30:	b085      	sub	sp, #20
 800ed32:	468a      	mov	sl, r1
 800ed34:	9302      	str	r3, [sp, #8]
 800ed36:	680b      	ldr	r3, [r1, #0]
 800ed38:	9001      	str	r0, [sp, #4]
 800ed3a:	4690      	mov	r8, r2
 800ed3c:	1c9c      	adds	r4, r3, #2
 800ed3e:	46a1      	mov	r9, r4
 800ed40:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ed44:	2830      	cmp	r0, #48	@ 0x30
 800ed46:	d0fa      	beq.n	800ed3e <__gethex+0x12>
 800ed48:	eba9 0303 	sub.w	r3, r9, r3
 800ed4c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ed50:	f7ff ffd6 	bl	800ed00 <__hexdig_fun>
 800ed54:	4605      	mov	r5, r0
 800ed56:	2800      	cmp	r0, #0
 800ed58:	d168      	bne.n	800ee2c <__gethex+0x100>
 800ed5a:	49a0      	ldr	r1, [pc, #640]	@ (800efdc <__gethex+0x2b0>)
 800ed5c:	2201      	movs	r2, #1
 800ed5e:	4648      	mov	r0, r9
 800ed60:	f7ff fefe 	bl	800eb60 <strncmp>
 800ed64:	4607      	mov	r7, r0
 800ed66:	2800      	cmp	r0, #0
 800ed68:	d167      	bne.n	800ee3a <__gethex+0x10e>
 800ed6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ed6e:	4626      	mov	r6, r4
 800ed70:	f7ff ffc6 	bl	800ed00 <__hexdig_fun>
 800ed74:	2800      	cmp	r0, #0
 800ed76:	d062      	beq.n	800ee3e <__gethex+0x112>
 800ed78:	4623      	mov	r3, r4
 800ed7a:	7818      	ldrb	r0, [r3, #0]
 800ed7c:	2830      	cmp	r0, #48	@ 0x30
 800ed7e:	4699      	mov	r9, r3
 800ed80:	f103 0301 	add.w	r3, r3, #1
 800ed84:	d0f9      	beq.n	800ed7a <__gethex+0x4e>
 800ed86:	f7ff ffbb 	bl	800ed00 <__hexdig_fun>
 800ed8a:	fab0 f580 	clz	r5, r0
 800ed8e:	096d      	lsrs	r5, r5, #5
 800ed90:	f04f 0b01 	mov.w	fp, #1
 800ed94:	464a      	mov	r2, r9
 800ed96:	4616      	mov	r6, r2
 800ed98:	3201      	adds	r2, #1
 800ed9a:	7830      	ldrb	r0, [r6, #0]
 800ed9c:	f7ff ffb0 	bl	800ed00 <__hexdig_fun>
 800eda0:	2800      	cmp	r0, #0
 800eda2:	d1f8      	bne.n	800ed96 <__gethex+0x6a>
 800eda4:	498d      	ldr	r1, [pc, #564]	@ (800efdc <__gethex+0x2b0>)
 800eda6:	2201      	movs	r2, #1
 800eda8:	4630      	mov	r0, r6
 800edaa:	f7ff fed9 	bl	800eb60 <strncmp>
 800edae:	2800      	cmp	r0, #0
 800edb0:	d13f      	bne.n	800ee32 <__gethex+0x106>
 800edb2:	b944      	cbnz	r4, 800edc6 <__gethex+0x9a>
 800edb4:	1c74      	adds	r4, r6, #1
 800edb6:	4622      	mov	r2, r4
 800edb8:	4616      	mov	r6, r2
 800edba:	3201      	adds	r2, #1
 800edbc:	7830      	ldrb	r0, [r6, #0]
 800edbe:	f7ff ff9f 	bl	800ed00 <__hexdig_fun>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d1f8      	bne.n	800edb8 <__gethex+0x8c>
 800edc6:	1ba4      	subs	r4, r4, r6
 800edc8:	00a7      	lsls	r7, r4, #2
 800edca:	7833      	ldrb	r3, [r6, #0]
 800edcc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800edd0:	2b50      	cmp	r3, #80	@ 0x50
 800edd2:	d13e      	bne.n	800ee52 <__gethex+0x126>
 800edd4:	7873      	ldrb	r3, [r6, #1]
 800edd6:	2b2b      	cmp	r3, #43	@ 0x2b
 800edd8:	d033      	beq.n	800ee42 <__gethex+0x116>
 800edda:	2b2d      	cmp	r3, #45	@ 0x2d
 800eddc:	d034      	beq.n	800ee48 <__gethex+0x11c>
 800edde:	1c71      	adds	r1, r6, #1
 800ede0:	2400      	movs	r4, #0
 800ede2:	7808      	ldrb	r0, [r1, #0]
 800ede4:	f7ff ff8c 	bl	800ed00 <__hexdig_fun>
 800ede8:	1e43      	subs	r3, r0, #1
 800edea:	b2db      	uxtb	r3, r3
 800edec:	2b18      	cmp	r3, #24
 800edee:	d830      	bhi.n	800ee52 <__gethex+0x126>
 800edf0:	f1a0 0210 	sub.w	r2, r0, #16
 800edf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800edf8:	f7ff ff82 	bl	800ed00 <__hexdig_fun>
 800edfc:	f100 3cff 	add.w	ip, r0, #4294967295
 800ee00:	fa5f fc8c 	uxtb.w	ip, ip
 800ee04:	f1bc 0f18 	cmp.w	ip, #24
 800ee08:	f04f 030a 	mov.w	r3, #10
 800ee0c:	d91e      	bls.n	800ee4c <__gethex+0x120>
 800ee0e:	b104      	cbz	r4, 800ee12 <__gethex+0xe6>
 800ee10:	4252      	negs	r2, r2
 800ee12:	4417      	add	r7, r2
 800ee14:	f8ca 1000 	str.w	r1, [sl]
 800ee18:	b1ed      	cbz	r5, 800ee56 <__gethex+0x12a>
 800ee1a:	f1bb 0f00 	cmp.w	fp, #0
 800ee1e:	bf0c      	ite	eq
 800ee20:	2506      	moveq	r5, #6
 800ee22:	2500      	movne	r5, #0
 800ee24:	4628      	mov	r0, r5
 800ee26:	b005      	add	sp, #20
 800ee28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee2c:	2500      	movs	r5, #0
 800ee2e:	462c      	mov	r4, r5
 800ee30:	e7b0      	b.n	800ed94 <__gethex+0x68>
 800ee32:	2c00      	cmp	r4, #0
 800ee34:	d1c7      	bne.n	800edc6 <__gethex+0x9a>
 800ee36:	4627      	mov	r7, r4
 800ee38:	e7c7      	b.n	800edca <__gethex+0x9e>
 800ee3a:	464e      	mov	r6, r9
 800ee3c:	462f      	mov	r7, r5
 800ee3e:	2501      	movs	r5, #1
 800ee40:	e7c3      	b.n	800edca <__gethex+0x9e>
 800ee42:	2400      	movs	r4, #0
 800ee44:	1cb1      	adds	r1, r6, #2
 800ee46:	e7cc      	b.n	800ede2 <__gethex+0xb6>
 800ee48:	2401      	movs	r4, #1
 800ee4a:	e7fb      	b.n	800ee44 <__gethex+0x118>
 800ee4c:	fb03 0002 	mla	r0, r3, r2, r0
 800ee50:	e7ce      	b.n	800edf0 <__gethex+0xc4>
 800ee52:	4631      	mov	r1, r6
 800ee54:	e7de      	b.n	800ee14 <__gethex+0xe8>
 800ee56:	eba6 0309 	sub.w	r3, r6, r9
 800ee5a:	3b01      	subs	r3, #1
 800ee5c:	4629      	mov	r1, r5
 800ee5e:	2b07      	cmp	r3, #7
 800ee60:	dc0a      	bgt.n	800ee78 <__gethex+0x14c>
 800ee62:	9801      	ldr	r0, [sp, #4]
 800ee64:	f7fd ff8a 	bl	800cd7c <_Balloc>
 800ee68:	4604      	mov	r4, r0
 800ee6a:	b940      	cbnz	r0, 800ee7e <__gethex+0x152>
 800ee6c:	4b5c      	ldr	r3, [pc, #368]	@ (800efe0 <__gethex+0x2b4>)
 800ee6e:	4602      	mov	r2, r0
 800ee70:	21e4      	movs	r1, #228	@ 0xe4
 800ee72:	485c      	ldr	r0, [pc, #368]	@ (800efe4 <__gethex+0x2b8>)
 800ee74:	f7ff fec0 	bl	800ebf8 <__assert_func>
 800ee78:	3101      	adds	r1, #1
 800ee7a:	105b      	asrs	r3, r3, #1
 800ee7c:	e7ef      	b.n	800ee5e <__gethex+0x132>
 800ee7e:	f100 0a14 	add.w	sl, r0, #20
 800ee82:	2300      	movs	r3, #0
 800ee84:	4655      	mov	r5, sl
 800ee86:	469b      	mov	fp, r3
 800ee88:	45b1      	cmp	r9, r6
 800ee8a:	d337      	bcc.n	800eefc <__gethex+0x1d0>
 800ee8c:	f845 bb04 	str.w	fp, [r5], #4
 800ee90:	eba5 050a 	sub.w	r5, r5, sl
 800ee94:	10ad      	asrs	r5, r5, #2
 800ee96:	6125      	str	r5, [r4, #16]
 800ee98:	4658      	mov	r0, fp
 800ee9a:	f7fe f861 	bl	800cf60 <__hi0bits>
 800ee9e:	016d      	lsls	r5, r5, #5
 800eea0:	f8d8 6000 	ldr.w	r6, [r8]
 800eea4:	1a2d      	subs	r5, r5, r0
 800eea6:	42b5      	cmp	r5, r6
 800eea8:	dd54      	ble.n	800ef54 <__gethex+0x228>
 800eeaa:	1bad      	subs	r5, r5, r6
 800eeac:	4629      	mov	r1, r5
 800eeae:	4620      	mov	r0, r4
 800eeb0:	f7fe fbed 	bl	800d68e <__any_on>
 800eeb4:	4681      	mov	r9, r0
 800eeb6:	b178      	cbz	r0, 800eed8 <__gethex+0x1ac>
 800eeb8:	1e6b      	subs	r3, r5, #1
 800eeba:	1159      	asrs	r1, r3, #5
 800eebc:	f003 021f 	and.w	r2, r3, #31
 800eec0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eec4:	f04f 0901 	mov.w	r9, #1
 800eec8:	fa09 f202 	lsl.w	r2, r9, r2
 800eecc:	420a      	tst	r2, r1
 800eece:	d003      	beq.n	800eed8 <__gethex+0x1ac>
 800eed0:	454b      	cmp	r3, r9
 800eed2:	dc36      	bgt.n	800ef42 <__gethex+0x216>
 800eed4:	f04f 0902 	mov.w	r9, #2
 800eed8:	4629      	mov	r1, r5
 800eeda:	4620      	mov	r0, r4
 800eedc:	f7ff febe 	bl	800ec5c <rshift>
 800eee0:	442f      	add	r7, r5
 800eee2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eee6:	42bb      	cmp	r3, r7
 800eee8:	da42      	bge.n	800ef70 <__gethex+0x244>
 800eeea:	9801      	ldr	r0, [sp, #4]
 800eeec:	4621      	mov	r1, r4
 800eeee:	f7fd ff85 	bl	800cdfc <_Bfree>
 800eef2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eef4:	2300      	movs	r3, #0
 800eef6:	6013      	str	r3, [r2, #0]
 800eef8:	25a3      	movs	r5, #163	@ 0xa3
 800eefa:	e793      	b.n	800ee24 <__gethex+0xf8>
 800eefc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ef00:	2a2e      	cmp	r2, #46	@ 0x2e
 800ef02:	d012      	beq.n	800ef2a <__gethex+0x1fe>
 800ef04:	2b20      	cmp	r3, #32
 800ef06:	d104      	bne.n	800ef12 <__gethex+0x1e6>
 800ef08:	f845 bb04 	str.w	fp, [r5], #4
 800ef0c:	f04f 0b00 	mov.w	fp, #0
 800ef10:	465b      	mov	r3, fp
 800ef12:	7830      	ldrb	r0, [r6, #0]
 800ef14:	9303      	str	r3, [sp, #12]
 800ef16:	f7ff fef3 	bl	800ed00 <__hexdig_fun>
 800ef1a:	9b03      	ldr	r3, [sp, #12]
 800ef1c:	f000 000f 	and.w	r0, r0, #15
 800ef20:	4098      	lsls	r0, r3
 800ef22:	ea4b 0b00 	orr.w	fp, fp, r0
 800ef26:	3304      	adds	r3, #4
 800ef28:	e7ae      	b.n	800ee88 <__gethex+0x15c>
 800ef2a:	45b1      	cmp	r9, r6
 800ef2c:	d8ea      	bhi.n	800ef04 <__gethex+0x1d8>
 800ef2e:	492b      	ldr	r1, [pc, #172]	@ (800efdc <__gethex+0x2b0>)
 800ef30:	9303      	str	r3, [sp, #12]
 800ef32:	2201      	movs	r2, #1
 800ef34:	4630      	mov	r0, r6
 800ef36:	f7ff fe13 	bl	800eb60 <strncmp>
 800ef3a:	9b03      	ldr	r3, [sp, #12]
 800ef3c:	2800      	cmp	r0, #0
 800ef3e:	d1e1      	bne.n	800ef04 <__gethex+0x1d8>
 800ef40:	e7a2      	b.n	800ee88 <__gethex+0x15c>
 800ef42:	1ea9      	subs	r1, r5, #2
 800ef44:	4620      	mov	r0, r4
 800ef46:	f7fe fba2 	bl	800d68e <__any_on>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	d0c2      	beq.n	800eed4 <__gethex+0x1a8>
 800ef4e:	f04f 0903 	mov.w	r9, #3
 800ef52:	e7c1      	b.n	800eed8 <__gethex+0x1ac>
 800ef54:	da09      	bge.n	800ef6a <__gethex+0x23e>
 800ef56:	1b75      	subs	r5, r6, r5
 800ef58:	4621      	mov	r1, r4
 800ef5a:	9801      	ldr	r0, [sp, #4]
 800ef5c:	462a      	mov	r2, r5
 800ef5e:	f7fe f95d 	bl	800d21c <__lshift>
 800ef62:	1b7f      	subs	r7, r7, r5
 800ef64:	4604      	mov	r4, r0
 800ef66:	f100 0a14 	add.w	sl, r0, #20
 800ef6a:	f04f 0900 	mov.w	r9, #0
 800ef6e:	e7b8      	b.n	800eee2 <__gethex+0x1b6>
 800ef70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ef74:	42bd      	cmp	r5, r7
 800ef76:	dd6f      	ble.n	800f058 <__gethex+0x32c>
 800ef78:	1bed      	subs	r5, r5, r7
 800ef7a:	42ae      	cmp	r6, r5
 800ef7c:	dc34      	bgt.n	800efe8 <__gethex+0x2bc>
 800ef7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef82:	2b02      	cmp	r3, #2
 800ef84:	d022      	beq.n	800efcc <__gethex+0x2a0>
 800ef86:	2b03      	cmp	r3, #3
 800ef88:	d024      	beq.n	800efd4 <__gethex+0x2a8>
 800ef8a:	2b01      	cmp	r3, #1
 800ef8c:	d115      	bne.n	800efba <__gethex+0x28e>
 800ef8e:	42ae      	cmp	r6, r5
 800ef90:	d113      	bne.n	800efba <__gethex+0x28e>
 800ef92:	2e01      	cmp	r6, #1
 800ef94:	d10b      	bne.n	800efae <__gethex+0x282>
 800ef96:	9a02      	ldr	r2, [sp, #8]
 800ef98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ef9c:	6013      	str	r3, [r2, #0]
 800ef9e:	2301      	movs	r3, #1
 800efa0:	6123      	str	r3, [r4, #16]
 800efa2:	f8ca 3000 	str.w	r3, [sl]
 800efa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efa8:	2562      	movs	r5, #98	@ 0x62
 800efaa:	601c      	str	r4, [r3, #0]
 800efac:	e73a      	b.n	800ee24 <__gethex+0xf8>
 800efae:	1e71      	subs	r1, r6, #1
 800efb0:	4620      	mov	r0, r4
 800efb2:	f7fe fb6c 	bl	800d68e <__any_on>
 800efb6:	2800      	cmp	r0, #0
 800efb8:	d1ed      	bne.n	800ef96 <__gethex+0x26a>
 800efba:	9801      	ldr	r0, [sp, #4]
 800efbc:	4621      	mov	r1, r4
 800efbe:	f7fd ff1d 	bl	800cdfc <_Bfree>
 800efc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efc4:	2300      	movs	r3, #0
 800efc6:	6013      	str	r3, [r2, #0]
 800efc8:	2550      	movs	r5, #80	@ 0x50
 800efca:	e72b      	b.n	800ee24 <__gethex+0xf8>
 800efcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d1f3      	bne.n	800efba <__gethex+0x28e>
 800efd2:	e7e0      	b.n	800ef96 <__gethex+0x26a>
 800efd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d1dd      	bne.n	800ef96 <__gethex+0x26a>
 800efda:	e7ee      	b.n	800efba <__gethex+0x28e>
 800efdc:	0800f697 	.word	0x0800f697
 800efe0:	0800f62d 	.word	0x0800f62d
 800efe4:	0800f6ee 	.word	0x0800f6ee
 800efe8:	1e6f      	subs	r7, r5, #1
 800efea:	f1b9 0f00 	cmp.w	r9, #0
 800efee:	d130      	bne.n	800f052 <__gethex+0x326>
 800eff0:	b127      	cbz	r7, 800effc <__gethex+0x2d0>
 800eff2:	4639      	mov	r1, r7
 800eff4:	4620      	mov	r0, r4
 800eff6:	f7fe fb4a 	bl	800d68e <__any_on>
 800effa:	4681      	mov	r9, r0
 800effc:	117a      	asrs	r2, r7, #5
 800effe:	2301      	movs	r3, #1
 800f000:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f004:	f007 071f 	and.w	r7, r7, #31
 800f008:	40bb      	lsls	r3, r7
 800f00a:	4213      	tst	r3, r2
 800f00c:	4629      	mov	r1, r5
 800f00e:	4620      	mov	r0, r4
 800f010:	bf18      	it	ne
 800f012:	f049 0902 	orrne.w	r9, r9, #2
 800f016:	f7ff fe21 	bl	800ec5c <rshift>
 800f01a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f01e:	1b76      	subs	r6, r6, r5
 800f020:	2502      	movs	r5, #2
 800f022:	f1b9 0f00 	cmp.w	r9, #0
 800f026:	d047      	beq.n	800f0b8 <__gethex+0x38c>
 800f028:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f02c:	2b02      	cmp	r3, #2
 800f02e:	d015      	beq.n	800f05c <__gethex+0x330>
 800f030:	2b03      	cmp	r3, #3
 800f032:	d017      	beq.n	800f064 <__gethex+0x338>
 800f034:	2b01      	cmp	r3, #1
 800f036:	d109      	bne.n	800f04c <__gethex+0x320>
 800f038:	f019 0f02 	tst.w	r9, #2
 800f03c:	d006      	beq.n	800f04c <__gethex+0x320>
 800f03e:	f8da 3000 	ldr.w	r3, [sl]
 800f042:	ea49 0903 	orr.w	r9, r9, r3
 800f046:	f019 0f01 	tst.w	r9, #1
 800f04a:	d10e      	bne.n	800f06a <__gethex+0x33e>
 800f04c:	f045 0510 	orr.w	r5, r5, #16
 800f050:	e032      	b.n	800f0b8 <__gethex+0x38c>
 800f052:	f04f 0901 	mov.w	r9, #1
 800f056:	e7d1      	b.n	800effc <__gethex+0x2d0>
 800f058:	2501      	movs	r5, #1
 800f05a:	e7e2      	b.n	800f022 <__gethex+0x2f6>
 800f05c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f05e:	f1c3 0301 	rsb	r3, r3, #1
 800f062:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f066:	2b00      	cmp	r3, #0
 800f068:	d0f0      	beq.n	800f04c <__gethex+0x320>
 800f06a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f06e:	f104 0314 	add.w	r3, r4, #20
 800f072:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f076:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f07a:	f04f 0c00 	mov.w	ip, #0
 800f07e:	4618      	mov	r0, r3
 800f080:	f853 2b04 	ldr.w	r2, [r3], #4
 800f084:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f088:	d01b      	beq.n	800f0c2 <__gethex+0x396>
 800f08a:	3201      	adds	r2, #1
 800f08c:	6002      	str	r2, [r0, #0]
 800f08e:	2d02      	cmp	r5, #2
 800f090:	f104 0314 	add.w	r3, r4, #20
 800f094:	d13c      	bne.n	800f110 <__gethex+0x3e4>
 800f096:	f8d8 2000 	ldr.w	r2, [r8]
 800f09a:	3a01      	subs	r2, #1
 800f09c:	42b2      	cmp	r2, r6
 800f09e:	d109      	bne.n	800f0b4 <__gethex+0x388>
 800f0a0:	1171      	asrs	r1, r6, #5
 800f0a2:	2201      	movs	r2, #1
 800f0a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f0a8:	f006 061f 	and.w	r6, r6, #31
 800f0ac:	fa02 f606 	lsl.w	r6, r2, r6
 800f0b0:	421e      	tst	r6, r3
 800f0b2:	d13a      	bne.n	800f12a <__gethex+0x3fe>
 800f0b4:	f045 0520 	orr.w	r5, r5, #32
 800f0b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0ba:	601c      	str	r4, [r3, #0]
 800f0bc:	9b02      	ldr	r3, [sp, #8]
 800f0be:	601f      	str	r7, [r3, #0]
 800f0c0:	e6b0      	b.n	800ee24 <__gethex+0xf8>
 800f0c2:	4299      	cmp	r1, r3
 800f0c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800f0c8:	d8d9      	bhi.n	800f07e <__gethex+0x352>
 800f0ca:	68a3      	ldr	r3, [r4, #8]
 800f0cc:	459b      	cmp	fp, r3
 800f0ce:	db17      	blt.n	800f100 <__gethex+0x3d4>
 800f0d0:	6861      	ldr	r1, [r4, #4]
 800f0d2:	9801      	ldr	r0, [sp, #4]
 800f0d4:	3101      	adds	r1, #1
 800f0d6:	f7fd fe51 	bl	800cd7c <_Balloc>
 800f0da:	4681      	mov	r9, r0
 800f0dc:	b918      	cbnz	r0, 800f0e6 <__gethex+0x3ba>
 800f0de:	4b1a      	ldr	r3, [pc, #104]	@ (800f148 <__gethex+0x41c>)
 800f0e0:	4602      	mov	r2, r0
 800f0e2:	2184      	movs	r1, #132	@ 0x84
 800f0e4:	e6c5      	b.n	800ee72 <__gethex+0x146>
 800f0e6:	6922      	ldr	r2, [r4, #16]
 800f0e8:	3202      	adds	r2, #2
 800f0ea:	f104 010c 	add.w	r1, r4, #12
 800f0ee:	0092      	lsls	r2, r2, #2
 800f0f0:	300c      	adds	r0, #12
 800f0f2:	f7ff fd69 	bl	800ebc8 <memcpy>
 800f0f6:	4621      	mov	r1, r4
 800f0f8:	9801      	ldr	r0, [sp, #4]
 800f0fa:	f7fd fe7f 	bl	800cdfc <_Bfree>
 800f0fe:	464c      	mov	r4, r9
 800f100:	6923      	ldr	r3, [r4, #16]
 800f102:	1c5a      	adds	r2, r3, #1
 800f104:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f108:	6122      	str	r2, [r4, #16]
 800f10a:	2201      	movs	r2, #1
 800f10c:	615a      	str	r2, [r3, #20]
 800f10e:	e7be      	b.n	800f08e <__gethex+0x362>
 800f110:	6922      	ldr	r2, [r4, #16]
 800f112:	455a      	cmp	r2, fp
 800f114:	dd0b      	ble.n	800f12e <__gethex+0x402>
 800f116:	2101      	movs	r1, #1
 800f118:	4620      	mov	r0, r4
 800f11a:	f7ff fd9f 	bl	800ec5c <rshift>
 800f11e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f122:	3701      	adds	r7, #1
 800f124:	42bb      	cmp	r3, r7
 800f126:	f6ff aee0 	blt.w	800eeea <__gethex+0x1be>
 800f12a:	2501      	movs	r5, #1
 800f12c:	e7c2      	b.n	800f0b4 <__gethex+0x388>
 800f12e:	f016 061f 	ands.w	r6, r6, #31
 800f132:	d0fa      	beq.n	800f12a <__gethex+0x3fe>
 800f134:	4453      	add	r3, sl
 800f136:	f1c6 0620 	rsb	r6, r6, #32
 800f13a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f13e:	f7fd ff0f 	bl	800cf60 <__hi0bits>
 800f142:	42b0      	cmp	r0, r6
 800f144:	dbe7      	blt.n	800f116 <__gethex+0x3ea>
 800f146:	e7f0      	b.n	800f12a <__gethex+0x3fe>
 800f148:	0800f62d 	.word	0x0800f62d

0800f14c <L_shift>:
 800f14c:	f1c2 0208 	rsb	r2, r2, #8
 800f150:	0092      	lsls	r2, r2, #2
 800f152:	b570      	push	{r4, r5, r6, lr}
 800f154:	f1c2 0620 	rsb	r6, r2, #32
 800f158:	6843      	ldr	r3, [r0, #4]
 800f15a:	6804      	ldr	r4, [r0, #0]
 800f15c:	fa03 f506 	lsl.w	r5, r3, r6
 800f160:	432c      	orrs	r4, r5
 800f162:	40d3      	lsrs	r3, r2
 800f164:	6004      	str	r4, [r0, #0]
 800f166:	f840 3f04 	str.w	r3, [r0, #4]!
 800f16a:	4288      	cmp	r0, r1
 800f16c:	d3f4      	bcc.n	800f158 <L_shift+0xc>
 800f16e:	bd70      	pop	{r4, r5, r6, pc}

0800f170 <__match>:
 800f170:	b530      	push	{r4, r5, lr}
 800f172:	6803      	ldr	r3, [r0, #0]
 800f174:	3301      	adds	r3, #1
 800f176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f17a:	b914      	cbnz	r4, 800f182 <__match+0x12>
 800f17c:	6003      	str	r3, [r0, #0]
 800f17e:	2001      	movs	r0, #1
 800f180:	bd30      	pop	{r4, r5, pc}
 800f182:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f186:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f18a:	2d19      	cmp	r5, #25
 800f18c:	bf98      	it	ls
 800f18e:	3220      	addls	r2, #32
 800f190:	42a2      	cmp	r2, r4
 800f192:	d0f0      	beq.n	800f176 <__match+0x6>
 800f194:	2000      	movs	r0, #0
 800f196:	e7f3      	b.n	800f180 <__match+0x10>

0800f198 <__hexnan>:
 800f198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f19c:	680b      	ldr	r3, [r1, #0]
 800f19e:	6801      	ldr	r1, [r0, #0]
 800f1a0:	115e      	asrs	r6, r3, #5
 800f1a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f1a6:	f013 031f 	ands.w	r3, r3, #31
 800f1aa:	b087      	sub	sp, #28
 800f1ac:	bf18      	it	ne
 800f1ae:	3604      	addne	r6, #4
 800f1b0:	2500      	movs	r5, #0
 800f1b2:	1f37      	subs	r7, r6, #4
 800f1b4:	4682      	mov	sl, r0
 800f1b6:	4690      	mov	r8, r2
 800f1b8:	9301      	str	r3, [sp, #4]
 800f1ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800f1be:	46b9      	mov	r9, r7
 800f1c0:	463c      	mov	r4, r7
 800f1c2:	9502      	str	r5, [sp, #8]
 800f1c4:	46ab      	mov	fp, r5
 800f1c6:	784a      	ldrb	r2, [r1, #1]
 800f1c8:	1c4b      	adds	r3, r1, #1
 800f1ca:	9303      	str	r3, [sp, #12]
 800f1cc:	b342      	cbz	r2, 800f220 <__hexnan+0x88>
 800f1ce:	4610      	mov	r0, r2
 800f1d0:	9105      	str	r1, [sp, #20]
 800f1d2:	9204      	str	r2, [sp, #16]
 800f1d4:	f7ff fd94 	bl	800ed00 <__hexdig_fun>
 800f1d8:	2800      	cmp	r0, #0
 800f1da:	d151      	bne.n	800f280 <__hexnan+0xe8>
 800f1dc:	9a04      	ldr	r2, [sp, #16]
 800f1de:	9905      	ldr	r1, [sp, #20]
 800f1e0:	2a20      	cmp	r2, #32
 800f1e2:	d818      	bhi.n	800f216 <__hexnan+0x7e>
 800f1e4:	9b02      	ldr	r3, [sp, #8]
 800f1e6:	459b      	cmp	fp, r3
 800f1e8:	dd13      	ble.n	800f212 <__hexnan+0x7a>
 800f1ea:	454c      	cmp	r4, r9
 800f1ec:	d206      	bcs.n	800f1fc <__hexnan+0x64>
 800f1ee:	2d07      	cmp	r5, #7
 800f1f0:	dc04      	bgt.n	800f1fc <__hexnan+0x64>
 800f1f2:	462a      	mov	r2, r5
 800f1f4:	4649      	mov	r1, r9
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	f7ff ffa8 	bl	800f14c <L_shift>
 800f1fc:	4544      	cmp	r4, r8
 800f1fe:	d952      	bls.n	800f2a6 <__hexnan+0x10e>
 800f200:	2300      	movs	r3, #0
 800f202:	f1a4 0904 	sub.w	r9, r4, #4
 800f206:	f844 3c04 	str.w	r3, [r4, #-4]
 800f20a:	f8cd b008 	str.w	fp, [sp, #8]
 800f20e:	464c      	mov	r4, r9
 800f210:	461d      	mov	r5, r3
 800f212:	9903      	ldr	r1, [sp, #12]
 800f214:	e7d7      	b.n	800f1c6 <__hexnan+0x2e>
 800f216:	2a29      	cmp	r2, #41	@ 0x29
 800f218:	d157      	bne.n	800f2ca <__hexnan+0x132>
 800f21a:	3102      	adds	r1, #2
 800f21c:	f8ca 1000 	str.w	r1, [sl]
 800f220:	f1bb 0f00 	cmp.w	fp, #0
 800f224:	d051      	beq.n	800f2ca <__hexnan+0x132>
 800f226:	454c      	cmp	r4, r9
 800f228:	d206      	bcs.n	800f238 <__hexnan+0xa0>
 800f22a:	2d07      	cmp	r5, #7
 800f22c:	dc04      	bgt.n	800f238 <__hexnan+0xa0>
 800f22e:	462a      	mov	r2, r5
 800f230:	4649      	mov	r1, r9
 800f232:	4620      	mov	r0, r4
 800f234:	f7ff ff8a 	bl	800f14c <L_shift>
 800f238:	4544      	cmp	r4, r8
 800f23a:	d936      	bls.n	800f2aa <__hexnan+0x112>
 800f23c:	f1a8 0204 	sub.w	r2, r8, #4
 800f240:	4623      	mov	r3, r4
 800f242:	f853 1b04 	ldr.w	r1, [r3], #4
 800f246:	f842 1f04 	str.w	r1, [r2, #4]!
 800f24a:	429f      	cmp	r7, r3
 800f24c:	d2f9      	bcs.n	800f242 <__hexnan+0xaa>
 800f24e:	1b3b      	subs	r3, r7, r4
 800f250:	f023 0303 	bic.w	r3, r3, #3
 800f254:	3304      	adds	r3, #4
 800f256:	3401      	adds	r4, #1
 800f258:	3e03      	subs	r6, #3
 800f25a:	42b4      	cmp	r4, r6
 800f25c:	bf88      	it	hi
 800f25e:	2304      	movhi	r3, #4
 800f260:	4443      	add	r3, r8
 800f262:	2200      	movs	r2, #0
 800f264:	f843 2b04 	str.w	r2, [r3], #4
 800f268:	429f      	cmp	r7, r3
 800f26a:	d2fb      	bcs.n	800f264 <__hexnan+0xcc>
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	b91b      	cbnz	r3, 800f278 <__hexnan+0xe0>
 800f270:	4547      	cmp	r7, r8
 800f272:	d128      	bne.n	800f2c6 <__hexnan+0x12e>
 800f274:	2301      	movs	r3, #1
 800f276:	603b      	str	r3, [r7, #0]
 800f278:	2005      	movs	r0, #5
 800f27a:	b007      	add	sp, #28
 800f27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f280:	3501      	adds	r5, #1
 800f282:	2d08      	cmp	r5, #8
 800f284:	f10b 0b01 	add.w	fp, fp, #1
 800f288:	dd06      	ble.n	800f298 <__hexnan+0x100>
 800f28a:	4544      	cmp	r4, r8
 800f28c:	d9c1      	bls.n	800f212 <__hexnan+0x7a>
 800f28e:	2300      	movs	r3, #0
 800f290:	f844 3c04 	str.w	r3, [r4, #-4]
 800f294:	2501      	movs	r5, #1
 800f296:	3c04      	subs	r4, #4
 800f298:	6822      	ldr	r2, [r4, #0]
 800f29a:	f000 000f 	and.w	r0, r0, #15
 800f29e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f2a2:	6020      	str	r0, [r4, #0]
 800f2a4:	e7b5      	b.n	800f212 <__hexnan+0x7a>
 800f2a6:	2508      	movs	r5, #8
 800f2a8:	e7b3      	b.n	800f212 <__hexnan+0x7a>
 800f2aa:	9b01      	ldr	r3, [sp, #4]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d0dd      	beq.n	800f26c <__hexnan+0xd4>
 800f2b0:	f1c3 0320 	rsb	r3, r3, #32
 800f2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b8:	40da      	lsrs	r2, r3
 800f2ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f2be:	4013      	ands	r3, r2
 800f2c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800f2c4:	e7d2      	b.n	800f26c <__hexnan+0xd4>
 800f2c6:	3f04      	subs	r7, #4
 800f2c8:	e7d0      	b.n	800f26c <__hexnan+0xd4>
 800f2ca:	2004      	movs	r0, #4
 800f2cc:	e7d5      	b.n	800f27a <__hexnan+0xe2>

0800f2ce <__ascii_mbtowc>:
 800f2ce:	b082      	sub	sp, #8
 800f2d0:	b901      	cbnz	r1, 800f2d4 <__ascii_mbtowc+0x6>
 800f2d2:	a901      	add	r1, sp, #4
 800f2d4:	b142      	cbz	r2, 800f2e8 <__ascii_mbtowc+0x1a>
 800f2d6:	b14b      	cbz	r3, 800f2ec <__ascii_mbtowc+0x1e>
 800f2d8:	7813      	ldrb	r3, [r2, #0]
 800f2da:	600b      	str	r3, [r1, #0]
 800f2dc:	7812      	ldrb	r2, [r2, #0]
 800f2de:	1e10      	subs	r0, r2, #0
 800f2e0:	bf18      	it	ne
 800f2e2:	2001      	movne	r0, #1
 800f2e4:	b002      	add	sp, #8
 800f2e6:	4770      	bx	lr
 800f2e8:	4610      	mov	r0, r2
 800f2ea:	e7fb      	b.n	800f2e4 <__ascii_mbtowc+0x16>
 800f2ec:	f06f 0001 	mvn.w	r0, #1
 800f2f0:	e7f8      	b.n	800f2e4 <__ascii_mbtowc+0x16>

0800f2f2 <_realloc_r>:
 800f2f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2f6:	4607      	mov	r7, r0
 800f2f8:	4614      	mov	r4, r2
 800f2fa:	460d      	mov	r5, r1
 800f2fc:	b921      	cbnz	r1, 800f308 <_realloc_r+0x16>
 800f2fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f302:	4611      	mov	r1, r2
 800f304:	f7fb bce4 	b.w	800acd0 <_malloc_r>
 800f308:	b92a      	cbnz	r2, 800f316 <_realloc_r+0x24>
 800f30a:	f7fd fced 	bl	800cce8 <_free_r>
 800f30e:	4625      	mov	r5, r4
 800f310:	4628      	mov	r0, r5
 800f312:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f316:	f000 f840 	bl	800f39a <_malloc_usable_size_r>
 800f31a:	4284      	cmp	r4, r0
 800f31c:	4606      	mov	r6, r0
 800f31e:	d802      	bhi.n	800f326 <_realloc_r+0x34>
 800f320:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f324:	d8f4      	bhi.n	800f310 <_realloc_r+0x1e>
 800f326:	4621      	mov	r1, r4
 800f328:	4638      	mov	r0, r7
 800f32a:	f7fb fcd1 	bl	800acd0 <_malloc_r>
 800f32e:	4680      	mov	r8, r0
 800f330:	b908      	cbnz	r0, 800f336 <_realloc_r+0x44>
 800f332:	4645      	mov	r5, r8
 800f334:	e7ec      	b.n	800f310 <_realloc_r+0x1e>
 800f336:	42b4      	cmp	r4, r6
 800f338:	4622      	mov	r2, r4
 800f33a:	4629      	mov	r1, r5
 800f33c:	bf28      	it	cs
 800f33e:	4632      	movcs	r2, r6
 800f340:	f7ff fc42 	bl	800ebc8 <memcpy>
 800f344:	4629      	mov	r1, r5
 800f346:	4638      	mov	r0, r7
 800f348:	f7fd fcce 	bl	800cce8 <_free_r>
 800f34c:	e7f1      	b.n	800f332 <_realloc_r+0x40>

0800f34e <__ascii_wctomb>:
 800f34e:	4603      	mov	r3, r0
 800f350:	4608      	mov	r0, r1
 800f352:	b141      	cbz	r1, 800f366 <__ascii_wctomb+0x18>
 800f354:	2aff      	cmp	r2, #255	@ 0xff
 800f356:	d904      	bls.n	800f362 <__ascii_wctomb+0x14>
 800f358:	228a      	movs	r2, #138	@ 0x8a
 800f35a:	601a      	str	r2, [r3, #0]
 800f35c:	f04f 30ff 	mov.w	r0, #4294967295
 800f360:	4770      	bx	lr
 800f362:	700a      	strb	r2, [r1, #0]
 800f364:	2001      	movs	r0, #1
 800f366:	4770      	bx	lr

0800f368 <fiprintf>:
 800f368:	b40e      	push	{r1, r2, r3}
 800f36a:	b503      	push	{r0, r1, lr}
 800f36c:	4601      	mov	r1, r0
 800f36e:	ab03      	add	r3, sp, #12
 800f370:	4805      	ldr	r0, [pc, #20]	@ (800f388 <fiprintf+0x20>)
 800f372:	f853 2b04 	ldr.w	r2, [r3], #4
 800f376:	6800      	ldr	r0, [r0, #0]
 800f378:	9301      	str	r3, [sp, #4]
 800f37a:	f7ff f9b1 	bl	800e6e0 <_vfiprintf_r>
 800f37e:	b002      	add	sp, #8
 800f380:	f85d eb04 	ldr.w	lr, [sp], #4
 800f384:	b003      	add	sp, #12
 800f386:	4770      	bx	lr
 800f388:	20000238 	.word	0x20000238

0800f38c <abort>:
 800f38c:	b508      	push	{r3, lr}
 800f38e:	2006      	movs	r0, #6
 800f390:	f000 f834 	bl	800f3fc <raise>
 800f394:	2001      	movs	r0, #1
 800f396:	f7f2 fba9 	bl	8001aec <_exit>

0800f39a <_malloc_usable_size_r>:
 800f39a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f39e:	1f18      	subs	r0, r3, #4
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	bfbc      	itt	lt
 800f3a4:	580b      	ldrlt	r3, [r1, r0]
 800f3a6:	18c0      	addlt	r0, r0, r3
 800f3a8:	4770      	bx	lr

0800f3aa <_raise_r>:
 800f3aa:	291f      	cmp	r1, #31
 800f3ac:	b538      	push	{r3, r4, r5, lr}
 800f3ae:	4605      	mov	r5, r0
 800f3b0:	460c      	mov	r4, r1
 800f3b2:	d904      	bls.n	800f3be <_raise_r+0x14>
 800f3b4:	2316      	movs	r3, #22
 800f3b6:	6003      	str	r3, [r0, #0]
 800f3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800f3bc:	bd38      	pop	{r3, r4, r5, pc}
 800f3be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f3c0:	b112      	cbz	r2, 800f3c8 <_raise_r+0x1e>
 800f3c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f3c6:	b94b      	cbnz	r3, 800f3dc <_raise_r+0x32>
 800f3c8:	4628      	mov	r0, r5
 800f3ca:	f000 f831 	bl	800f430 <_getpid_r>
 800f3ce:	4622      	mov	r2, r4
 800f3d0:	4601      	mov	r1, r0
 800f3d2:	4628      	mov	r0, r5
 800f3d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3d8:	f000 b818 	b.w	800f40c <_kill_r>
 800f3dc:	2b01      	cmp	r3, #1
 800f3de:	d00a      	beq.n	800f3f6 <_raise_r+0x4c>
 800f3e0:	1c59      	adds	r1, r3, #1
 800f3e2:	d103      	bne.n	800f3ec <_raise_r+0x42>
 800f3e4:	2316      	movs	r3, #22
 800f3e6:	6003      	str	r3, [r0, #0]
 800f3e8:	2001      	movs	r0, #1
 800f3ea:	e7e7      	b.n	800f3bc <_raise_r+0x12>
 800f3ec:	2100      	movs	r1, #0
 800f3ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	4798      	blx	r3
 800f3f6:	2000      	movs	r0, #0
 800f3f8:	e7e0      	b.n	800f3bc <_raise_r+0x12>
	...

0800f3fc <raise>:
 800f3fc:	4b02      	ldr	r3, [pc, #8]	@ (800f408 <raise+0xc>)
 800f3fe:	4601      	mov	r1, r0
 800f400:	6818      	ldr	r0, [r3, #0]
 800f402:	f7ff bfd2 	b.w	800f3aa <_raise_r>
 800f406:	bf00      	nop
 800f408:	20000238 	.word	0x20000238

0800f40c <_kill_r>:
 800f40c:	b538      	push	{r3, r4, r5, lr}
 800f40e:	4d07      	ldr	r5, [pc, #28]	@ (800f42c <_kill_r+0x20>)
 800f410:	2300      	movs	r3, #0
 800f412:	4604      	mov	r4, r0
 800f414:	4608      	mov	r0, r1
 800f416:	4611      	mov	r1, r2
 800f418:	602b      	str	r3, [r5, #0]
 800f41a:	f7f2 fb57 	bl	8001acc <_kill>
 800f41e:	1c43      	adds	r3, r0, #1
 800f420:	d102      	bne.n	800f428 <_kill_r+0x1c>
 800f422:	682b      	ldr	r3, [r5, #0]
 800f424:	b103      	cbz	r3, 800f428 <_kill_r+0x1c>
 800f426:	6023      	str	r3, [r4, #0]
 800f428:	bd38      	pop	{r3, r4, r5, pc}
 800f42a:	bf00      	nop
 800f42c:	20002044 	.word	0x20002044

0800f430 <_getpid_r>:
 800f430:	f7f2 bb44 	b.w	8001abc <_getpid>

0800f434 <_init>:
 800f434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f436:	bf00      	nop
 800f438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f43a:	bc08      	pop	{r3}
 800f43c:	469e      	mov	lr, r3
 800f43e:	4770      	bx	lr

0800f440 <_fini>:
 800f440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f442:	bf00      	nop
 800f444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f446:	bc08      	pop	{r3}
 800f448:	469e      	mov	lr, r3
 800f44a:	4770      	bx	lr
