

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5'
================================================================
* Date:           Fri May 10 12:42:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_25 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_5  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      70|     170|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U24  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_105_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln50_fu_155_p2  |         +|   0|  0|  71|          64|          64|
    |empty_fu_120_p2     |         -|   0|  0|  12|           4|           4|
    |icmp_ln44_fu_99_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 105|          75|          74|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add8118_fu_36            |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_40                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   72|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add8118_fu_36            |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_40                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  70|   0|   70|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5|  return value|
|arr_1_load_2        |   in|   64|     ap_none|                                      arr_1_load_2|        scalar|
|arg1_r_address0     |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce0          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q0           |   in|   32|   ap_memory|                                            arg1_r|         array|
|arg1_r_address1     |  out|    4|   ap_memory|                                            arg1_r|         array|
|arg1_r_ce1          |  out|    1|   ap_memory|                                            arg1_r|         array|
|arg1_r_q1           |   in|   32|   ap_memory|                                            arg1_r|         array|
|add8118_out         |  out|   64|      ap_vld|                                       add8118_out|       pointer|
|add8118_out_ap_vld  |  out|    1|      ap_vld|                                       add8118_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------------------+--------------+

