{
  "module_name": "phy.c",
  "hash_id": "471a62a00e4d9a2efbfd29f21637a9ce3e675a267150d6757e426e47f3056050",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/phy.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../pci.h\"\n#include \"../ps.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"rf.h\"\n#include \"dm.h\"\n#include \"table.h\"\n\nstatic u32 _rtl92ee_phy_rf_serial_read(struct ieee80211_hw *hw,\n\t\t\t\t       enum radio_path rfpath, u32 offset);\nstatic void _rtl92ee_phy_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t\t enum radio_path rfpath, u32 offset,\n\t\t\t\t\t u32 data);\nstatic bool _rtl92ee_phy_bb8192ee_config_parafile(struct ieee80211_hw *hw);\nstatic bool _rtl92ee_phy_config_mac_with_headerfile(struct ieee80211_hw *hw);\nstatic bool phy_config_bb_with_hdr_file(struct ieee80211_hw *hw,\n\t\t\t\t\tu8 configtype);\nstatic bool phy_config_bb_with_pghdrfile(struct ieee80211_hw *hw,\n\t\t\t\t\t u8 configtype);\nstatic void phy_init_bb_rf_register_def(struct ieee80211_hw *hw);\nstatic bool _rtl92ee_phy_set_sw_chnl_cmdarray(struct swchnlcmd *cmdtable,\n\t\t\t\t\t      u32 cmdtableidx, u32 cmdtablesz,\n\t\t\t\t\t      enum swchnlcmd_id cmdid,\n\t\t\t\t\t      u32 para1, u32 para2,\n\t\t\t\t\t      u32 msdelay);\nstatic bool _rtl92ee_phy_sw_chnl_step_by_step(struct ieee80211_hw *hw,\n\t\t\t\t\t      u8 channel, u8 *stage,\n\t\t\t\t\t      u8 *step, u32 *delay);\nstatic long _rtl92ee_phy_txpwr_idx_to_dbm(struct ieee80211_hw *hw,\n\t\t\t\t\t  enum wireless_mode wirelessmode,\n\t\t\t\t\t  u8 txpwridx);\nstatic void rtl92ee_phy_set_rf_on(struct ieee80211_hw *hw);\nstatic void rtl92ee_phy_set_io(struct ieee80211_hw *hw);\n\nu32 rtl92ee_phy_query_bb_reg(struct ieee80211_hw *hw, u32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 returnvalue, originalvalue, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x)\\n\", regaddr, bitmask);\n\toriginalvalue = rtl_read_dword(rtlpriv, regaddr);\n\tbitshift = calculate_bit_shift(bitmask);\n\treturnvalue = (originalvalue & bitmask) >> bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"BBR MASK=0x%x Addr[0x%x]=0x%x\\n\",\n\t\tbitmask, regaddr, originalvalue);\n\n\treturn returnvalue;\n}\n\nvoid rtl92ee_phy_set_bb_reg(struct ieee80211_hw *hw, u32 regaddr,\n\t\t\t    u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 originalvalue, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x)\\n\",\n\t\tregaddr, bitmask, data);\n\n\tif (bitmask != MASKDWORD) {\n\t\toriginalvalue = rtl_read_dword(rtlpriv, regaddr);\n\t\tbitshift = calculate_bit_shift(bitmask);\n\t\tdata = ((originalvalue & (~bitmask)) | (data << bitshift));\n\t}\n\n\trtl_write_dword(rtlpriv, regaddr, data);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x)\\n\",\n\t\tregaddr, bitmask, data);\n}\n\nu32 rtl92ee_phy_query_rf_reg(struct ieee80211_hw *hw,\n\t\t\t     enum radio_path rfpath, u32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 original_value, readback_value, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), rfpath(%#x), bitmask(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\toriginal_value = _rtl92ee_phy_rf_serial_read(hw , rfpath, regaddr);\n\tbitshift = calculate_bit_shift(bitmask);\n\treadback_value = (original_value & bitmask) >> bitshift;\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x),rfpath(%#x),bitmask(%#x),original_value(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask, original_value);\n\n\treturn readback_value;\n}\n\nvoid rtl92ee_phy_set_rf_reg(struct ieee80211_hw *hw,\n\t\t\t    enum radio_path rfpath,\n\t\t\t    u32 addr, u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 original_value, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\taddr, bitmask, data, rfpath);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\tif (bitmask != RFREG_OFFSET_MASK) {\n\t\toriginal_value = _rtl92ee_phy_rf_serial_read(hw, rfpath, addr);\n\t\tbitshift = calculate_bit_shift(bitmask);\n\t\tdata = (original_value & (~bitmask)) | (data << bitshift);\n\t}\n\n\t_rtl92ee_phy_rf_serial_write(hw, rfpath, addr, data);\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\taddr, bitmask, data, rfpath);\n}\n\nstatic u32 _rtl92ee_phy_rf_serial_read(struct ieee80211_hw *hw,\n\t\t\t\t       enum radio_path rfpath, u32 offset)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct bb_reg_def *pphyreg = &rtlphy->phyreg_def[rfpath];\n\tu32 newoffset;\n\tu32 tmplong, tmplong2;\n\tu8 rfpi_enable = 0;\n\tu32 retvalue;\n\n\toffset &= 0xff;\n\tnewoffset = offset;\n\tif (RT_CANNOT_IO(hw)) {\n\t\tpr_err(\"return all one\\n\");\n\t\treturn 0xFFFFFFFF;\n\t}\n\ttmplong = rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, MASKDWORD);\n\tif (rfpath == RF90_PATH_A)\n\t\ttmplong2 = tmplong;\n\telse\n\t\ttmplong2 = rtl_get_bbreg(hw, pphyreg->rfhssi_para2, MASKDWORD);\n\ttmplong2 = (tmplong2 & (~BLSSIREADADDRESS)) |\n\t\t   (newoffset << 23) | BLSSIREADEDGE;\n\trtl_set_bbreg(hw, RFPGA0_XA_HSSIPARAMETER2, MASKDWORD,\n\t\t      tmplong & (~BLSSIREADEDGE));\n\trtl_set_bbreg(hw, pphyreg->rfhssi_para2, MASKDWORD, tmplong2);\n\tudelay(20);\n\tif (rfpath == RF90_PATH_A)\n\t\trfpi_enable = (u8)rtl_get_bbreg(hw, RFPGA0_XA_HSSIPARAMETER1,\n\t\t\t\t\t\tBIT(8));\n\telse if (rfpath == RF90_PATH_B)\n\t\trfpi_enable = (u8)rtl_get_bbreg(hw, RFPGA0_XB_HSSIPARAMETER1,\n\t\t\t\t\t\tBIT(8));\n\tif (rfpi_enable)\n\t\tretvalue = rtl_get_bbreg(hw, pphyreg->rf_rbpi,\n\t\t\t\t\t BLSSIREADBACKDATA);\n\telse\n\t\tretvalue = rtl_get_bbreg(hw, pphyreg->rf_rb,\n\t\t\t\t\t BLSSIREADBACKDATA);\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"RFR-%d Addr[0x%x]=0x%x\\n\",\n\t\trfpath, pphyreg->rf_rb, retvalue);\n\treturn retvalue;\n}\n\nstatic void _rtl92ee_phy_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t\t enum radio_path rfpath, u32 offset,\n\t\t\t\t\t u32 data)\n{\n\tu32 data_and_addr;\n\tu32 newoffset;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct bb_reg_def *pphyreg = &rtlphy->phyreg_def[rfpath];\n\n\tif (RT_CANNOT_IO(hw)) {\n\t\tpr_err(\"stop\\n\");\n\t\treturn;\n\t}\n\toffset &= 0xff;\n\tnewoffset = offset;\n\tdata_and_addr = ((newoffset << 20) | (data & 0x000fffff)) & 0x0fffffff;\n\trtl_set_bbreg(hw, pphyreg->rf3wire_offset, MASKDWORD, data_and_addr);\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"RFW-%d Addr[0x%x]=0x%x\\n\", rfpath,\n\t\tpphyreg->rf3wire_offset, data_and_addr);\n}\n\nbool rtl92ee_phy_mac_config(struct ieee80211_hw *hw)\n{\n\treturn _rtl92ee_phy_config_mac_with_headerfile(hw);\n}\n\nbool rtl92ee_phy_bb_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tbool rtstatus = true;\n\tu16 regval;\n\tu32 tmp;\n\tu8 crystal_cap;\n\n\tphy_init_bb_rf_register_def(hw);\n\tregval = rtl_read_word(rtlpriv, REG_SYS_FUNC_EN);\n\trtl_write_word(rtlpriv, REG_SYS_FUNC_EN,\n\t\t       regval | BIT(13) | BIT(0) | BIT(1));\n\n\trtl_write_byte(rtlpriv, REG_RF_CTRL, RF_EN | RF_RSTB | RF_SDMRSTB);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN,\n\t\t       FEN_PPLL | FEN_PCIEA | FEN_DIO_PCIE |\n\t\t       FEN_BB_GLB_RSTN | FEN_BBRSTB);\n\n\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL + 1, 0x80);\n\n\ttmp = rtl_read_dword(rtlpriv, 0x4c);\n\trtl_write_dword(rtlpriv, 0x4c, tmp | BIT(23));\n\n\trtstatus = _rtl92ee_phy_bb8192ee_config_parafile(hw);\n\n\tcrystal_cap = rtlpriv->efuse.eeprom_crystalcap & 0x3F;\n\trtl_set_bbreg(hw, REG_MAC_PHY_CTRL, 0xFFF000,\n\t\t      (crystal_cap | (crystal_cap << 6)));\n\treturn rtstatus;\n}\n\nbool rtl92ee_phy_rf_config(struct ieee80211_hw *hw)\n{\n\treturn rtl92ee_phy_rf6052_config(hw);\n}\n\nstatic bool _check_condition(struct ieee80211_hw *hw,\n\t\t\t     const u32  condition)\n{\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu32 _board = rtlefuse->board_type;  \n\tu32 _interface = rtlhal->interface;\n\tu32 _platform = 0x08; \n\tu32 cond = condition;\n\n\tif (condition == 0xCDCDCDCD)\n\t\treturn true;\n\n\tcond = condition & 0xFF;\n\tif ((_board != cond) && (cond != 0xFF))\n\t\treturn false;\n\n\tcond = condition & 0xFF00;\n\tcond = cond >> 8;\n\tif ((_interface & cond) == 0 && cond != 0x07)\n\t\treturn false;\n\n\tcond = condition & 0xFF0000;\n\tcond = cond >> 16;\n\tif ((_platform & cond) == 0 && cond != 0x0F)\n\t\treturn false;\n\n\treturn true;\n}\n\nstatic void _rtl92ee_config_rf_reg(struct ieee80211_hw *hw, u32 addr, u32 data,\n\t\t\t\t   enum radio_path rfpath, u32 regaddr)\n{\n\tif (addr == 0xfe || addr == 0xffe) {\n\t\tmdelay(50);\n\t} else {\n\t\trtl_set_rfreg(hw, rfpath, regaddr, RFREG_OFFSET_MASK, data);\n\t\tudelay(1);\n\n\t\tif (addr == 0xb6) {\n\t\t\tu32 getvalue;\n\t\t\tu8 count = 0;\n\n\t\t\tgetvalue = rtl_get_rfreg(hw, rfpath, addr, MASKDWORD);\n\t\t\tudelay(1);\n\n\t\t\twhile ((getvalue >> 8) != (data >> 8)) {\n\t\t\t\tcount++;\n\t\t\t\trtl_set_rfreg(hw, rfpath, regaddr,\n\t\t\t\t\t      RFREG_OFFSET_MASK, data);\n\t\t\t\tudelay(1);\n\t\t\t\tgetvalue = rtl_get_rfreg(hw, rfpath, addr,\n\t\t\t\t\t\t\t MASKDWORD);\n\t\t\t\tif (count > 5)\n\t\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (addr == 0xb2) {\n\t\t\tu32 getvalue;\n\t\t\tu8 count = 0;\n\n\t\t\tgetvalue = rtl_get_rfreg(hw, rfpath, addr, MASKDWORD);\n\t\t\tudelay(1);\n\n\t\t\twhile (getvalue != data) {\n\t\t\t\tcount++;\n\t\t\t\trtl_set_rfreg(hw, rfpath, regaddr,\n\t\t\t\t\t      RFREG_OFFSET_MASK, data);\n\t\t\t\tudelay(1);\n\t\t\t\trtl_set_rfreg(hw, rfpath, 0x18,\n\t\t\t\t\t      RFREG_OFFSET_MASK, 0x0fc07);\n\t\t\t\tudelay(1);\n\t\t\t\tgetvalue = rtl_get_rfreg(hw, rfpath, addr,\n\t\t\t\t\t\t\t MASKDWORD);\n\t\t\t\tif (count > 5)\n\t\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n}\n\nstatic void _rtl92ee_config_rf_radio_a(struct ieee80211_hw *hw,\n\t\t\t\t       u32 addr, u32 data)\n{\n\tu32 content = 0x1000;  \n\tu32 maskforphyset = (u32)(content & 0xE000);\n\n\t_rtl92ee_config_rf_reg(hw, addr, data, RF90_PATH_A,\n\t\t\t       addr | maskforphyset);\n}\n\nstatic void _rtl92ee_config_rf_radio_b(struct ieee80211_hw *hw,\n\t\t\t\t       u32 addr, u32 data)\n{\n\tu32 content = 0x1001;  \n\tu32 maskforphyset = (u32)(content & 0xE000);\n\n\t_rtl92ee_config_rf_reg(hw, addr, data, RF90_PATH_B,\n\t\t\t       addr | maskforphyset);\n}\n\nstatic void _rtl92ee_config_bb_reg(struct ieee80211_hw *hw,\n\t\t\t\t   u32 addr, u32 data)\n{\n\tif (addr == 0xfe)\n\t\tmdelay(50);\n\telse if (addr == 0xfd)\n\t\tmdelay(5);\n\telse if (addr == 0xfc)\n\t\tmdelay(1);\n\telse if (addr == 0xfb)\n\t\tudelay(50);\n\telse if (addr == 0xfa)\n\t\tudelay(5);\n\telse if (addr == 0xf9)\n\t\tudelay(1);\n\telse\n\t\trtl_set_bbreg(hw, addr, MASKDWORD , data);\n\n\tudelay(1);\n}\n\nstatic void _rtl92ee_phy_init_tx_power_by_rate(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\tu8 band = BAND_ON_2_4G, rf = 0, txnum = 0, sec = 0;\n\n\tfor (; band <= BAND_ON_5G; ++band)\n\t\tfor (; rf < TX_PWR_BY_RATE_NUM_RF; ++rf)\n\t\t\tfor (; txnum < TX_PWR_BY_RATE_NUM_RF; ++txnum)\n\t\t\t\tfor (; sec < TX_PWR_BY_RATE_NUM_SECTION; ++sec)\n\t\t\t\t\trtlphy->tx_power_by_rate_offset\n\t\t\t\t\t     [band][rf][txnum][sec] = 0;\n}\n\nstatic void _rtl92ee_phy_set_txpower_by_rate_base(struct ieee80211_hw *hw,\n\t\t\t\t\t\t  u8 band, u8 path,\n\t\t\t\t\t\t  u8 rate_section, u8 txnum,\n\t\t\t\t\t\t  u8 value)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\tif (path > RF90_PATH_D) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Invalid Rf Path %d\\n\", path);\n\t\treturn;\n\t}\n\n\tif (band == BAND_ON_2_4G) {\n\t\tswitch (rate_section) {\n\t\tcase CCK:\n\t\t\trtlphy->txpwr_by_rate_base_24g[path][txnum][0] = value;\n\t\t\tbreak;\n\t\tcase OFDM:\n\t\t\trtlphy->txpwr_by_rate_base_24g[path][txnum][1] = value;\n\t\t\tbreak;\n\t\tcase HT_MCS0_MCS7:\n\t\t\trtlphy->txpwr_by_rate_base_24g[path][txnum][2] = value;\n\t\t\tbreak;\n\t\tcase HT_MCS8_MCS15:\n\t\t\trtlphy->txpwr_by_rate_base_24g[path][txnum][3] = value;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\t\"Invalid RateSection %d in 2.4G,Rf %d,%dTx\\n\",\n\t\t\t\trate_section, path, txnum);\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Invalid Band %d\\n\", band);\n\t}\n}\n\nstatic u8 _rtl92ee_phy_get_txpower_by_rate_base(struct ieee80211_hw *hw,\n\t\t\t\t\t\tu8 band, u8 path, u8 txnum,\n\t\t\t\t\t\tu8 rate_section)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu8 value = 0;\n\n\tif (path > RF90_PATH_D) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Invalid Rf Path %d\\n\", path);\n\t\treturn 0;\n\t}\n\n\tif (band == BAND_ON_2_4G) {\n\t\tswitch (rate_section) {\n\t\tcase CCK:\n\t\t\tvalue = rtlphy->txpwr_by_rate_base_24g[path][txnum][0];\n\t\t\tbreak;\n\t\tcase OFDM:\n\t\t\tvalue = rtlphy->txpwr_by_rate_base_24g[path][txnum][1];\n\t\t\tbreak;\n\t\tcase HT_MCS0_MCS7:\n\t\t\tvalue = rtlphy->txpwr_by_rate_base_24g[path][txnum][2];\n\t\t\tbreak;\n\t\tcase HT_MCS8_MCS15:\n\t\t\tvalue = rtlphy->txpwr_by_rate_base_24g[path][txnum][3];\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\t\"Invalid RateSection %d in 2.4G,Rf %d,%dTx\\n\",\n\t\t\t\trate_section, path, txnum);\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Invalid Band %d()\\n\", band);\n\t}\n\treturn value;\n}\n\nstatic void _rtl92ee_phy_store_txpower_by_rate_base(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu16 raw = 0;\n\tu8 base = 0, path = 0;\n\n\tfor (path = RF90_PATH_A; path <= RF90_PATH_B; ++path) {\n\t\tif (path == RF90_PATH_A) {\n\t\t\traw = (u16)(rtlphy->tx_power_by_rate_offset\n\t\t\t\t    [BAND_ON_2_4G][path][RF_1TX][3] >> 24) &\n\t\t\t\t    0xFF;\n\t\t\tbase = (raw >> 4) * 10 + (raw & 0xF);\n\t\t\t_rtl92ee_phy_set_txpower_by_rate_base(hw, BAND_ON_2_4G,\n\t\t\t\t\t\t\t      path, CCK, RF_1TX,\n\t\t\t\t\t\t\t      base);\n\t\t} else if (path == RF90_PATH_B) {\n\t\t\traw = (u16)(rtlphy->tx_power_by_rate_offset\n\t\t\t\t    [BAND_ON_2_4G][path][RF_1TX][3] >> 0) &\n\t\t\t\t    0xFF;\n\t\t\tbase = (raw >> 4) * 10 + (raw & 0xF);\n\t\t\t_rtl92ee_phy_set_txpower_by_rate_base(hw, BAND_ON_2_4G,\n\t\t\t\t\t\t\t      path, CCK, RF_1TX,\n\t\t\t\t\t\t\t      base);\n\t\t}\n\t\traw = (u16)(rtlphy->tx_power_by_rate_offset\n\t\t\t    [BAND_ON_2_4G][path][RF_1TX][1] >> 24) & 0xFF;\n\t\tbase = (raw >> 4) * 10 + (raw & 0xF);\n\t\t_rtl92ee_phy_set_txpower_by_rate_base(hw, BAND_ON_2_4G, path,\n\t\t\t\t\t\t      OFDM, RF_1TX, base);\n\n\t\traw = (u16)(rtlphy->tx_power_by_rate_offset\n\t\t\t    [BAND_ON_2_4G][path][RF_1TX][5] >> 24) & 0xFF;\n\t\tbase = (raw >> 4) * 10 + (raw & 0xF);\n\t\t_rtl92ee_phy_set_txpower_by_rate_base(hw, BAND_ON_2_4G, path,\n\t\t\t\t\t\t      HT_MCS0_MCS7, RF_1TX,\n\t\t\t\t\t\t      base);\n\n\t\traw = (u16)(rtlphy->tx_power_by_rate_offset\n\t\t\t    [BAND_ON_2_4G][path][RF_2TX][7] >> 24) & 0xFF;\n\t\tbase = (raw >> 4) * 10 + (raw & 0xF);\n\t\t_rtl92ee_phy_set_txpower_by_rate_base(hw, BAND_ON_2_4G, path,\n\t\t\t\t\t\t      HT_MCS8_MCS15, RF_2TX,\n\t\t\t\t\t\t      base);\n\t}\n}\n\nstatic void _phy_convert_txpower_dbm_to_relative_value(u32 *data, u8 start,\n\t\t\t\t\t\t       u8 end, u8 base)\n{\n\ts8 i = 0;\n\tu8 tmp = 0;\n\tu32 temp_data = 0;\n\n\tfor (i = 3; i >= 0; --i) {\n\t\tif (i >= start && i <= end) {\n\t\t\t \n\t\t\ttmp = (u8)(*data >> (i * 8)) & 0xF;\n\t\t\ttmp += ((u8)((*data >> (i * 8 + 4)) & 0xF)) * 10;\n\n\t\t\t \n\t\t\ttmp = (tmp > base) ? tmp - base : base - tmp;\n\t\t} else {\n\t\t\ttmp = (u8)(*data >> (i * 8)) & 0xFF;\n\t\t}\n\t\ttemp_data <<= 8;\n\t\ttemp_data |= tmp;\n\t}\n\t*data = temp_data;\n}\n\nstatic void phy_convert_txpwr_dbm_to_rel_val(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu8 base = 0, rf = 0, band = BAND_ON_2_4G;\n\n\tfor (rf = RF90_PATH_A; rf <= RF90_PATH_B; ++rf) {\n\t\tif (rf == RF90_PATH_A) {\n\t\t\tbase = _rtl92ee_phy_get_txpower_by_rate_base(hw, band,\n\t\t\t\t\t\t\t\t     rf, RF_1TX,\n\t\t\t\t\t\t\t\t     CCK);\n\t\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t\t&rtlphy->tx_power_by_rate_offset\n\t\t\t\t[band][rf][RF_1TX][2],\n\t\t\t\t1, 1, base);\n\t\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t\t&rtlphy->tx_power_by_rate_offset\n\t\t\t\t[band][rf][RF_1TX][3],\n\t\t\t\t1, 3, base);\n\t\t} else if (rf == RF90_PATH_B) {\n\t\t\tbase = _rtl92ee_phy_get_txpower_by_rate_base(hw, band,\n\t\t\t\t\t\t\t\t     rf, RF_1TX,\n\t\t\t\t\t\t\t\t     CCK);\n\t\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t\t&rtlphy->tx_power_by_rate_offset\n\t\t\t\t[band][rf][RF_1TX][3],\n\t\t\t\t0, 0, base);\n\t\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t\t&rtlphy->tx_power_by_rate_offset\n\t\t\t\t[band][rf][RF_1TX][2],\n\t\t\t\t1, 3, base);\n\t\t}\n\t\tbase = _rtl92ee_phy_get_txpower_by_rate_base(hw, band, rf,\n\t\t\t\t\t\t\t     RF_1TX, OFDM);\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_1TX][0],\n\t\t\t0, 3, base);\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_1TX][1],\n\t\t\t0, 3, base);\n\n\t\tbase = _rtl92ee_phy_get_txpower_by_rate_base(hw, band, rf,\n\t\t\t\t\t\t\t     RF_1TX,\n\t\t\t\t\t\t\t     HT_MCS0_MCS7);\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_1TX][4],\n\t\t\t0, 3, base);\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_1TX][5],\n\t\t\t0, 3, base);\n\n\t\tbase = _rtl92ee_phy_get_txpower_by_rate_base(hw, band, rf,\n\t\t\t\t\t\t\t     RF_2TX,\n\t\t\t\t\t\t\t     HT_MCS8_MCS15);\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_2TX][6],\n\t\t\t0, 3, base);\n\n\t\t_phy_convert_txpower_dbm_to_relative_value(\n\t\t\t&rtlphy->tx_power_by_rate_offset[band][rf][RF_2TX][7],\n\t\t\t0, 3, base);\n\t}\n\n\trtl_dbg(rtlpriv, COMP_POWER, DBG_TRACE,\n\t\t\"<==%s\\n\", __func__);\n}\n\nstatic void _rtl92ee_phy_txpower_by_rate_configuration(struct ieee80211_hw *hw)\n{\n\t_rtl92ee_phy_store_txpower_by_rate_base(hw);\n\tphy_convert_txpwr_dbm_to_rel_val(hw);\n}\n\nstatic bool _rtl92ee_phy_bb8192ee_config_parafile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tbool rtstatus;\n\n\trtstatus = phy_config_bb_with_hdr_file(hw, BASEBAND_CONFIG_PHY_REG);\n\tif (!rtstatus) {\n\t\tpr_err(\"Write BB Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\n\t_rtl92ee_phy_init_tx_power_by_rate(hw);\n\tif (!rtlefuse->autoload_failflag) {\n\t\trtlphy->pwrgroup_cnt = 0;\n\t\trtstatus =\n\t\t  phy_config_bb_with_pghdrfile(hw, BASEBAND_CONFIG_PHY_REG);\n\t}\n\t_rtl92ee_phy_txpower_by_rate_configuration(hw);\n\tif (!rtstatus) {\n\t\tpr_err(\"BB_PG Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\trtstatus = phy_config_bb_with_hdr_file(hw, BASEBAND_CONFIG_AGC_TAB);\n\tif (!rtstatus) {\n\t\tpr_err(\"AGC Table Fail\\n\");\n\t\treturn false;\n\t}\n\trtlphy->cck_high_power = (bool)(rtl_get_bbreg(hw,\n\t\t\t\t\t\t      RFPGA0_XA_HSSIPARAMETER2,\n\t\t\t\t\t\t      0x200));\n\n\treturn true;\n}\n\nstatic bool _rtl92ee_phy_config_mac_with_headerfile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\tu32 arraylength;\n\tu32 *ptrarray;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Read Rtl8192EMACPHY_Array\\n\");\n\tarraylength = RTL8192EE_MAC_ARRAY_LEN;\n\tptrarray = RTL8192EE_MAC_ARRAY;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"Img:RTL8192EE_MAC_ARRAY LEN %d\\n\", arraylength);\n\tfor (i = 0; i < arraylength; i = i + 2)\n\t\trtl_write_byte(rtlpriv, ptrarray[i], (u8)ptrarray[i + 1]);\n\treturn true;\n}\n\n#define READ_NEXT_PAIR(v1, v2, i) \\\n\tdo { \\\n\t\ti += 2; \\\n\t\tv1 = array[i]; \\\n\t\tv2 = array[i+1]; \\\n\t} while (0)\n\nstatic bool phy_config_bb_with_hdr_file(struct ieee80211_hw *hw,\n\t\t\t\t\tu8 configtype)\n{\n\tint i;\n\tu32 *array;\n\tu16 len;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 v1 = 0, v2 = 0;\n\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tlen = RTL8192EE_PHY_REG_ARRAY_LEN;\n\t\tarray = RTL8192EE_PHY_REG_ARRAY;\n\n\t\tfor (i = 0; i < len; i = i + 2) {\n\t\t\tv1 = array[i];\n\t\t\tv2 = array[i+1];\n\t\t\tif (v1 < 0xcdcdcdcd) {\n\t\t\t\t_rtl92ee_config_bb_reg(hw, v1, v2);\n\t\t\t} else { \n\t\t\t\t \n\t\t\t\tif (i >= len - 2)\n\t\t\t\t\tbreak;\n\n\t\t\t\tif (!_check_condition(hw , array[i])) {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\t\t\t\t\ti -= 2;  \n\t\t\t\t} else {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\t_rtl92ee_config_bb_reg(hw, v1,\n\t\t\t\t\t\t\t\t       v2);\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\n\t\t\t\t\twhile (v2 != 0xDEAD && i < len - 2)\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t} else if (configtype == BASEBAND_CONFIG_AGC_TAB) {\n\t\tlen = RTL8192EE_AGC_TAB_ARRAY_LEN;\n\t\tarray = RTL8192EE_AGC_TAB_ARRAY;\n\n\t\tfor (i = 0; i < len; i = i + 2) {\n\t\t\tv1 = array[i];\n\t\t\tv2 = array[i+1];\n\t\t\tif (v1 < 0xCDCDCDCD) {\n\t\t\t\trtl_set_bbreg(hw, array[i], MASKDWORD,\n\t\t\t\t\t      array[i + 1]);\n\t\t\t\tudelay(1);\n\t\t\t\tcontinue;\n\t\t    } else{ \n\t\t\t   \n\t\t\t\tif (i >= len - 2)\n\t\t\t\t\tbreak;\n\n\t\t\t\tif (!_check_condition(hw , array[i])) {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD &&\n\t\t\t\t\t       i < len - 2) {\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\t\t\t\t\ti -= 2;  \n\t\t\t\t} else {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD &&\n\t\t\t\t\t       i < len - 2) {\n\t\t\t\t\t\trtl_set_bbreg(hw,\n\t\t\t\t\t\t\t      array[i],\n\t\t\t\t\t\t\t      MASKDWORD,\n\t\t\t\t\t\t\t      array[i + 1]);\n\t\t\t\t\t\tudelay(1);\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1 , v2 , i);\n\t\t\t\t\t}\n\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       i < len - 2) {\n\t\t\t\t\t\tREAD_NEXT_PAIR(v1 , v2 , i);\n\t\t\t\t\t}\n\t\t\t\t}\n\t\t\t}\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"The agctab_array_table[0] is %x Rtl818EEPHY_REGArray[1] is %x\\n\",\n\t\t\t\tarray[i],\n\t\t\t\tarray[i + 1]);\n\t\t}\n\t}\n\treturn true;\n}\n\nstatic u8 _rtl92ee_get_rate_section_index(u32 regaddr)\n{\n\tu8 index = 0;\n\n\tswitch (regaddr) {\n\tcase RTXAGC_A_RATE18_06:\n\tcase RTXAGC_B_RATE18_06:\n\t\tindex = 0;\n\t\tbreak;\n\tcase RTXAGC_A_RATE54_24:\n\tcase RTXAGC_B_RATE54_24:\n\t\tindex = 1;\n\t\tbreak;\n\tcase RTXAGC_A_CCK1_MCS32:\n\tcase RTXAGC_B_CCK1_55_MCS32:\n\t\tindex = 2;\n\t\tbreak;\n\tcase RTXAGC_B_CCK11_A_CCK2_11:\n\t\tindex = 3;\n\t\tbreak;\n\tcase RTXAGC_A_MCS03_MCS00:\n\tcase RTXAGC_B_MCS03_MCS00:\n\t\tindex = 4;\n\t\tbreak;\n\tcase RTXAGC_A_MCS07_MCS04:\n\tcase RTXAGC_B_MCS07_MCS04:\n\t\tindex = 5;\n\t\tbreak;\n\tcase RTXAGC_A_MCS11_MCS08:\n\tcase RTXAGC_B_MCS11_MCS08:\n\t\tindex = 6;\n\t\tbreak;\n\tcase RTXAGC_A_MCS15_MCS12:\n\tcase RTXAGC_B_MCS15_MCS12:\n\t\tindex = 7;\n\t\tbreak;\n\tdefault:\n\t\tregaddr &= 0xFFF;\n\t\tif (regaddr >= 0xC20 && regaddr <= 0xC4C)\n\t\t\tindex = (u8)((regaddr - 0xC20) / 4);\n\t\telse if (regaddr >= 0xE20 && regaddr <= 0xE4C)\n\t\t\tindex = (u8)((regaddr - 0xE20) / 4);\n\t\tbreak;\n\t}\n\treturn index;\n}\n\nstatic void _rtl92ee_store_tx_power_by_rate(struct ieee80211_hw *hw,\n\t\t\t\t\t    enum band_type band,\n\t\t\t\t\t    enum radio_path rfpath,\n\t\t\t\t\t    u32 txnum, u32 regaddr,\n\t\t\t\t\t    u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu8 section = _rtl92ee_get_rate_section_index(regaddr);\n\n\tif (band != BAND_ON_2_4G && band != BAND_ON_5G) {\n\t\trtl_dbg(rtlpriv, FPHY, PHY_TXPWR, \"Invalid Band %d\\n\", band);\n\t\treturn;\n\t}\n\n\tif (rfpath > MAX_RF_PATH - 1) {\n\t\trtl_dbg(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\"Invalid RfPath %d\\n\", rfpath);\n\t\treturn;\n\t}\n\tif (txnum > MAX_RF_PATH - 1) {\n\t\trtl_dbg(rtlpriv, FPHY, PHY_TXPWR, \"Invalid TxNum %d\\n\", txnum);\n\t\treturn;\n\t}\n\n\trtlphy->tx_power_by_rate_offset[band][rfpath][txnum][section] = data;\n}\n\nstatic bool phy_config_bb_with_pghdrfile(struct ieee80211_hw *hw,\n\t\t\t\t\t u8 configtype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tint i;\n\tu32 *phy_regarray_table_pg;\n\tu16 phy_regarray_pg_len;\n\tu32 v1 = 0, v2 = 0, v3 = 0, v4 = 0, v5 = 0, v6 = 0;\n\n\tphy_regarray_pg_len = RTL8192EE_PHY_REG_ARRAY_PG_LEN;\n\tphy_regarray_table_pg = RTL8192EE_PHY_REG_ARRAY_PG;\n\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tfor (i = 0; i < phy_regarray_pg_len; i = i + 6) {\n\t\t\tv1 = phy_regarray_table_pg[i];\n\t\t\tv2 = phy_regarray_table_pg[i+1];\n\t\t\tv3 = phy_regarray_table_pg[i+2];\n\t\t\tv4 = phy_regarray_table_pg[i+3];\n\t\t\tv5 = phy_regarray_table_pg[i+4];\n\t\t\tv6 = phy_regarray_table_pg[i+5];\n\n\t\t\tif (v1 < 0xcdcdcdcd) {\n\t\t\t\t_rtl92ee_store_tx_power_by_rate(hw, v1, v2, v3,\n\t\t\t\t\t\t\t\tv4, v5, v6);\n\t\t\t\tcontinue;\n\t\t\t}\n\t\t}\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_SEND, DBG_TRACE,\n\t\t\t\"configtype != BaseBand_Config_PHY_REG\\n\");\n\t}\n\treturn true;\n}\n\n#define READ_NEXT_RF_PAIR(v1, v2, i) \\\n\tdo { \\\n\t\ti += 2; \\\n\t\tv1 = array[i]; \\\n\t\tv2 = array[i+1]; \\\n\t} while (0)\n\nbool rtl92ee_phy_config_rf_with_headerfile(struct ieee80211_hw  *hw,\n\t\t\t\t\t   enum radio_path rfpath)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tint i;\n\tu32 *array;\n\tu16 len;\n\tu32 v1 = 0, v2 = 0;\n\n\tswitch (rfpath) {\n\tcase RF90_PATH_A:\n\t\tlen = RTL8192EE_RADIOA_ARRAY_LEN;\n\t\tarray = RTL8192EE_RADIOA_ARRAY;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Radio_A:RTL8192EE_RADIOA_ARRAY %d\\n\", len);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Radio No %x\\n\", rfpath);\n\t\tfor (i = 0; i < len; i = i + 2) {\n\t\t\tv1 = array[i];\n\t\t\tv2 = array[i+1];\n\t\t\tif (v1 < 0xcdcdcdcd) {\n\t\t\t\t_rtl92ee_config_rf_radio_a(hw, v1, v2);\n\t\t\t\tcontinue;\n\t\t\t} else { \n\t\t\t\t \n\t\t\t\tif (i >= len - 2)\n\t\t\t\t\tbreak;\n\n\t\t\t\tif (!_check_condition(hw , array[i])) {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\t\t\t\t\ti -= 2;  \n\t\t\t\t} else {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\t_rtl92ee_config_rf_radio_a(hw,\n\t\t\t\t\t\t\t\t\t   v1,\n\t\t\t\t\t\t\t\t\t   v2);\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\n\t\t\t\t\twhile (v2 != 0xDEAD && i < len - 2)\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t\tbreak;\n\n\tcase RF90_PATH_B:\n\t\tlen = RTL8192EE_RADIOB_ARRAY_LEN;\n\t\tarray = RTL8192EE_RADIOB_ARRAY;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Radio_A:RTL8192EE_RADIOB_ARRAY %d\\n\", len);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Radio No %x\\n\", rfpath);\n\t\tfor (i = 0; i < len; i = i + 2) {\n\t\t\tv1 = array[i];\n\t\t\tv2 = array[i+1];\n\t\t\tif (v1 < 0xcdcdcdcd) {\n\t\t\t\t_rtl92ee_config_rf_radio_b(hw, v1, v2);\n\t\t\t\tcontinue;\n\t\t\t} else { \n\t\t\t\t \n\t\t\t\tif (i >= len - 2)\n\t\t\t\t\tbreak;\n\n\t\t\t\tif (!_check_condition(hw , array[i])) {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\t\t\t\t\ti -= 2;  \n\t\t\t\t} else {\n\t\t\t\t\t \n\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\twhile (v2 != 0xDEAD &&\n\t\t\t\t\t       v2 != 0xCDEF &&\n\t\t\t\t\t       v2 != 0xCDCD && i < len - 2) {\n\t\t\t\t\t\t_rtl92ee_config_rf_radio_b(hw,\n\t\t\t\t\t\t\t\t\t   v1,\n\t\t\t\t\t\t\t\t\t   v2);\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t\t}\n\n\t\t\t\t\twhile (v2 != 0xDEAD && i < len - 2)\n\t\t\t\t\t\tREAD_NEXT_RF_PAIR(v1, v2, i);\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t\tbreak;\n\tcase RF90_PATH_C:\n\tcase RF90_PATH_D:\n\t\tbreak;\n\t}\n\treturn true;\n}\n\nvoid rtl92ee_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\trtlphy->default_initialgain[0] =\n\t\t(u8)rtl_get_bbreg(hw, ROFDM0_XAAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[1] =\n\t\t(u8)rtl_get_bbreg(hw, ROFDM0_XBAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[2] =\n\t\t(u8)rtl_get_bbreg(hw, ROFDM0_XCAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[3] =\n\t\t(u8)rtl_get_bbreg(hw, ROFDM0_XDAGCCORE1, MASKBYTE0);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default initial gain (c50=0x%x, c58=0x%x, c60=0x%x, c68=0x%x\\n\",\n\t\trtlphy->default_initialgain[0],\n\t\trtlphy->default_initialgain[1],\n\t\trtlphy->default_initialgain[2],\n\t\trtlphy->default_initialgain[3]);\n\n\trtlphy->framesync = (u8)rtl_get_bbreg(hw,\n\t\t\t\t\t      ROFDM0_RXDETECTOR3, MASKBYTE0);\n\trtlphy->framesync_c34 = rtl_get_bbreg(hw,\n\t\t\t\t\t      ROFDM0_RXDETECTOR2, MASKDWORD);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default framesync (0x%x) = 0x%x\\n\",\n\t\tROFDM0_RXDETECTOR3, rtlphy->framesync);\n}\n\nstatic void phy_init_bb_rf_register_def(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfs = RFPGA0_XAB_RFINTERFACESW;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfs = RFPGA0_XAB_RFINTERFACESW;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfo = RFPGA0_XA_RFINTERFACEOE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfo = RFPGA0_XB_RFINTERFACEOE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfintfe = RFPGA0_XA_RFINTERFACEOE;\n\trtlphy->phyreg_def[RF90_PATH_B].rfintfe = RFPGA0_XB_RFINTERFACEOE;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf3wire_offset =\n\t\t\t\t\t\t\tRFPGA0_XA_LSSIPARAMETER;\n\trtlphy->phyreg_def[RF90_PATH_B].rf3wire_offset =\n\t\t\t\t\t\t\tRFPGA0_XB_LSSIPARAMETER;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rfhssi_para2 = RFPGA0_XA_HSSIPARAMETER2;\n\trtlphy->phyreg_def[RF90_PATH_B].rfhssi_para2 = RFPGA0_XB_HSSIPARAMETER2;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf_rb = RFPGA0_XA_LSSIREADBACK;\n\trtlphy->phyreg_def[RF90_PATH_B].rf_rb = RFPGA0_XB_LSSIREADBACK;\n\n\trtlphy->phyreg_def[RF90_PATH_A].rf_rbpi = TRANSCEIVEA_HSPI_READBACK;\n\trtlphy->phyreg_def[RF90_PATH_B].rf_rbpi = TRANSCEIVEB_HSPI_READBACK;\n}\n\nvoid rtl92ee_phy_get_txpower_level(struct ieee80211_hw *hw, long *powerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu8 txpwr_level;\n\tlong txpwr_dbm;\n\n\ttxpwr_level = rtlphy->cur_cck_txpwridx;\n\ttxpwr_dbm = _rtl92ee_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_B,\n\t\t\t\t\t\t  txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx;\n\tif (_rtl92ee_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_G, txpwr_level) >\n\t    txpwr_dbm)\n\t\ttxpwr_dbm = _rtl92ee_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_G,\n\t\t\t\t\t\t\t  txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx;\n\tif (_rtl92ee_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_N_24G,\n\t\t\t\t\t  txpwr_level) > txpwr_dbm)\n\t\ttxpwr_dbm = _rtl92ee_phy_txpwr_idx_to_dbm(hw,\n\t\t\t\t\t\t\t  WIRELESS_MODE_N_24G,\n\t\t\t\t\t\t\t  txpwr_level);\n\t*powerlevel = txpwr_dbm;\n}\n\nstatic u8 _rtl92ee_phy_get_ratesection_intxpower_byrate(enum radio_path path,\n\t\t\t\t\t\t\tu8 rate)\n{\n\tu8 rate_section = 0;\n\n\tswitch (rate) {\n\tcase DESC92C_RATE1M:\n\t\trate_section = 2;\n\t\tbreak;\n\tcase DESC92C_RATE2M:\n\tcase DESC92C_RATE5_5M:\n\t\tif (path == RF90_PATH_A)\n\t\t\trate_section = 3;\n\t\telse if (path == RF90_PATH_B)\n\t\t\trate_section = 2;\n\t\tbreak;\n\tcase DESC92C_RATE11M:\n\t\trate_section = 3;\n\t\tbreak;\n\tcase DESC92C_RATE6M:\n\tcase DESC92C_RATE9M:\n\tcase DESC92C_RATE12M:\n\tcase DESC92C_RATE18M:\n\t\trate_section = 0;\n\t\tbreak;\n\tcase DESC92C_RATE24M:\n\tcase DESC92C_RATE36M:\n\tcase DESC92C_RATE48M:\n\tcase DESC92C_RATE54M:\n\t\trate_section = 1;\n\t\tbreak;\n\tcase DESC92C_RATEMCS0:\n\tcase DESC92C_RATEMCS1:\n\tcase DESC92C_RATEMCS2:\n\tcase DESC92C_RATEMCS3:\n\t\trate_section = 4;\n\t\tbreak;\n\tcase DESC92C_RATEMCS4:\n\tcase DESC92C_RATEMCS5:\n\tcase DESC92C_RATEMCS6:\n\tcase DESC92C_RATEMCS7:\n\t\trate_section = 5;\n\t\tbreak;\n\tcase DESC92C_RATEMCS8:\n\tcase DESC92C_RATEMCS9:\n\tcase DESC92C_RATEMCS10:\n\tcase DESC92C_RATEMCS11:\n\t\trate_section = 6;\n\t\tbreak;\n\tcase DESC92C_RATEMCS12:\n\tcase DESC92C_RATEMCS13:\n\tcase DESC92C_RATEMCS14:\n\tcase DESC92C_RATEMCS15:\n\t\trate_section = 7;\n\t\tbreak;\n\tdefault:\n\t\tWARN_ONCE(true, \"rtl8192ee: Rate_Section is Illegal\\n\");\n\t\tbreak;\n\t}\n\treturn rate_section;\n}\n\nstatic u8 _rtl92ee_get_txpower_by_rate(struct ieee80211_hw *hw,\n\t\t\t\t       enum band_type band,\n\t\t\t\t       enum radio_path rf, u8 rate)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu8 shift = 0, sec, tx_num;\n\ts8 diff = 0;\n\n\tsec = _rtl92ee_phy_get_ratesection_intxpower_byrate(rf, rate);\n\ttx_num = RF_TX_NUM_NONIMPLEMENT;\n\n\tif (tx_num == RF_TX_NUM_NONIMPLEMENT) {\n\t\tif ((rate >= DESC92C_RATEMCS8 && rate <= DESC92C_RATEMCS15))\n\t\t\ttx_num = RF_2TX;\n\t\telse\n\t\t\ttx_num = RF_1TX;\n\t}\n\n\tswitch (rate) {\n\tcase DESC92C_RATE1M:\n\tcase DESC92C_RATE6M:\n\tcase DESC92C_RATE24M:\n\tcase DESC92C_RATEMCS0:\n\tcase DESC92C_RATEMCS4:\n\tcase DESC92C_RATEMCS8:\n\tcase DESC92C_RATEMCS12:\n\t\tshift = 0;\n\t\tbreak;\n\tcase DESC92C_RATE2M:\n\tcase DESC92C_RATE9M:\n\tcase DESC92C_RATE36M:\n\tcase DESC92C_RATEMCS1:\n\tcase DESC92C_RATEMCS5:\n\tcase DESC92C_RATEMCS9:\n\tcase DESC92C_RATEMCS13:\n\t\tshift = 8;\n\t\tbreak;\n\tcase DESC92C_RATE5_5M:\n\tcase DESC92C_RATE12M:\n\tcase DESC92C_RATE48M:\n\tcase DESC92C_RATEMCS2:\n\tcase DESC92C_RATEMCS6:\n\tcase DESC92C_RATEMCS10:\n\tcase DESC92C_RATEMCS14:\n\t\tshift = 16;\n\t\tbreak;\n\tcase DESC92C_RATE11M:\n\tcase DESC92C_RATE18M:\n\tcase DESC92C_RATE54M:\n\tcase DESC92C_RATEMCS3:\n\tcase DESC92C_RATEMCS7:\n\tcase DESC92C_RATEMCS11:\n\tcase DESC92C_RATEMCS15:\n\t\tshift = 24;\n\t\tbreak;\n\tdefault:\n\t\tWARN_ONCE(true, \"rtl8192ee: Rate_Section is Illegal\\n\");\n\t\tbreak;\n\t}\n\n\tdiff = (u8)(rtlphy->tx_power_by_rate_offset[band][rf][tx_num][sec] >>\n\t\t    shift) & 0xff;\n\n\treturn\tdiff;\n}\n\nstatic u8 _rtl92ee_get_txpower_index(struct ieee80211_hw *hw,\n\t\t\t\t     enum radio_path rfpath, u8 rate,\n\t\t\t\t     u8 bw, u8 channel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtlpriv);\n\tu8 index = (channel - 1);\n\tu8 tx_power = 0;\n\tu8 diff = 0;\n\n\tif (channel < 1 || channel > 14) {\n\t\tindex = 0;\n\t\trtl_dbg(rtlpriv, COMP_POWER_TRACKING, DBG_DMESG,\n\t\t\t\"Illegal channel!!\\n\");\n\t}\n\n\tif (IS_CCK_RATE((s8)rate))\n\t\ttx_power = rtlefuse->txpwrlevel_cck[rfpath][index];\n\telse if (DESC92C_RATE6M <= rate)\n\t\ttx_power = rtlefuse->txpwrlevel_ht40_1s[rfpath][index];\n\n\t \n\tif (DESC92C_RATE6M <= rate && rate <= DESC92C_RATE54M &&\n\t    !IS_CCK_RATE((s8)rate))\n\t\ttx_power += rtlefuse->txpwr_legacyhtdiff[rfpath][TX_1S];\n\n\t \n\tif (bw == HT_CHANNEL_WIDTH_20) {\n\t\tif (DESC92C_RATEMCS0 <= rate && rate <= DESC92C_RATEMCS15)\n\t\t\ttx_power += rtlefuse->txpwr_ht20diff[rfpath][TX_1S];\n\t\tif (DESC92C_RATEMCS8 <= rate && rate <= DESC92C_RATEMCS15)\n\t\t\ttx_power += rtlefuse->txpwr_ht20diff[rfpath][TX_2S];\n\t} else if (bw == HT_CHANNEL_WIDTH_20_40) { \n\t\tif (DESC92C_RATEMCS0 <= rate && rate <= DESC92C_RATEMCS15)\n\t\t\ttx_power += rtlefuse->txpwr_ht40diff[rfpath][TX_1S];\n\t\tif (DESC92C_RATEMCS8 <= rate && rate <= DESC92C_RATEMCS15)\n\t\t\ttx_power += rtlefuse->txpwr_ht40diff[rfpath][TX_2S];\n\t}\n\n\tif (rtlefuse->eeprom_regulatory != 2)\n\t\tdiff = _rtl92ee_get_txpower_by_rate(hw, BAND_ON_2_4G,\n\t\t\t\t\t\t    rfpath, rate);\n\n\ttx_power += diff;\n\n\tif (tx_power > MAX_POWER_INDEX)\n\t\ttx_power = MAX_POWER_INDEX;\n\n\treturn tx_power;\n}\n\nstatic void _rtl92ee_set_txpower_index(struct ieee80211_hw *hw, u8 pwr_idx,\n\t\t\t\t       enum radio_path rfpath, u8 rate)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rfpath == RF90_PATH_A) {\n\t\tswitch (rate) {\n\t\tcase DESC92C_RATE1M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_CCK1_MCS32, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE2M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE5_5M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE11M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE6M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE18_06, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE9M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE18_06, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE12M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE18_06, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE18M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE18_06, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE24M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE54_24, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE36M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE54_24, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE48M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE54_24, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE54M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_RATE54_24, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS0:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS03_MCS00, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS1:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS03_MCS00, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS2:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS03_MCS00, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS3:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS03_MCS00, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS4:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS07_MCS04, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS5:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS07_MCS04, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS6:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS07_MCS04, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS7:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS07_MCS04, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS8:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS11_MCS08, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS9:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS11_MCS08, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS10:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS11_MCS08, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS11:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS11_MCS08, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS12:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS15_MCS12, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS13:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS15_MCS12, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS14:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS15_MCS12, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS15:\n\t\t\trtl_set_bbreg(hw, RTXAGC_A_MCS15_MCS12, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_LOUD,\n\t\t\t\t\"Invalid Rate!!\\n\");\n\t\t\tbreak;\n\t\t}\n\t} else if (rfpath == RF90_PATH_B) {\n\t\tswitch (rate) {\n\t\tcase DESC92C_RATE1M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK1_55_MCS32, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE2M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK1_55_MCS32, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE5_5M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK1_55_MCS32, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE11M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE6M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE18_06, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE9M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE18_06, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE12M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE18_06, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE18M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE18_06, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE24M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE54_24, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE36M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE54_24, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE48M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE54_24, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATE54M:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_RATE54_24, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS0:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS03_MCS00, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS1:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS03_MCS00, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS2:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS03_MCS00, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS3:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS03_MCS00, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS4:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS07_MCS04, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS5:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS07_MCS04, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS6:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS07_MCS04, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS7:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS07_MCS04, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS8:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS11_MCS08, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS9:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS11_MCS08, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS10:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS11_MCS08, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS11:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS11_MCS08, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS12:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS15_MCS12, MASKBYTE0,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS13:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS15_MCS12, MASKBYTE1,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS14:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS15_MCS12, MASKBYTE2,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tcase DESC92C_RATEMCS15:\n\t\t\trtl_set_bbreg(hw, RTXAGC_B_MCS15_MCS12, MASKBYTE3,\n\t\t\t\t      pwr_idx);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_LOUD,\n\t\t\t\t\"Invalid Rate!!\\n\");\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_LOUD, \"Invalid RFPath!!\\n\");\n\t}\n}\n\nstatic void phy_set_txpower_index_by_rate_array(struct ieee80211_hw *hw,\n\t\t\t\t\t\tenum radio_path rfpath, u8 bw,\n\t\t\t\t\t\tu8 channel, u8 *rates, u8 size)\n{\n\tu8 i;\n\tu8 power_index;\n\n\tfor (i = 0; i < size; i++) {\n\t\tpower_index = _rtl92ee_get_txpower_index(hw, rfpath, rates[i],\n\t\t\t\t\t\t\t bw, channel);\n\t\t_rtl92ee_set_txpower_index(hw, power_index, rfpath, rates[i]);\n\t}\n}\n\nstatic void phy_set_txpower_index_by_rate_section(struct ieee80211_hw *hw,\n\t\t\t\t\t\t  enum radio_path rfpath,\n\t\t\t\t\t\t  u8 channel,\n\t\t\t\t\t\t  enum rate_section section)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtlpriv);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\tif (section == CCK) {\n\t\tu8 cck_rates[] = {DESC92C_RATE1M, DESC92C_RATE2M,\n\t\t\t\t  DESC92C_RATE5_5M, DESC92C_RATE11M};\n\t\tif (rtlhal->current_bandtype == BAND_ON_2_4G)\n\t\t\tphy_set_txpower_index_by_rate_array(hw, rfpath,\n\t\t\t\t\t\t\trtlphy->current_chan_bw,\n\t\t\t\t\t\t\tchannel, cck_rates, 4);\n\t} else if (section == OFDM) {\n\t\tu8 ofdm_rates[] = {DESC92C_RATE6M, DESC92C_RATE9M,\n\t\t\t\t   DESC92C_RATE12M, DESC92C_RATE18M,\n\t\t\t\t   DESC92C_RATE24M, DESC92C_RATE36M,\n\t\t\t\t   DESC92C_RATE48M, DESC92C_RATE54M};\n\t\tphy_set_txpower_index_by_rate_array(hw, rfpath,\n\t\t\t\t\t\t    rtlphy->current_chan_bw,\n\t\t\t\t\t\t    channel, ofdm_rates, 8);\n\t} else if (section == HT_MCS0_MCS7) {\n\t\tu8 ht_rates1t[]  = {DESC92C_RATEMCS0, DESC92C_RATEMCS1,\n\t\t\t\t    DESC92C_RATEMCS2, DESC92C_RATEMCS3,\n\t\t\t\t    DESC92C_RATEMCS4, DESC92C_RATEMCS5,\n\t\t\t\t    DESC92C_RATEMCS6, DESC92C_RATEMCS7};\n\t\tphy_set_txpower_index_by_rate_array(hw, rfpath,\n\t\t\t\t\t\t    rtlphy->current_chan_bw,\n\t\t\t\t\t\t    channel, ht_rates1t, 8);\n\t} else if (section == HT_MCS8_MCS15) {\n\t\tu8 ht_rates2t[]  = {DESC92C_RATEMCS8, DESC92C_RATEMCS9,\n\t\t\t\t    DESC92C_RATEMCS10, DESC92C_RATEMCS11,\n\t\t\t\t    DESC92C_RATEMCS12, DESC92C_RATEMCS13,\n\t\t\t\t    DESC92C_RATEMCS14, DESC92C_RATEMCS15};\n\t\tphy_set_txpower_index_by_rate_array(hw, rfpath,\n\t\t\t\t\t\t    rtlphy->current_chan_bw,\n\t\t\t\t\t\t    channel, ht_rates2t, 8);\n\t} else\n\t\trtl_dbg(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\"Invalid RateSection %d\\n\", section);\n}\n\nvoid rtl92ee_phy_set_txpower_level(struct ieee80211_hw *hw, u8 channel)\n{\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtl_priv(hw)->phy;\n\tenum radio_path rfpath;\n\n\tif (!rtlefuse->txpwr_fromeprom)\n\t\treturn;\n\tfor (rfpath = RF90_PATH_A; rfpath < rtlphy->num_total_rfpath;\n\t     rfpath++) {\n\t\tphy_set_txpower_index_by_rate_section(hw, rfpath,\n\t\t\t\t\t\t      channel, CCK);\n\t\tphy_set_txpower_index_by_rate_section(hw, rfpath,\n\t\t\t\t\t\t      channel, OFDM);\n\t\tphy_set_txpower_index_by_rate_section(hw, rfpath,\n\t\t\t\t\t\t      channel,\n\t\t\t\t\t\t      HT_MCS0_MCS7);\n\n\t\tif (rtlphy->num_total_rfpath >= 2)\n\t\t\tphy_set_txpower_index_by_rate_section(hw,\n\t\t\t\t\t\t\t      rfpath, channel,\n\t\t\t\t\t\t\t      HT_MCS8_MCS15);\n\t}\n}\n\nstatic long _rtl92ee_phy_txpwr_idx_to_dbm(struct ieee80211_hw *hw,\n\t\t\t\t\t  enum wireless_mode wirelessmode,\n\t\t\t\t\t  u8 txpwridx)\n{\n\tlong offset;\n\tlong pwrout_dbm;\n\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\toffset = -7;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\tcase WIRELESS_MODE_N_24G:\n\t\toffset = -8;\n\t\tbreak;\n\tdefault:\n\t\toffset = -8;\n\t\tbreak;\n\t}\n\tpwrout_dbm = txpwridx / 2 + offset;\n\treturn pwrout_dbm;\n}\n\nvoid rtl92ee_phy_scan_operation_backup(struct ieee80211_hw *hw, u8 operation)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tenum io_type iotype;\n\n\tif (!is_hal_stop(rtlhal)) {\n\t\tswitch (operation) {\n\t\tcase SCAN_OPT_BACKUP_BAND0:\n\t\t\tiotype = IO_CMD_PAUSE_BAND0_DM_BY_SCAN;\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_IO_CMD,\n\t\t\t\t\t\t      (u8 *)&iotype);\n\n\t\t\tbreak;\n\t\tcase SCAN_OPT_RESTORE:\n\t\t\tiotype = IO_CMD_RESUME_DM_BY_SCAN;\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_IO_CMD,\n\t\t\t\t\t\t      (u8 *)&iotype);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"Unknown Scan Backup operation.\\n\");\n\t\t\tbreak;\n\t\t}\n\t}\n}\n\nvoid rtl92ee_phy_set_bw_mode_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu8 reg_bw_opmode;\n\tu8 reg_prsr_rsc;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE,\n\t\t\"Switch to %s bandwidth\\n\",\n\t\trtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20 ?\n\t\t\"20MHz\" : \"40MHz\");\n\n\tif (is_hal_stop(rtlhal)) {\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\treturn;\n\t}\n\n\treg_bw_opmode = rtl_read_byte(rtlpriv, REG_BWOPMODE);\n\treg_prsr_rsc = rtl_read_byte(rtlpriv, REG_RRSR + 2);\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\treg_bw_opmode |= BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\treg_bw_opmode &= ~BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\treg_prsr_rsc = (reg_prsr_rsc & 0x90) |\n\t\t\t       (mac->cur_40_prime_sc << 5);\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 2, reg_prsr_rsc);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\",\n\t\t       rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, ROFDM0_TXPSEUDONOISEWGT,\n\t\t\t      (BIT(31) | BIT(30)), 0);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x1);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x1);\n\t\trtl_set_bbreg(hw, RCCK0_SYSTEM, BCCK_SIDEBAND,\n\t\t\t      (mac->cur_40_prime_sc >> 1));\n\t\trtl_set_bbreg(hw, ROFDM1_LSTF, 0xC00,\n\t\t\t      mac->cur_40_prime_sc);\n\n\t\trtl_set_bbreg(hw, 0x818, (BIT(26) | BIT(27)),\n\t\t\t      (mac->cur_40_prime_sc ==\n\t\t\t       HAL_PRIME_CHNL_OFFSET_LOWER) ? 2 : 1);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\",\n\t\t       rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\trtl92ee_phy_rf6052_set_bandwidth(hw, rtlphy->current_chan_bw);\n\trtlphy->set_bwmode_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_LOUD, \"\\n\");\n}\n\nvoid rtl92ee_phy_set_bw_mode(struct ieee80211_hw *hw,\n\t\t\t     enum nl80211_channel_type ch_type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_bw = rtlphy->current_chan_bw;\n\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn;\n\trtlphy->set_bwmode_inprogress = true;\n\tif ((!is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtl92ee_phy_set_bw_mode_callback(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"false driver sleep or unload\\n\");\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\trtlphy->current_chan_bw = tmp_bw;\n\t}\n}\n\nvoid rtl92ee_phy_sw_chnl_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu32 delay;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE,\n\t\t\"switch to channel%d\\n\", rtlphy->current_channel);\n\tif (is_hal_stop(rtlhal))\n\t\treturn;\n\tdo {\n\t\tif (!rtlphy->sw_chnl_inprogress)\n\t\t\tbreak;\n\t\tif (!_rtl92ee_phy_sw_chnl_step_by_step\n\t\t    (hw, rtlphy->current_channel, &rtlphy->sw_chnl_stage,\n\t\t     &rtlphy->sw_chnl_step, &delay)) {\n\t\t\tif (delay > 0)\n\t\t\t\tmdelay(delay);\n\t\t\telse\n\t\t\t\tcontinue;\n\t\t} else {\n\t\t\trtlphy->sw_chnl_inprogress = false;\n\t\t}\n\t\tbreak;\n\t} while (true);\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"\\n\");\n}\n\nu8 rtl92ee_phy_sw_chnl(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (rtlphy->sw_chnl_inprogress)\n\t\treturn 0;\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn 0;\n\tWARN_ONCE((rtlphy->current_channel > 14),\n\t\t  \"rtl8192ee: WIRELESS_MODE_G but channel>14\");\n\trtlphy->sw_chnl_inprogress = true;\n\trtlphy->sw_chnl_stage = 0;\n\trtlphy->sw_chnl_step = 0;\n\tif (!(is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtl92ee_phy_sw_chnl_callback(hw);\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false schedule workitem current channel %d\\n\",\n\t\t\trtlphy->current_channel);\n\t\trtlphy->sw_chnl_inprogress = false;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false driver sleep or unload\\n\");\n\t\trtlphy->sw_chnl_inprogress = false;\n\t}\n\treturn 1;\n}\n\nstatic bool _rtl92ee_phy_sw_chnl_step_by_step(struct ieee80211_hw *hw,\n\t\t\t\t\t      u8 channel, u8 *stage, u8 *step,\n\t\t\t\t\t      u32 *delay)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct swchnlcmd precommoncmd[MAX_PRECMD_CNT];\n\tu32 precommoncmdcnt;\n\tstruct swchnlcmd postcommoncmd[MAX_POSTCMD_CNT];\n\tu32 postcommoncmdcnt;\n\tstruct swchnlcmd rfdependcmd[MAX_RFDEPENDCMD_CNT];\n\tu32 rfdependcmdcnt;\n\tstruct swchnlcmd *currentcmd = NULL;\n\tu8 rfpath;\n\tu8 num_total_rfpath = rtlphy->num_total_rfpath;\n\n\tprecommoncmdcnt = 0;\n\t_rtl92ee_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t  MAX_PRECMD_CNT,\n\t\t\t\t\t  CMDID_SET_TXPOWEROWER_LEVEL, 0, 0, 0);\n\t_rtl92ee_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t  MAX_PRECMD_CNT, CMDID_END, 0, 0, 0);\n\n\tpostcommoncmdcnt = 0;\n\n\t_rtl92ee_phy_set_sw_chnl_cmdarray(postcommoncmd, postcommoncmdcnt++,\n\t\t\t\t\t  MAX_POSTCMD_CNT, CMDID_END, 0, 0, 0);\n\n\trfdependcmdcnt = 0;\n\n\tWARN_ONCE((channel < 1 || channel > 14),\n\t\t  \"rtl8192ee: illegal channel for Zebra: %d\\n\", channel);\n\n\t_rtl92ee_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t  MAX_RFDEPENDCMD_CNT,\n\t\t\t\t\t  CMDID_RF_WRITEREG,\n\t\t\t\t\t  RF_CHNLBW, channel, 10);\n\n\t_rtl92ee_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t  MAX_RFDEPENDCMD_CNT, CMDID_END,\n\t\t\t\t\t  0, 0, 0);\n\n\tdo {\n\t\tswitch (*stage) {\n\t\tcase 0:\n\t\t\tcurrentcmd = &precommoncmd[*step];\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tcurrentcmd = &rfdependcmd[*step];\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tcurrentcmd = &postcommoncmd[*step];\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"Invalid 'stage' = %d, Check it!\\n\",\n\t\t\t       *stage);\n\t\t\treturn true;\n\t\t}\n\n\t\tif (currentcmd->cmdid == CMDID_END) {\n\t\t\tif ((*stage) == 2)\n\t\t\t\treturn true;\n\t\t\t(*stage)++;\n\t\t\t(*step) = 0;\n\t\t\tcontinue;\n\t\t}\n\n\t\tswitch (currentcmd->cmdid) {\n\t\tcase CMDID_SET_TXPOWEROWER_LEVEL:\n\t\t\trtl92ee_phy_set_txpower_level(hw, channel);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_ULONG:\n\t\t\trtl_write_dword(rtlpriv, currentcmd->para1,\n\t\t\t\t\tcurrentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_USHORT:\n\t\t\trtl_write_word(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u16)currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_UCHAR:\n\t\t\trtl_write_byte(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u8)currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_RF_WRITEREG:\n\t\t\tfor (rfpath = 0; rfpath < num_total_rfpath; rfpath++) {\n\t\t\t\trtlphy->rfreg_chnlval[rfpath] =\n\t\t\t\t\t((rtlphy->rfreg_chnlval[rfpath] &\n\t\t\t\t\t  0xfffff00) | currentcmd->para2);\n\n\t\t\t\trtl_set_rfreg(hw, (enum radio_path)rfpath,\n\t\t\t\t\t      currentcmd->para1,\n\t\t\t\t\t      0x3ff,\n\t\t\t\t\t      rtlphy->rfreg_chnlval[rfpath]);\n\t\t\t}\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\",\n\t\t\t\tcurrentcmd->cmdid);\n\t\t\tbreak;\n\t\t}\n\n\t\tbreak;\n\t} while (true);\n\n\t(*delay) = currentcmd->msdelay;\n\t(*step)++;\n\treturn false;\n}\n\nstatic bool _rtl92ee_phy_set_sw_chnl_cmdarray(struct swchnlcmd *cmdtable,\n\t\t\t\t\t      u32 cmdtableidx, u32 cmdtablesz,\n\t\t\t\t\t      enum swchnlcmd_id cmdid,\n\t\t\t\t\t      u32 para1, u32 para2, u32 msdelay)\n{\n\tstruct swchnlcmd *pcmd;\n\n\tif (cmdtable == NULL) {\n\t\tWARN_ONCE(true, \"rtl8192ee: cmdtable cannot be NULL.\\n\");\n\t\treturn false;\n\t}\n\n\tif (cmdtableidx >= cmdtablesz)\n\t\treturn false;\n\n\tpcmd = cmdtable + cmdtableidx;\n\tpcmd->cmdid = cmdid;\n\tpcmd->para1 = para1;\n\tpcmd->para2 = para2;\n\tpcmd->msdelay = msdelay;\n\treturn true;\n}\n\nstatic u8 _rtl92ee_phy_path_a_iqk(struct ieee80211_hw *hw, bool config_pathb)\n{\n\tu32 reg_eac, reg_e94, reg_e9c;\n\tu8 result = 0x00;\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x18008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_A, MASKDWORD, 0x82140303);\n\trtl_set_bbreg(hw, RRX_IQK_PI_A, MASKDWORD, 0x68160000);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x00462911);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf9000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_e94 = rtl_get_bbreg(hw, 0xe94, MASKDWORD);\n\treg_e9c = rtl_get_bbreg(hw, 0xe9c, MASKDWORD);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    (((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_e9c & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\n\treturn result;\n}\n\nstatic u8 _rtl92ee_phy_path_b_iqk(struct ieee80211_hw *hw)\n{\n\tu32 reg_eac, reg_eb4, reg_ebc;\n\tu8 result = 0x00;\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\trtl_set_rfreg(hw, RF90_PATH_B, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x00000000);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x80800000);\n\n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x18008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_B, MASKDWORD, 0x821403e2);\n\trtl_set_bbreg(hw, RRX_IQK_PI_B, MASKDWORD, 0x68160000);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x00462911);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xfa000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_eb4 = rtl_get_bbreg(hw, 0xeb4, MASKDWORD);\n\treg_ebc = rtl_get_bbreg(hw, 0xebc, MASKDWORD);\n\n\tif (!(reg_eac & BIT(31)) &&\n\t    (((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_ebc & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\n\treturn result;\n}\n\nstatic u8 _rtl92ee_phy_path_a_rx_iqk(struct ieee80211_hw *hw, bool config_pathb)\n{\n\tu32 reg_eac, reg_e94, reg_e9c, reg_ea4 , u32temp;\n\tu8 result = 0x00;\n\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_WE_LUT, RFREG_OFFSET_MASK, 0x800a0);\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_RCK_OS, RFREG_OFFSET_MASK, 0x30000);\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_TXPA_G1, RFREG_OFFSET_MASK, 0x0000f);\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_TXPA_G2, RFREG_OFFSET_MASK, 0xf117b);\n\n\t \n\trtl_set_rfreg(hw, RF90_PATH_A, 0xdf, RFREG_OFFSET_MASK, 0x980);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x56, RFREG_OFFSET_MASK, 0x51000);\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, 0x01007c00);\n\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x18008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_A, MASKDWORD, 0x82160c1f);\n\trtl_set_bbreg(hw, RRX_IQK_PI_A, MASKDWORD, 0x68160c1f);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x0046a911);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xfa000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\t \n\treg_eac = rtl_get_bbreg(hw, RRX_POWER_AFTER_IQK_A_2, MASKDWORD);\n\treg_e94 = rtl_get_bbreg(hw, RTX_POWER_BEFORE_IQK_A, MASKDWORD);\n\treg_e9c = rtl_get_bbreg(hw, RTX_POWER_AFTER_IQK_A, MASKDWORD);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    (((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_e9c & 0x03FF0000) >> 16) != 0x42)) {\n\t\tresult |= 0x01;\n\t} else {\n\t\t \n\t\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\t\treturn result;\n\t}\n\n\tu32temp = 0x80007C00 | (reg_e94 & 0x3FF0000)  |\n\t\t  ((reg_e9c & 0x3FF0000) >> 16);\n\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, u32temp);\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_WE_LUT, RFREG_OFFSET_MASK, 0x800a0);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_RCK_OS, RFREG_OFFSET_MASK, 0x30000);\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_TXPA_G1, RFREG_OFFSET_MASK, 0x0000f);\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_TXPA_G2, RFREG_OFFSET_MASK, 0xf7ffa);\n\n\t \n\trtl_set_rfreg(hw, RF90_PATH_A, 0xdf, RFREG_OFFSET_MASK, 0x980);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x56, RFREG_OFFSET_MASK, 0x51000);\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\t \n\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x18008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_A, MASKDWORD, 0x82160c1f);\n\trtl_set_bbreg(hw, RRX_IQK_PI_A, MASKDWORD, 0x28160c1f);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x0046a891);\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xfa000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\t \n\treg_eac = rtl_get_bbreg(hw, RRX_POWER_AFTER_IQK_A_2, MASKDWORD);\n\treg_ea4 = rtl_get_bbreg(hw, RRX_POWER_BEFORE_IQK_A_2, MASKDWORD);\n\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\t \n\tif (!(reg_eac & BIT(27)) &&\n\t    (((reg_ea4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_eac & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\n\treturn result;\n}\n\nstatic u8 _rtl92ee_phy_path_b_rx_iqk(struct ieee80211_hw *hw, bool config_pathb)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 reg_eac, reg_eb4, reg_ebc, reg_ecc, reg_ec4, u32temp;\n\tu8 result = 0x00;\n\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_WE_LUT, RFREG_OFFSET_MASK, 0x800a0);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_RCK_OS, RFREG_OFFSET_MASK, 0x30000);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_TXPA_G1, RFREG_OFFSET_MASK, 0x0000f);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_TXPA_G2, RFREG_OFFSET_MASK, 0xf117b);\n\n\t \n\trtl_set_rfreg(hw, RF90_PATH_B, 0xdf, RFREG_OFFSET_MASK, 0x980);\n\trtl_set_rfreg(hw, RF90_PATH_B, 0x56, RFREG_OFFSET_MASK, 0x51000);\n\n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, 0x01007c00);\n\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x18008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_B, MASKDWORD, 0x82160c1f);\n\trtl_set_bbreg(hw, RRX_IQK_PI_B, MASKDWORD, 0x68160c1f);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x0046a911);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xfa000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\t \n\treg_eac = rtl_get_bbreg(hw, RRX_POWER_AFTER_IQK_A_2, MASKDWORD);\n\treg_eb4 = rtl_get_bbreg(hw, RTX_POWER_BEFORE_IQK_B, MASKDWORD);\n\treg_ebc = rtl_get_bbreg(hw, RTX_POWER_AFTER_IQK_B, MASKDWORD);\n\n\tif (!(reg_eac & BIT(31)) &&\n\t    (((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_ebc & 0x03FF0000) >> 16) != 0x42)) {\n\t\tresult |= 0x01;\n\t} else {\n\t\t \n\t\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\t\trtl_set_rfreg(hw, RF90_PATH_B, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\t\treturn result;\n\t}\n\n\tu32temp = 0x80007C00 | (reg_eb4 & 0x3FF0000) |\n\t\t  ((reg_ebc & 0x3FF0000) >> 16);\n\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, u32temp);\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_WE_LUT, RFREG_OFFSET_MASK, 0x800a0);\n\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_RCK_OS, RFREG_OFFSET_MASK, 0x30000);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_TXPA_G1, RFREG_OFFSET_MASK, 0x0000f);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_TXPA_G2, RFREG_OFFSET_MASK, 0xf7ffa);\n\n\t \n\trtl_set_rfreg(hw, RF90_PATH_B, 0xdf, RFREG_OFFSET_MASK, 0x980);\n\trtl_set_rfreg(hw, RF90_PATH_B, 0x56, RFREG_OFFSET_MASK, 0x51000);\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\n\t \n\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\t \n\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RTX_IQK_TONE_B, MASKDWORD, 0x38008c1c);\n\trtl_set_bbreg(hw, RRX_IQK_TONE_B, MASKDWORD, 0x18008c1c);\n\n\trtl_set_bbreg(hw, RTX_IQK_PI_B, MASKDWORD, 0x82160c1f);\n\trtl_set_bbreg(hw, RRX_IQK_PI_B, MASKDWORD, 0x28160c1f);\n\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_RSP, MASKDWORD, 0x0046a891);\n\t \n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xfa000000);\n\trtl_set_bbreg(hw, RIQK_AGC_PTS, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\t \n\treg_eac = rtl_get_bbreg(hw, RRX_POWER_AFTER_IQK_A_2, MASKDWORD);\n\treg_ec4 = rtl_get_bbreg(hw, RRX_POWER_BEFORE_IQK_B_2, MASKDWORD);\n\treg_ecc = rtl_get_bbreg(hw, RRX_POWER_AFTER_IQK_B_2, MASKDWORD);\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x00000000);\n\trtl_set_rfreg(hw, RF90_PATH_B, 0xdf, RFREG_OFFSET_MASK, 0x180);\n\t \n\tif (!(reg_eac & BIT(30)) &&\n\t    (((reg_ec4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_ecc & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\telse\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD, \"Path B Rx IQK fail!!\\n\");\n\n\treturn result;\n}\n\nstatic void _rtl92ee_phy_path_a_fill_iqk_matrix(struct ieee80211_hw *hw,\n\t\t\t\t\t\tbool b_iqk_ok, long result[][8],\n\t\t\t\t\t\tu8 final_candidate,\n\t\t\t\t\t\tbool btxonly)\n{\n\tu32 oldval_0, x, tx0_a, reg;\n\tlong y, tx0_c;\n\n\tif (final_candidate == 0xFF) {\n\t\treturn;\n\t} else if (b_iqk_ok) {\n\t\toldval_0 = (rtl_get_bbreg(hw, ROFDM0_XATXIQIMBALANCE,\n\t\t\t\t\t  MASKDWORD) >> 22) & 0x3FF;\n\t\tx = result[final_candidate][0];\n\t\tif ((x & 0x00000200) != 0)\n\t\t\tx = x | 0xFFFFFC00;\n\t\ttx0_a = (x * oldval_0) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE, 0x3FF, tx0_a);\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(31),\n\t\t\t      ((x * oldval_0 >> 7) & 0x1));\n\t\ty = result[final_candidate][1];\n\t\tif ((y & 0x00000200) != 0)\n\t\t\ty = y | 0xFFFFFC00;\n\t\ttx0_c = (y * oldval_0) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XCTXAFE, 0xF0000000,\n\t\t\t      ((tx0_c & 0x3C0) >> 6));\n\t\trtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE, 0x003F0000,\n\t\t\t      (tx0_c & 0x3F));\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(29),\n\t\t\t      ((y * oldval_0 >> 7) & 0x1));\n\n\t\tif (btxonly)\n\t\t\treturn;\n\n\t\treg = result[final_candidate][2];\n\t\trtl_set_bbreg(hw, ROFDM0_XARXIQIMBALANCE, 0x3FF, reg);\n\n\t\treg = result[final_candidate][3] & 0x3F;\n\t\trtl_set_bbreg(hw, ROFDM0_XARXIQIMBALANCE, 0xFC00, reg);\n\n\t\treg = (result[final_candidate][3] >> 6) & 0xF;\n\t\trtl_set_bbreg(hw, ROFDM0_RXIQEXTANTA, 0xF0000000, reg);\n\t}\n}\n\nstatic void _rtl92ee_phy_path_b_fill_iqk_matrix(struct ieee80211_hw *hw,\n\t\t\t\t\t\tbool b_iqk_ok, long result[][8],\n\t\t\t\t\t\tu8 final_candidate,\n\t\t\t\t\t\tbool btxonly)\n{\n\tu32 oldval_1, x, tx1_a, reg;\n\tlong y, tx1_c;\n\n\tif (final_candidate == 0xFF) {\n\t\treturn;\n\t} else if (b_iqk_ok) {\n\t\toldval_1 = (rtl_get_bbreg(hw, ROFDM0_XATXIQIMBALANCE,\n\t\t\t\t\t  MASKDWORD) >> 22) & 0x3FF;\n\t\tx = result[final_candidate][4];\n\t\tif ((x & 0x00000200) != 0)\n\t\t\tx = x | 0xFFFFFC00;\n\t\ttx1_a = (x * oldval_1) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XATXIQIMBALANCE, 0x3FF, tx1_a);\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(27),\n\t\t\t      ((x * oldval_1 >> 7) & 0x1));\n\t\ty = result[final_candidate][5];\n\t\tif ((y & 0x00000200) != 0)\n\t\t\ty = y | 0xFFFFFC00;\n\t\ttx1_c = (y * oldval_1) >> 8;\n\t\trtl_set_bbreg(hw, ROFDM0_XDTXAFE, 0xF0000000,\n\t\t\t      ((tx1_c & 0x3C0) >> 6));\n\t\trtl_set_bbreg(hw, ROFDM0_XBTXIQIMBALANCE, 0x003F0000,\n\t\t\t      (tx1_c & 0x3F));\n\t\trtl_set_bbreg(hw, ROFDM0_ECCATHRESHOLD, BIT(25),\n\t\t\t      ((y * oldval_1 >> 7) & 0x1));\n\n\t\tif (btxonly)\n\t\t\treturn;\n\n\t\treg = result[final_candidate][6];\n\t\trtl_set_bbreg(hw, ROFDM0_XBRXIQIMBALANCE, 0x3FF, reg);\n\n\t\treg = result[final_candidate][7] & 0x3F;\n\t\trtl_set_bbreg(hw, ROFDM0_XBRXIQIMBALANCE, 0xFC00, reg);\n\n\t\treg = (result[final_candidate][7] >> 6) & 0xF;\n\t\trtl_set_bbreg(hw, ROFDM0_AGCRSSITABLE, 0xF0000000, reg);\n\t}\n}\n\nstatic void _rtl92ee_phy_save_adda_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t     u32 *addareg, u32 *addabackup,\n\t\t\t\t\t     u32 registernum)\n{\n\tu32 i;\n\n\tfor (i = 0; i < registernum; i++)\n\t\taddabackup[i] = rtl_get_bbreg(hw, addareg[i], MASKDWORD);\n}\n\nstatic void _rtl92ee_phy_save_mac_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t    u32 *macreg, u32 *macbackup)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\n\tfor (i = 0; i < (IQK_MAC_REG_NUM - 1); i++)\n\t\tmacbackup[i] = rtl_read_byte(rtlpriv, macreg[i]);\n\n\tmacbackup[i] = rtl_read_dword(rtlpriv, macreg[i]);\n}\n\nstatic void _rtl92ee_phy_reload_adda_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t       u32 *addareg, u32 *addabackup,\n\t\t\t\t\t       u32 regiesternum)\n{\n\tu32 i;\n\n\tfor (i = 0; i < regiesternum; i++)\n\t\trtl_set_bbreg(hw, addareg[i], MASKDWORD, addabackup[i]);\n}\n\nstatic void _rtl92ee_phy_reload_mac_registers(struct ieee80211_hw *hw,\n\t\t\t\t\t      u32 *macreg, u32 *macbackup)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\n\tfor (i = 0; i < (IQK_MAC_REG_NUM - 1); i++)\n\t\trtl_write_byte(rtlpriv, macreg[i], (u8)macbackup[i]);\n\trtl_write_dword(rtlpriv, macreg[i], macbackup[i]);\n}\n\nstatic void _rtl92ee_phy_path_adda_on(struct ieee80211_hw *hw, u32 *addareg,\n\t\t\t\t      bool is_patha_on, bool is2t)\n{\n\tu32 i;\n\n\tfor (i = 0; i < IQK_ADDA_REG_NUM; i++)\n\t\trtl_set_bbreg(hw, addareg[i], MASKDWORD, 0x0fc01616);\n}\n\nstatic void _rtl92ee_phy_mac_setting_calibration(struct ieee80211_hw *hw,\n\t\t\t\t\t\t u32 *macreg, u32 *macbackup)\n{\n\trtl_set_bbreg(hw, 0x520, 0x00ff0000, 0xff);\n}\n\nstatic void _rtl92ee_phy_path_a_standby(struct ieee80211_hw *hw)\n{\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x0);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0, RFREG_OFFSET_MASK, 0x10000);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x80800000);\n}\n\nstatic bool _rtl92ee_phy_simularity_compare(struct ieee80211_hw *hw,\n\t\t\t\t\t    long result[][8], u8 c1, u8 c2)\n{\n\tu32 i, j, diff, simularity_bitmap, bound;\n\n\tu8 final_candidate[2] = { 0xFF, 0xFF };\n\tbool bresult = true ;\n\ts32 tmp1, tmp2;\n\n\tbound = 8;\n\n\tsimularity_bitmap = 0;\n\n\tfor (i = 0; i < bound; i++) {\n\t\tif ((i == 1) || (i == 3) || (i == 5) || (i == 7)) {\n\t\t\tif ((result[c1][i] & 0x00000200) != 0)\n\t\t\t\ttmp1 = result[c1][i] | 0xFFFFFC00;\n\t\t\telse\n\t\t\t\ttmp1 = result[c1][i];\n\n\t\t\tif ((result[c2][i] & 0x00000200) != 0)\n\t\t\t\ttmp2 = result[c2][i] | 0xFFFFFC00;\n\t\t\telse\n\t\t\t\ttmp2 = result[c2][i];\n\t\t} else {\n\t\t\ttmp1 = result[c1][i];\n\t\t\ttmp2 = result[c2][i];\n\t\t}\n\n\t\tdiff = (tmp1 > tmp2) ? (tmp1 - tmp2) : (tmp2 - tmp1);\n\n\t\tif (diff > MAX_TOLERANCE) {\n\t\t\tif ((i == 2 || i == 6) && !simularity_bitmap) {\n\t\t\t\tif (result[c1][i] + result[c1][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c2;\n\t\t\t\telse if (result[c2][i] + result[c2][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c1;\n\t\t\t\telse\n\t\t\t\t\tsimularity_bitmap |= (1 << i);\n\t\t\t} else {\n\t\t\t\tsimularity_bitmap |= (1 << i);\n\t\t\t}\n\t\t}\n\t}\n\n\tif (simularity_bitmap == 0) {\n\t\tfor (i = 0; i < (bound / 4); i++) {\n\t\t\tif (final_candidate[i] != 0xFF) {\n\t\t\t\tfor (j = i * 4; j < (i + 1) * 4 - 2; j++)\n\t\t\t\t\tresult[3][j] =\n\t\t\t\t\t\tresult[final_candidate[i]][j];\n\t\t\t\tbresult = false;\n\t\t\t}\n\t\t}\n\t\treturn bresult;\n\t}\n\tif (!(simularity_bitmap & 0x03)) { \n\t\tfor (i = 0; i < 2; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t}\n\tif (!(simularity_bitmap & 0x0c)) { \n\t\tfor (i = 2; i < 4; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t}\n\tif (!(simularity_bitmap & 0x30)) { \n\t\tfor (i = 4; i < 6; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t}\n\tif (!(simularity_bitmap & 0xc0)) { \n\t\tfor (i = 6; i < 8; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t}\n\treturn false;\n}\n\nstatic void _rtl92ee_phy_iq_calibrate(struct ieee80211_hw *hw,\n\t\t\t\t      long result[][8], u8 t, bool is2t)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu32 i;\n\tu8 patha_ok, pathb_ok;\n\tu8 tmp_0xc50 = (u8)rtl_get_bbreg(hw, 0xc50, MASKBYTE0);\n\tu8 tmp_0xc58 = (u8)rtl_get_bbreg(hw, 0xc58, MASKBYTE0);\n\tu32 adda_reg[IQK_ADDA_REG_NUM] = {\n\t\t0x85c, 0xe6c, 0xe70, 0xe74,\n\t\t0xe78, 0xe7c, 0xe80, 0xe84,\n\t\t0xe88, 0xe8c, 0xed0, 0xed4,\n\t\t0xed8, 0xedc, 0xee0, 0xeec\n\t};\n\tu32 iqk_mac_reg[IQK_MAC_REG_NUM] = {\n\t\t0x522, 0x550, 0x551, 0x040\n\t};\n\tu32 iqk_bb_reg[IQK_BB_REG_NUM] = {\n\t\tROFDM0_TRXPATHENABLE, ROFDM0_TRMUXPAR,\n\t\tRFPGA0_XCD_RFINTERFACESW, 0xb68, 0xb6c,\n\t\t0x870, 0x860,\n\t\t0x864, 0x800\n\t};\n\tconst u32 retrycount = 2;\n\n\tif (t == 0) {\n\t\t_rtl92ee_phy_save_adda_registers(hw, adda_reg,\n\t\t\t\t\t\t rtlphy->adda_backup,\n\t\t\t\t\t\t IQK_ADDA_REG_NUM);\n\t\t_rtl92ee_phy_save_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t\trtlphy->iqk_mac_backup);\n\t\t_rtl92ee_phy_save_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t\t\t rtlphy->iqk_bb_backup,\n\t\t\t\t\t\t IQK_BB_REG_NUM);\n\t}\n\n\t_rtl92ee_phy_path_adda_on(hw, adda_reg, true, is2t);\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_RFMOD, BIT(24), 0x00);\n\trtl_set_bbreg(hw, ROFDM0_TRXPATHENABLE, MASKDWORD, 0x03a05600);\n\trtl_set_bbreg(hw, ROFDM0_TRMUXPAR, MASKDWORD, 0x000800e4);\n\trtl_set_bbreg(hw, RFPGA0_XCD_RFINTERFACESW, MASKDWORD, 0x22208200);\n\n\trtl_set_bbreg(hw, RFPGA0_XAB_RFINTERFACESW, BIT(10), 0x01);\n\trtl_set_bbreg(hw, RFPGA0_XAB_RFINTERFACESW, BIT(26), 0x01);\n\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE, BIT(10), 0x01);\n\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE, BIT(10), 0x01);\n\n\t_rtl92ee_phy_mac_setting_calibration(hw, iqk_mac_reg,\n\t\t\t\t\t     rtlphy->iqk_mac_backup);\n\t \n\t \n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, 0x01007c00);\n\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\tfor (i = 0 ; i < retrycount ; i++) {\n\t\tpatha_ok = _rtl92ee_phy_path_a_iqk(hw, is2t);\n\n\t\tif (patha_ok == 0x01) {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\"Path A Tx IQK Success!!\\n\");\n\t\t\tresult[t][0] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t      RTX_POWER_BEFORE_IQK_A,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t      >> 16;\n\t\t\tresult[t][1] = (rtl_get_bbreg(hw, RTX_POWER_AFTER_IQK_A,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t      >> 16;\n\t\t\tbreak;\n\t\t}\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\"Path A Tx IQK Fail!!, ret = 0x%x\\n\",\n\t\t\tpatha_ok);\n\t}\n\n\tfor (i = 0 ; i < retrycount ; i++) {\n\t\tpatha_ok = _rtl92ee_phy_path_a_rx_iqk(hw, is2t);\n\n\t\tif (patha_ok == 0x03) {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\"Path A Rx IQK Success!!\\n\");\n\t\t\tresult[t][2] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t      RRX_POWER_BEFORE_IQK_A_2,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t      >> 16;\n\t\t\tresult[t][3] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t      RRX_POWER_AFTER_IQK_A_2,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t      >> 16;\n\t\t\tbreak;\n\t\t}\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\"Path A Rx IQK Fail!!, ret = 0x%x\\n\",\n\t\t\tpatha_ok);\n\t}\n\n\tif (0x00 == patha_ok)\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\"Path A IQK failed!!, ret = 0\\n\");\n\tif (is2t) {\n\t\t_rtl92ee_phy_path_a_standby(hw);\n\t\t \n\t\t_rtl92ee_phy_path_adda_on(hw, adda_reg, false, is2t);\n\n\t\t \n\t\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0x80800000);\n\t\trtl_set_bbreg(hw, RTX_IQK, MASKDWORD, 0x01007c00);\n\t\trtl_set_bbreg(hw, RRX_IQK, MASKDWORD, 0x01004800);\n\n\t\tfor (i = 0 ; i < retrycount ; i++) {\n\t\t\tpathb_ok = _rtl92ee_phy_path_b_iqk(hw);\n\t\t\tif (pathb_ok == 0x01) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\t\"Path B Tx IQK Success!!\\n\");\n\t\t\t\tresult[t][4] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\tRTX_POWER_BEFORE_IQK_B,\n\t\t\t\t\t\t\tMASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t\t>> 16;\n\t\t\t\tresult[t][5] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\tRTX_POWER_AFTER_IQK_B,\n\t\t\t\t\t\t\tMASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t\t>> 16;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\"Path B Tx IQK Fail!!, ret = 0x%x\\n\",\n\t\t\t\tpathb_ok);\n\t\t}\n\n\t\tfor (i = 0 ; i < retrycount ; i++) {\n\t\t\tpathb_ok = _rtl92ee_phy_path_b_rx_iqk(hw, is2t);\n\t\t\tif (pathb_ok == 0x03) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\t\"Path B Rx IQK Success!!\\n\");\n\t\t\t\tresult[t][6] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t       RRX_POWER_BEFORE_IQK_B_2,\n\t\t\t\t\t\t       MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t       >> 16;\n\t\t\t\tresult[t][7] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t       RRX_POWER_AFTER_IQK_B_2,\n\t\t\t\t\t\t       MASKDWORD) & 0x3FF0000)\n\t\t\t\t\t\t       >> 16;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\"Path B Rx IQK Fail!!, ret = 0x%x\\n\",\n\t\t\t\tpathb_ok);\n\t\t}\n\n\t\tif (0x00 == pathb_ok)\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\t\t\"Path B IQK failed!!, ret = 0\\n\");\n\t}\n\t \n\trtl_dbg(rtlpriv, COMP_RF, DBG_LOUD,\n\t\t\"IQK:Back to BB mode, load original value!\\n\");\n\trtl_set_bbreg(hw, RFPGA0_IQK, MASKDWORD, 0);\n\n\tif (t != 0) {\n\t\t \n\t\t_rtl92ee_phy_reload_adda_registers(hw, adda_reg,\n\t\t\t\t\t\t   rtlphy->adda_backup,\n\t\t\t\t\t\t   IQK_ADDA_REG_NUM);\n\n\t\t \n\t\t_rtl92ee_phy_reload_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t\t  rtlphy->iqk_mac_backup);\n\n\t\t_rtl92ee_phy_reload_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t\t\t   rtlphy->iqk_bb_backup,\n\t\t\t\t\t\t   IQK_BB_REG_NUM);\n\n\t\t \n\t\trtl_set_bbreg(hw, 0xc50, MASKBYTE0, 0x50);\n\t\trtl_set_bbreg(hw, 0xc50, MASKBYTE0, tmp_0xc50);\n\t\tif (is2t) {\n\t\t\trtl_set_bbreg(hw, 0xc50, MASKBYTE0, 0x50);\n\t\t\trtl_set_bbreg(hw, 0xc58, MASKBYTE0, tmp_0xc58);\n\t\t}\n\n\t\t \n\t\trtl_set_bbreg(hw, RTX_IQK_TONE_A, MASKDWORD, 0x01008c00);\n\t\trtl_set_bbreg(hw, RRX_IQK_TONE_A, MASKDWORD, 0x01008c00);\n\t}\n}\n\nstatic void _rtl92ee_phy_lc_calibrate(struct ieee80211_hw *hw, bool is2t)\n{\n\tu8 tmpreg;\n\tu32 rf_a_mode = 0, rf_b_mode = 0, lc_cal;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\ttmpreg = rtl_read_byte(rtlpriv, 0xd03);\n\n\tif ((tmpreg & 0x70) != 0)\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg & 0x8F);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trf_a_mode = rtl_get_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS);\n\n\t\tif (is2t)\n\t\t\trf_b_mode = rtl_get_rfreg(hw, RF90_PATH_B, 0x00,\n\t\t\t\t\t\t  MASK12BITS);\n\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS,\n\t\t\t      (rf_a_mode & 0x8FFFF) | 0x10000);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      (rf_b_mode & 0x8FFFF) | 0x10000);\n\t}\n\tlc_cal = rtl_get_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS, lc_cal | 0x08000);\n\n\tmdelay(100);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS, rf_a_mode);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      rf_b_mode);\n\t} else {\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n\t}\n}\n\nstatic void _rtl92ee_phy_set_rfpath_switch(struct ieee80211_hw *hw,\n\t\t\t\t\t   bool bmain, bool is2t)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"\\n\");\n\n\tif (is_hal_stop(rtlhal)) {\n\t\tu8 u1btmp;\n\n\t\tu1btmp = rtl_read_byte(rtlpriv, REG_LEDCFG0);\n\t\trtl_write_byte(rtlpriv, REG_LEDCFG0, u1btmp | BIT(7));\n\t\trtl_set_bbreg(hw, RFPGA0_XAB_RFPARAMETER, BIT(13), 0x01);\n\t}\n\tif (is2t) {\n\t\tif (bmain)\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x1);\n\t\telse\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x2);\n\t} else {\n\t\trtl_set_bbreg(hw, RFPGA0_XAB_RFINTERFACESW, BIT(8) | BIT(9), 0);\n\t\trtl_set_bbreg(hw, 0x914, MASKLWORD, 0x0201);\n\n\t\t \n\t\tif (bmain) {\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE,\n\t\t\t\t      BIT(14) | BIT(13) | BIT(12), 0);\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(4) | BIT(3), 0);\n\t\t\tif (rtlefuse->antenna_div_type == CGCS_RX_HW_ANTDIV)\n\t\t\t\trtl_set_bbreg(hw, RCONFIG_RAM64x16, BIT(31), 0);\n\t\t} else {\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE,\n\t\t\t\t      BIT(14) | BIT(13) | BIT(12), 1);\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(4) | BIT(3), 1);\n\t\t\tif (rtlefuse->antenna_div_type == CGCS_RX_HW_ANTDIV)\n\t\t\t\trtl_set_bbreg(hw, RCONFIG_RAM64x16, BIT(31), 1);\n\t\t}\n\t}\n}\n\n#undef IQK_ADDA_REG_NUM\n#undef IQK_DELAY_TIME\n\nstatic u8 rtl92ee_get_rightchnlplace_for_iqk(u8 chnl)\n{\n\tu8 channel_all[59] = {\n\t\t1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,\n\t\t36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58,\n\t\t60, 62, 64, 100, 102, 104, 106, 108, 110, 112,\n\t\t114, 116, 118, 120, 122, 124, 126, 128,\t130,\n\t\t132, 134, 136, 138, 140, 149, 151, 153, 155,\n\t\t157, 159, 161, 163, 165\n\t};\n\tu8 place = chnl;\n\n\tif (chnl > 14) {\n\t\tfor (place = 14; place < sizeof(channel_all); place++) {\n\t\t\tif (channel_all[place] == chnl)\n\t\t\t\treturn place - 13;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nvoid rtl92ee_phy_iq_calibrate(struct ieee80211_hw *hw, bool b_recovery)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tlong result[4][8];\n\tu8 i, final_candidate;\n\tbool b_patha_ok, b_pathb_ok;\n\tlong reg_e94, reg_e9c, reg_ea4;\n\tlong reg_eb4, reg_ebc, reg_ec4;\n\tbool is12simular, is13simular, is23simular;\n\tu8 idx;\n\tu32 iqk_bb_reg[IQK_BB_REG_NUM] = {\n\t\tROFDM0_XARXIQIMBALANCE,\n\t\tROFDM0_XBRXIQIMBALANCE,\n\t\tROFDM0_ECCATHRESHOLD,\n\t\tROFDM0_AGCRSSITABLE,\n\t\tROFDM0_XATXIQIMBALANCE,\n\t\tROFDM0_XBTXIQIMBALANCE,\n\t\tROFDM0_XCTXAFE,\n\t\tROFDM0_XDTXAFE,\n\t\tROFDM0_RXIQEXTANTA\n\t};\n\n\tif (b_recovery) {\n\t\t_rtl92ee_phy_reload_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t\t\t   rtlphy->iqk_bb_backup, 9);\n\t\treturn;\n\t}\n\n\tfor (i = 0; i < 8; i++) {\n\t\tresult[0][i] = 0;\n\t\tresult[1][i] = 0;\n\t\tresult[2][i] = 0;\n\n\t\tif ((i == 0) || (i == 2) || (i == 4)  || (i == 6))\n\t\t\tresult[3][i] = 0x100;\n\t\telse\n\t\t\tresult[3][i] = 0;\n\t}\n\tfinal_candidate = 0xff;\n\tb_patha_ok = false;\n\tb_pathb_ok = false;\n\tis12simular = false;\n\tis23simular = false;\n\tis13simular = false;\n\tfor (i = 0; i < 3; i++) {\n\t\t_rtl92ee_phy_iq_calibrate(hw, result, i, true);\n\t\tif (i == 1) {\n\t\t\tis12simular = _rtl92ee_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t      result,\n\t\t\t\t\t\t\t\t      0, 1);\n\t\t\tif (is12simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (i == 2) {\n\t\t\tis13simular = _rtl92ee_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t      result,\n\t\t\t\t\t\t\t\t      0, 2);\n\t\t\tif (is13simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\tis23simular = _rtl92ee_phy_simularity_compare(hw,\n\t\t\t\t\t\t\t\t      result,\n\t\t\t\t\t\t\t\t      1, 2);\n\t\t\tif (is23simular)\n\t\t\t\tfinal_candidate = 1;\n\t\t\telse\n\t\t\t\tfinal_candidate = 3;\n\t\t}\n\t}\n\n\treg_e94 = result[3][0];\n\treg_e9c = result[3][1];\n\treg_ea4 = result[3][2];\n\treg_eb4 = result[3][4];\n\treg_ebc = result[3][5];\n\treg_ec4 = result[3][6];\n\n\tif (final_candidate != 0xff) {\n\t\treg_e94 = result[final_candidate][0];\n\t\trtlphy->reg_e94 = reg_e94;\n\t\treg_e9c = result[final_candidate][1];\n\t\trtlphy->reg_e9c = reg_e9c;\n\t\treg_ea4 = result[final_candidate][2];\n\t\treg_eb4 = result[final_candidate][4];\n\t\trtlphy->reg_eb4 = reg_eb4;\n\t\treg_ebc = result[final_candidate][5];\n\t\trtlphy->reg_ebc = reg_ebc;\n\t\treg_ec4 = result[final_candidate][6];\n\t\tb_patha_ok = true;\n\t\tb_pathb_ok = true;\n\t} else {\n\t\trtlphy->reg_e94 = 0x100;\n\t\trtlphy->reg_eb4 = 0x100;\n\t\trtlphy->reg_e9c = 0x0;\n\t\trtlphy->reg_ebc = 0x0;\n\t}\n\n\tif (reg_e94 != 0)\n\t\t_rtl92ee_phy_path_a_fill_iqk_matrix(hw, b_patha_ok, result,\n\t\t\t\t\t\t    final_candidate,\n\t\t\t\t\t\t    (reg_ea4 == 0));\n\n\t_rtl92ee_phy_path_b_fill_iqk_matrix(hw, b_pathb_ok, result,\n\t\t\t\t\t    final_candidate,\n\t\t\t\t\t    (reg_ec4 == 0));\n\n\tidx = rtl92ee_get_rightchnlplace_for_iqk(rtlphy->current_channel);\n\n\t \n\tif (final_candidate < 4) {\n\t\tfor (i = 0; i < IQK_MATRIX_REG_NUM; i++)\n\t\t\trtlphy->iqk_matrix[idx].value[0][i] =\n\t\t\t\tresult[final_candidate][i];\n\n\t\trtlphy->iqk_matrix[idx].iqk_done = true;\n\t}\n\t_rtl92ee_phy_save_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t\t rtlphy->iqk_bb_backup, 9);\n}\n\nvoid rtl92ee_phy_lc_calibrate(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = &rtlpriv->rtlhal;\n\tu32 timeout = 2000, timecount = 0;\n\n\twhile (rtlpriv->mac80211.act_scanning && timecount < timeout) {\n\t\tudelay(50);\n\t\ttimecount += 50;\n\t}\n\n\trtlphy->lck_inprogress = true;\n\tRTPRINT(rtlpriv, FINIT, INIT_IQK,\n\t\t\"LCK:Start!!! currentband %x delay %d ms\\n\",\n\t\t rtlhal->current_bandtype, timecount);\n\n\t_rtl92ee_phy_lc_calibrate(hw, false);\n\n\trtlphy->lck_inprogress = false;\n}\n\nvoid rtl92ee_phy_ap_calibrate(struct ieee80211_hw *hw, s8 delta)\n{\n}\n\nvoid rtl92ee_phy_set_rfpath_switch(struct ieee80211_hw *hw, bool bmain)\n{\n\t_rtl92ee_phy_set_rfpath_switch(hw, bmain, false);\n}\n\nbool rtl92ee_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tbool postprocessing = false;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"-->IO Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\tiotype, rtlphy->set_io_inprogress);\n\tdo {\n\t\tswitch (iotype) {\n\t\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Resume DM after scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Pause DM before scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\", iotype);\n\t\t\tbreak;\n\t\t}\n\t} while (false);\n\tif (postprocessing && !rtlphy->set_io_inprogress) {\n\t\trtlphy->set_io_inprogress = true;\n\t\trtlphy->current_io_type = iotype;\n\t} else {\n\t\treturn false;\n\t}\n\trtl92ee_phy_set_io(hw);\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE, \"IO Type(%#x)\\n\", iotype);\n\treturn true;\n}\n\nstatic void rtl92ee_phy_set_io(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct dig_t *dm_dig = &rtlpriv->dm_digtable;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"--->Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\trtlphy->current_io_type, rtlphy->set_io_inprogress);\n\tswitch (rtlphy->current_io_type) {\n\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\trtl92ee_dm_write_dig(hw, rtlphy->initgain_backup.xaagccore1);\n\t\trtl92ee_dm_write_cck_cca_thres(hw, rtlphy->initgain_backup.cca);\n\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE, \"no set txpower\\n\");\n\t\trtl92ee_phy_set_txpower_level(hw, rtlphy->current_channel);\n\t\tbreak;\n\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\t \n\t\trtlphy->initgain_backup.xaagccore1 = dm_dig->cur_igvalue;\n\t\trtl92ee_dm_write_dig(hw, 0x17);\n\t\trtlphy->initgain_backup.cca = dm_dig->cur_cck_cca_thres;\n\t\trtl92ee_dm_write_cck_cca_thres(hw, 0x40);\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\",\n\t\t\trtlphy->current_io_type);\n\t\tbreak;\n\t}\n\trtlphy->set_io_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"(%#x)\\n\", rtlphy->current_io_type);\n}\n\nstatic void rtl92ee_phy_set_rf_on(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\t \n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n}\n\nstatic void _rtl92ee_phy_set_rf_sleep(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x22);\n}\n\nstatic bool _rtl92ee_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t\t    enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tbool bresult = true;\n\tu8 i, queue_id;\n\tstruct rtl8192_tx_ring *ring = NULL;\n\n\tswitch (rfpwr_state) {\n\tcase ERFON:\n\t\tif ((ppsc->rfpwr_state == ERFOFF) &&\n\t\t    RT_IN_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC)) {\n\t\t\tbool rtstatus;\n\t\t\tu32 initializecount = 0;\n\n\t\t\tdo {\n\t\t\t\tinitializecount++;\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\t\"IPS Set eRf nic enable\\n\");\n\t\t\t\trtstatus = rtl_ps_enable_nic(hw);\n\t\t\t} while (!rtstatus && (initializecount < 10));\n\t\t\tRT_CLEAR_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t\t} else {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\"Set ERFON sleeping:%d ms\\n\",\n\t\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t\t\t\t ppsc->last_sleep_jiffies));\n\t\t\tppsc->last_awake_jiffies = jiffies;\n\t\t\trtl92ee_phy_set_rf_on(hw);\n\t\t}\n\t\tif (mac->link_state == MAC80211_LINKED)\n\t\t\trtlpriv->cfg->ops->led_control(hw, LED_CTL_LINK);\n\t\telse\n\t\t\trtlpriv->cfg->ops->led_control(hw, LED_CTL_NO_LINK);\n\t\tbreak;\n\tcase ERFOFF:\n\t\tfor (queue_id = 0, i = 0;\n\t\t     queue_id < RTL_PCI_MAX_TX_QUEUE_COUNT;) {\n\t\t\tring = &pcipriv->dev.tx_ring[queue_id];\n\t\t\tif (queue_id == BEACON_QUEUE ||\n\t\t\t    skb_queue_len(&ring->queue) == 0) {\n\t\t\t\tqueue_id++;\n\t\t\t\tcontinue;\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"eRf Off/Sleep: %d times TcbBusyQueue[%d] =%d before doze!\\n\",\n\t\t\t\t\t(i + 1), queue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\n\t\t\t\tudelay(10);\n\t\t\t\ti++;\n\t\t\t}\n\t\t\tif (i >= MAX_DOZE_WAITING_TIMES_9x) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"\\n ERFSLEEP: %d times TcbBusyQueue[%d] = %d !\\n\",\n\t\t\t\t\tMAX_DOZE_WAITING_TIMES_9x,\n\t\t\t\t\tqueue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC) {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\"IPS Set eRf nic disable\\n\");\n\t\t\trtl_ps_disable_nic(hw);\n\t\t\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t\t} else {\n\t\t\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS) {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\tLED_CTL_NO_LINK);\n\t\t\t} else {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t\tLED_CTL_POWER_OFF);\n\t\t\t}\n\t\t}\n\t\tbreak;\n\tcase ERFSLEEP:\n\t\tif (ppsc->rfpwr_state == ERFOFF)\n\t\t\tbreak;\n\t\tfor (queue_id = 0, i = 0;\n\t\t     queue_id < RTL_PCI_MAX_TX_QUEUE_COUNT;) {\n\t\t\tring = &pcipriv->dev.tx_ring[queue_id];\n\t\t\tif (skb_queue_len(&ring->queue) == 0) {\n\t\t\t\tqueue_id++;\n\t\t\t\tcontinue;\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"eRf Off/Sleep: %d times TcbBusyQueue[%d] =%d before doze!\\n\",\n\t\t\t\t\t(i + 1), queue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\t\t\t\tudelay(10);\n\t\t\t\ti++;\n\t\t\t}\n\t\t\tif (i >= MAX_DOZE_WAITING_TIMES_9x) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"\\n ERFSLEEP: %d times TcbBusyQueue[%d] = %d !\\n\",\n\t\t\t\t\tMAX_DOZE_WAITING_TIMES_9x,\n\t\t\t\t\tqueue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"Set ERFSLEEP awaked:%d ms\\n\",\n\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t\t\t ppsc->last_awake_jiffies));\n\t\tppsc->last_sleep_jiffies = jiffies;\n\t\t_rtl92ee_phy_set_rf_sleep(hw);\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\", rfpwr_state);\n\t\tbresult = false;\n\t\tbreak;\n\t}\n\tif (bresult)\n\t\tppsc->rfpwr_state = rfpwr_state;\n\treturn bresult;\n}\n\nbool rtl92ee_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t    enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\n\tbool bresult = false;\n\n\tif (rfpwr_state == ppsc->rfpwr_state)\n\t\treturn bresult;\n\tbresult = _rtl92ee_phy_set_rf_power_state(hw, rfpwr_state);\n\treturn bresult;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}