Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/cs141_vm_shared/lab2/test_alu_isim_beh.exe -prj Z:/cs141_vm_shared/lab2/test_alu_beh.prj work.test_alu work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add1.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add2.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add4.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add8.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/mux_4to1.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add16.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/mux_8to1.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/add32.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/sub32.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/slt.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/mux_16to1.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/alu.v" into library work
Analyzing Verilog file "Z:/cs141_vm_shared/lab2/test_alu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Z:/cs141_vm_shared/lab2/alu.v" Line 42: Port diff is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 467 ms
Compiling module add1
Compiling module add2
Compiling module add4
Compiling module add8
Compiling module add16
Compiling module add32
Compiling module sub32
Compiling module slt
Compiling module mux_4to1(WIDTH=32)
Compiling module mux_8to1(WIDTH=32)
Compiling module mux_16to1
Compiling module alu
Compiling module test_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable Z:/cs141_vm_shared/lab2/test_alu_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 655 ms
