// Seed: 1548601507
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
endprogram
module module_1 (
    input tri0 id_0
);
  wire id_2;
  ;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd71
) (
    _id_1,
    _id_2,
    id_3[id_2 : id_1],
    id_4
);
  input wire id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  output wire _id_1;
  assign id_3 = id_2;
  integer id_5 = id_5 !=? -1;
  wire [-1 : -1 'b0 +  -1] id_6;
  logic id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  assign id_7 = -1'b0;
  wire id_9;
endmodule
