v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 700 -1180 770 -1180 { lab=#net1}
N 1020 -1180 1090 -1180 { lab=#net2}
N 800 -1100 1120 -1100 { lab=Qout-pre-buffer}
N 1340 -1180 1410 -1180 { lab=#net3}
N 1120 -1100 1440 -1100 { lab=Qout-pre-buffer}
N 1660 -1180 1730 -1180 { lab=#net4}
N 1440 -1100 1760 -1100 { lab=Qout-pre-buffer}
N 1980 -1180 2050 -1180 { lab=#net5}
N 1760 -1100 2080 -1100 { lab=Qout-pre-buffer}
N 2300 -1180 2370 -1180 { lab=#net6}
N 2080 -1100 2400 -1100 { lab=Qout-pre-buffer}
N 2620 -1180 2690 -1180 { lab=#net7}
N 2400 -1100 2720 -1100 { lab=Qout-pre-buffer}
N 2720 -1150 2720 -1090 { lab=Qout-pre-buffer}
N 4910 -1100 4990 -1100 { lab=Qout}
N 4740 -1100 4810 -1100 { lab=#net8}
N 4560 -1100 4640 -1100 { lab=Qout-pre-buffer}
N 800 -1150 800 -1100 { lab=Qout-pre-buffer}
N 2930 -1100 2930 -1090 { lab=Qout-pre-buffer}
N 1120 -1150 1120 -1100 { lab=Qout-pre-buffer}
N 1440 -1150 1440 -1100 { lab=Qout-pre-buffer}
N 1760 -1150 1760 -1100 { lab=Qout-pre-buffer}
N 2080 -1150 2080 -1100 { lab=Qout-pre-buffer}
N 2400 -1150 2400 -1100 { lab=Qout-pre-buffer}
N 2950 -1180 3020 -1180 { lab=#net9}
N 3050 -1150 3050 -1100 { lab=Qout-pre-buffer}
N 3270 -1180 3340 -1180 { lab=#net10}
N 3590 -1180 3660 -1180 { lab=#net11}
N 3370 -1100 3690 -1100 { lab=Qout-pre-buffer}
N 3370 -1150 3370 -1100 { lab=Qout-pre-buffer}
N 3690 -1150 3690 -1100 { lab=Qout-pre-buffer}
N 2720 -1100 3050 -1100 { lab=Qout-pre-buffer}
N 3050 -1100 3370 -1100 { lab=Qout-pre-buffer}
N 3910 -1180 3980 -1180 { lab=#net12}
N 4230 -1180 4300 -1180 { lab=#net13}
N 4010 -1100 4330 -1100 { lab=Qout-pre-buffer}
N 4010 -1150 4010 -1100 { lab=Qout-pre-buffer}
N 4330 -1150 4330 -1100 { lab=Qout-pre-buffer}
N 3690 -1100 4010 -1100 { lab=Qout-pre-buffer}
N 4280 -1100 4280 -1090 { lab=Qout-pre-buffer}
N 4440 -1100 4440 -1090 { lab=Qout-pre-buffer}
N 4330 -1100 4560 -1100 { lab=Qout-pre-buffer}
N 1050 -610 1050 -560 { lab=Q0}
N 1280 -610 1280 -560 { lab=Q1}
N 1520 -610 1520 -560 { lab=Q2}
N 620 -560 890 -560 { lab=Q15}
N 860 -510 890 -510 { lab=nQ15}
N 950 -470 950 -350 { lab=CLK}
N 980 -560 1110 -560 { lab=Q0}
N 980 -510 1110 -510 { lab=#net14}
N 1200 -560 1340 -560 { lab=Q1}
N 1430 -560 1580 -560 { lab=Q2}
N 1200 -510 1340 -510 { lab=#net15}
N 1430 -510 1580 -510 { lab=#net16}
N 1170 -470 1170 -350 { lab=CLK}
N 1400 -470 1400 -350 { lab=CLK}
N 1640 -470 1640 -350 { lab=CLK}
N 1140 -620 1140 -590 { lab=VDD}
N 1370 -620 1370 -590 { lab=VDD}
N 1610 -620 1610 -590 { lab=VDD}
N 1760 -610 1760 -560 { lab=Q3}
N 1670 -560 1820 -560 { lab=Q3}
N 1670 -510 1820 -510 { lab=#net17}
N 1880 -470 1880 -350 { lab=CLK}
N 1850 -620 1850 -590 { lab=VDD}
N 2000 -610 2000 -560 { lab=Q4}
N 1910 -560 2060 -560 { lab=Q4}
N 1910 -510 2060 -510 { lab=#net18}
N 2120 -470 2120 -350 { lab=CLK}
N 2090 -620 2090 -590 { lab=VDD}
N 2240 -610 2240 -560 { lab=Q5}
N 2150 -560 2300 -560 { lab=Q5}
N 2150 -510 2300 -510 { lab=#net19}
N 2360 -470 2360 -350 { lab=CLK}
N 2330 -620 2330 -590 { lab=VDD}
N 2480 -610 2480 -560 { lab=Q6}
N 2390 -560 2540 -560 { lab=Q6}
N 2390 -510 2540 -510 { lab=#net20}
N 2570 -620 2570 -590 { lab=VDD}
N 760 -350 2600 -350 { lab=CLK}
N 2720 -610 2720 -560 { lab=Q7}
N 2630 -560 2780 -560 { lab=Q7}
N 2630 -510 2780 -510 { lab=#net21}
N 2810 -620 2810 -590 { lab=VDD}
N 2960 -610 2960 -560 { lab=Q8}
N 2870 -560 3020 -560 { lab=Q8}
N 2870 -510 3020 -510 { lab=#net22}
N 3050 -620 3050 -590 { lab=VDD}
N 3200 -610 3200 -560 { lab=Q9}
N 3110 -560 3260 -560 { lab=Q9}
N 3110 -510 3260 -510 { lab=#net23}
N 3290 -620 3290 -590 { lab=VDD}
N 3440 -610 3440 -560 { lab=Q10}
N 3350 -560 3500 -560 { lab=Q10}
N 3350 -510 3500 -510 { lab=#net24}
N 3530 -620 3530 -590 { lab=VDD}
N 3680 -610 3680 -560 { lab=Q11}
N 3590 -560 3740 -560 { lab=Q11}
N 3590 -510 3740 -510 { lab=#net25}
N 3770 -620 3770 -590 { lab=VDD}
N 3920 -610 3920 -560 { lab=Q12}
N 3830 -560 3980 -560 { lab=Q12}
N 3830 -510 3980 -510 { lab=#net26}
N 4010 -620 4010 -590 { lab=VDD}
N 4160 -610 4160 -560 { lab=Q13}
N 4070 -560 4220 -560 { lab=Q13}
N 4070 -510 4220 -510 { lab=#net27}
N 4250 -620 4250 -590 { lab=VDD}
N 4400 -610 4400 -560 { lab=Q14}
N 4310 -560 4460 -560 { lab=Q14}
N 4310 -510 4460 -510 { lab=#net28}
N 4490 -620 4490 -590 { lab=VDD}
N 4640 -610 4640 -560 { lab=Q15}
N 4550 -560 4700 -560 { lab=Q15}
N 2600 -470 2600 -350 { lab=CLK}
N 2840 -470 2840 -350 { lab=CLK}
N 3080 -470 3080 -350 { lab=CLK}
N 3320 -470 3320 -350 { lab=CLK}
N 3560 -470 3560 -350 { lab=CLK}
N 3800 -470 3800 -350 { lab=CLK}
N 4040 -470 4040 -350 { lab=CLK}
N 4280 -470 4280 -350 { lab=CLK}
N 4520 -470 4520 -350 { lab=CLK}
N 2600 -350 4520 -350 { lab=CLK}
N 4550 -510 4700 -510 { lab=nQ15}
N 4790 -510 4860 -510 { lab=nQ15}
N 4860 -510 4860 -300 { lab=nQ15}
N 590 -300 4860 -300 { lab=nQ15}
N 590 -510 860 -510 { lab=nQ15}
N 590 -510 590 -300 { lab=nQ15}
N 4790 -560 4860 -560 { lab=Q15}
N 4860 -710 4860 -560 { lab=Q15}
N 590 -560 620 -560 { lab=Q15}
N 590 -710 4860 -710 { lab=Q15}
N 590 -710 590 -560 { lab=Q15}
N 4700 -560 4790 -560 { lab=Q15}
N 4700 -510 4790 -510 { lab=nQ15}
N 4640 -510 4640 -480 { lab=nQ15}
C {madvlsi/vsource.sym} 340 -360 0 0 {name=VCLK
value="pulse(0 1.8 1u 1n 1n 5u 10u)"}
C {madvlsi/vsource.sym} 340 -200 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 340 -330 0 0 {name=l22 lab=GND}
C {madvlsi/gnd.sym} 340 -170 0 0 {name=l23 lab=GND}
C {devices/lab_pin.sym} 340 -390 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {madvlsi/vdd.sym} 340 -230 0 0 {name=l27 lab=VDD}
C {madvlsi/tt_models.sym} 320 -780 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {madvlsi/pmos3.sym} 800 -1180 0 0 {name=M1
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1120 -1180 0 0 {name=M2
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 640 -1180 0 0 {name=X19 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 960 -1180 0 0 {name=X20 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 640 -1140 0 0 {name=l18 lab=GND}
C {madvlsi/vdd.sym} 640 -1220 0 0 {name=l20 lab=VDD}
C {madvlsi/gnd.sym} 960 -1140 0 0 {name=l35 lab=GND}
C {madvlsi/vdd.sym} 960 -1220 0 0 {name=l39 lab=VDD}
C {madvlsi/vdd.sym} 800 -1210 0 0 {name=l43 lab=VDD}
C {madvlsi/vdd.sym} 1120 -1210 0 0 {name=l45 lab=VDD}
C {devices/lab_pin.sym} 600 -1180 0 0 {name=l57 sig_type=std_logic lab=Q0}
C {madvlsi/pmos3.sym} 1440 -1180 0 0 {name=M5
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1280 -1180 0 0 {name=X21 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 1280 -1140 0 0 {name=l61 lab=GND}
C {madvlsi/vdd.sym} 1280 -1220 0 0 {name=l65 lab=VDD}
C {madvlsi/vdd.sym} 1440 -1210 0 0 {name=l69 lab=VDD}
C {madvlsi/pmos3.sym} 1760 -1180 0 0 {name=M7
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1600 -1180 0 0 {name=X22 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 1600 -1140 0 0 {name=l74 lab=GND}
C {madvlsi/vdd.sym} 1600 -1220 0 0 {name=l75 lab=VDD}
C {madvlsi/vdd.sym} 1760 -1210 0 0 {name=l77 lab=VDD}
C {madvlsi/pmos3.sym} 2080 -1180 0 0 {name=M9
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1920 -1180 0 0 {name=X23 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 1920 -1140 0 0 {name=l79 lab=GND}
C {madvlsi/vdd.sym} 1920 -1220 0 0 {name=l80 lab=VDD}
C {madvlsi/vdd.sym} 2080 -1210 0 0 {name=l81 lab=VDD}
C {madvlsi/pmos3.sym} 2400 -1180 0 0 {name=M11
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2240 -1180 0 0 {name=X24 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2240 -1140 0 0 {name=l83 lab=GND}
C {madvlsi/vdd.sym} 2240 -1220 0 0 {name=l84 lab=VDD}
C {madvlsi/vdd.sym} 2400 -1210 0 0 {name=l85 lab=VDD}
C {madvlsi/pmos3.sym} 2720 -1180 0 0 {name=M13
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2560 -1180 0 0 {name=X25 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2560 -1140 0 0 {name=l87 lab=GND}
C {madvlsi/vdd.sym} 2560 -1220 0 0 {name=l88 lab=VDD}
C {madvlsi/vdd.sym} 2720 -1210 0 0 {name=l89 lab=VDD}
C {madvlsi/nmos3.sym} 2720 -1060 0 0 {name=M16
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 2720 -1030 0 0 {name=l94 lab=GND}
C {devices/lab_pin.sym} 4990 -1100 1 0 {name=l95 sig_type=std_logic lab=Qout}
C {devices/lab_pin.sym} 920 -1180 0 0 {name=l96 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1240 -1180 0 0 {name=l99 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1560 -1180 0 0 {name=l100 sig_type=std_logic lab=Q3}
C {devices/lab_pin.sym} 1880 -1180 0 0 {name=l103 sig_type=std_logic lab=Q4}
C {devices/lab_pin.sym} 2200 -1180 0 0 {name=l104 sig_type=std_logic lab=Q5}
C {devices/lab_pin.sym} 2520 -1180 0 0 {name=l105 sig_type=std_logic lab=Q6}
C {devices/lab_pin.sym} 2690 -1060 0 0 {name=l110 sig_type=std_logic lab=Q7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4680 -1100 0 0 {name=X27 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4850 -1100 0 0 {name=X28 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 4680 -1060 0 0 {name=l111 lab=GND}
C {madvlsi/vdd.sym} 4680 -1140 0 0 {name=l112 lab=VDD}
C {madvlsi/gnd.sym} 4850 -1060 0 0 {name=l113 lab=GND}
C {madvlsi/vdd.sym} 4850 -1140 0 0 {name=l114 lab=VDD}
C {devices/lab_pin.sym} 4560 -1100 1 0 {name=l115 sig_type=std_logic lab=Qout-pre-buffer}
C {madvlsi/nmos3.sym} 2930 -1060 0 0 {name=M3
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 2930 -1030 0 0 {name=l49 lab=GND}
C {devices/lab_pin.sym} 2900 -1060 0 0 {name=l53 sig_type=std_logic lab=Q8}
C {madvlsi/pmos3.sym} 3050 -1180 0 0 {name=M4
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2890 -1180 0 0 {name=X26 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 2890 -1140 0 0 {name=l73 lab=GND}
C {madvlsi/vdd.sym} 2890 -1220 0 0 {name=l78 lab=VDD}
C {madvlsi/vdd.sym} 3050 -1210 0 0 {name=l82 lab=VDD}
C {devices/lab_pin.sym} 2850 -1180 0 0 {name=l86 sig_type=std_logic lab=Q9}
C {madvlsi/pmos3.sym} 3370 -1180 0 0 {name=M6
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3210 -1180 0 0 {name=X29 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3210 -1140 0 0 {name=l90 lab=GND}
C {madvlsi/vdd.sym} 3210 -1220 0 0 {name=l91 lab=VDD}
C {madvlsi/vdd.sym} 3370 -1210 0 0 {name=l92 lab=VDD}
C {madvlsi/pmos3.sym} 3690 -1180 0 0 {name=M8
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3530 -1180 0 0 {name=X30 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3530 -1140 0 0 {name=l93 lab=GND}
C {madvlsi/vdd.sym} 3530 -1220 0 0 {name=l97 lab=VDD}
C {madvlsi/vdd.sym} 3690 -1210 0 0 {name=l98 lab=VDD}
C {devices/lab_pin.sym} 3170 -1180 0 0 {name=l101 sig_type=std_logic lab=Q10}
C {devices/lab_pin.sym} 3490 -1180 0 0 {name=l102 sig_type=std_logic lab=Q11}
C {madvlsi/pmos3.sym} 4010 -1180 0 0 {name=M10
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3850 -1180 0 0 {name=X31 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 3850 -1140 0 0 {name=l106 lab=GND}
C {madvlsi/vdd.sym} 3850 -1220 0 0 {name=l107 lab=VDD}
C {madvlsi/vdd.sym} 4010 -1210 0 0 {name=l108 lab=VDD}
C {madvlsi/pmos3.sym} 4330 -1180 0 0 {name=M12
L=0.15
W=1
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4170 -1180 0 0 {name=X32 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 4170 -1140 0 0 {name=l109 lab=GND}
C {madvlsi/vdd.sym} 4170 -1220 0 0 {name=l116 lab=VDD}
C {madvlsi/vdd.sym} 4330 -1210 0 0 {name=l117 lab=VDD}
C {devices/lab_pin.sym} 3810 -1180 0 0 {name=l118 sig_type=std_logic lab=Q12}
C {devices/lab_pin.sym} 4130 -1180 0 0 {name=l119 sig_type=std_logic lab=Q13}
C {madvlsi/nmos3.sym} 4280 -1060 0 0 {name=M15
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 4280 -1030 0 0 {name=l124 lab=GND}
C {devices/lab_pin.sym} 4250 -1060 0 0 {name=l125 sig_type=std_logic lab=Q14}
C {madvlsi/nmos3.sym} 4440 -1060 0 0 {name=M17
L=0.15
W=1
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 4440 -1030 0 0 {name=l126 lab=GND}
C {devices/lab_pin.sym} 4410 -1060 0 0 {name=l127 sig_type=std_logic lab=Q15}
C {madvlsi/gnd.sym} 920 -470 0 0 {name=l1 lab=GND}
C {madvlsi/gnd.sym} 1140 -470 0 0 {name=l2 lab=GND}
C {madvlsi/gnd.sym} 1370 -470 0 0 {name=l3 lab=GND}
C {madvlsi/gnd.sym} 1610 -470 0 0 {name=l4 lab=GND}
C {madvlsi/vdd.sym} 920 -590 0 0 {name=l7 lab=VDD}
C {madvlsi/vdd.sym} 1140 -620 0 0 {name=l8 lab=VDD}
C {madvlsi/vdd.sym} 1370 -620 0 0 {name=l9 lab=VDD}
C {madvlsi/vdd.sym} 1610 -620 0 0 {name=l10 lab=VDD}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l12 sig_type=std_logic lab=CLK}
C {devices/lab_pin.sym} 1050 -610 1 0 {name=l13 sig_type=std_logic lab=Q0}
C {devices/lab_pin.sym} 1280 -610 1 0 {name=l15 sig_type=std_logic lab=Q1}
C {devices/lab_pin.sym} 1520 -610 1 0 {name=l16 sig_type=std_logic lab=Q2}
C {devices/lab_pin.sym} 1760 -610 1 0 {name=l19 sig_type=std_logic lab=Q3}
C {devices/code_shown.sym} 4890 -670 0 0 {name=SPICE only_toplevel=false value=".ic v(Q0)=0  v(X2.Qi)=1.8
.ic v(Q1)=0 v(X3.Qi)=1.8
.ic v(Q2)=0 v(X4.Qi)=1.8
.ic v(Q3)=0 v(X5.Qi)=1.8
.ic v(Q4)=0 v(X6.Qi)=1.8
.ic v(Q5)=0 v(X7.Qi)=1.8
.ic v(Q6)=0 v(X8.Qi)=1.8
.ic v(Q7)=0 v(X9.Qi)=1.8
.ic v(Q8)=0 v(X10.Qi)=1.8
.ic v(Q9)=0 v(X11.Qi)=1.8
.ic v(Q10)=0 v(X12.Qi)=1.8
.ic v(Q11)=0 v(X13.Qi)=1.8
.ic v(Q12)=0 v(X14.Qi)=1.8
.ic v(Q13)=0 v(X15.Qi)=1.8
.ic v(Q14)=0 v(X16.Qi)=1.8
.ic v(Q15)=1.8 v(X17.Qi)=0 v(nQ15)=0
.tran 10u 1m
.save all"}
C {devices/lab_pin.sym} 760 -350 0 0 {name=l26 sig_type=std_logic lab=CLK}
C {madvlsi/gnd.sym} 1850 -470 0 0 {name=l28 lab=GND}
C {madvlsi/vdd.sym} 1850 -620 0 0 {name=l29 lab=VDD}
C {madvlsi/gnd.sym} 2090 -470 0 0 {name=l32 lab=GND}
C {madvlsi/vdd.sym} 2090 -620 0 0 {name=l33 lab=VDD}
C {devices/lab_pin.sym} 2000 -610 1 0 {name=l34 sig_type=std_logic lab=Q4}
C {madvlsi/gnd.sym} 2330 -470 0 0 {name=l36 lab=GND}
C {madvlsi/vdd.sym} 2330 -620 0 0 {name=l37 lab=VDD}
C {devices/lab_pin.sym} 2240 -610 1 0 {name=l38 sig_type=std_logic lab=Q5}
C {madvlsi/gnd.sym} 2570 -470 0 0 {name=l40 lab=GND}
C {madvlsi/vdd.sym} 2570 -620 0 0 {name=l41 lab=VDD}
C {devices/lab_pin.sym} 2480 -610 1 0 {name=l42 sig_type=std_logic lab=Q6}
C {madvlsi/gnd.sym} 2810 -470 0 0 {name=l30 lab=GND}
C {madvlsi/vdd.sym} 2810 -620 0 0 {name=l31 lab=VDD}
C {devices/lab_pin.sym} 2720 -610 1 0 {name=l44 sig_type=std_logic lab=Q7}
C {madvlsi/gnd.sym} 3050 -470 0 0 {name=l46 lab=GND}
C {madvlsi/vdd.sym} 3050 -620 0 0 {name=l47 lab=VDD}
C {devices/lab_pin.sym} 2960 -610 1 0 {name=l48 sig_type=std_logic lab=Q8}
C {madvlsi/gnd.sym} 3290 -470 0 0 {name=l50 lab=GND}
C {madvlsi/vdd.sym} 3290 -620 0 0 {name=l51 lab=VDD}
C {devices/lab_pin.sym} 3200 -610 1 0 {name=l52 sig_type=std_logic lab=Q9}
C {madvlsi/gnd.sym} 3530 -470 0 0 {name=l54 lab=GND}
C {madvlsi/vdd.sym} 3530 -620 0 0 {name=l55 lab=VDD}
C {devices/lab_pin.sym} 3440 -610 1 0 {name=l56 sig_type=std_logic lab=Q10}
C {madvlsi/gnd.sym} 3770 -470 0 0 {name=l58 lab=GND}
C {madvlsi/vdd.sym} 3770 -620 0 0 {name=l59 lab=VDD}
C {devices/lab_pin.sym} 3680 -610 1 0 {name=l60 sig_type=std_logic lab=Q11}
C {madvlsi/gnd.sym} 4010 -470 0 0 {name=l62 lab=GND}
C {madvlsi/vdd.sym} 4010 -620 0 0 {name=l63 lab=VDD}
C {devices/lab_pin.sym} 3920 -610 1 0 {name=l64 sig_type=std_logic lab=Q12}
C {madvlsi/gnd.sym} 4250 -470 0 0 {name=l66 lab=GND}
C {madvlsi/vdd.sym} 4250 -620 0 0 {name=l67 lab=VDD}
C {devices/lab_pin.sym} 4160 -610 1 0 {name=l68 sig_type=std_logic lab=Q13}
C {madvlsi/gnd.sym} 4490 -470 0 0 {name=l70 lab=GND}
C {madvlsi/vdd.sym} 4490 -620 0 0 {name=l71 lab=VDD}
C {devices/lab_pin.sym} 4400 -610 1 0 {name=l72 sig_type=std_logic lab=Q14}
C {devices/lab_pin.sym} 4640 -610 1 0 {name=l76 sig_type=std_logic lab=Q15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 840 -530 0 0 {name=X2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1060 -530 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1290 -530 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1530 -530 0 0 {name=X5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 1770 -530 0 0 {name=X6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2010 -530 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2250 -530 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2490 -530 0 0 {name=X9}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2730 -530 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 2970 -530 0 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3210 -530 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3450 -530 0 0 {name=X13}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3690 -530 0 0 {name=X14}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 3930 -530 0 0 {name=X15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4170 -530 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/CSRL_D_FF.sym} 4410 -530 0 0 {name=X17}
C {devices/lab_pin.sym} 4640 -480 3 0 {name=l6 sig_type=std_logic lab=nQ15}
