

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_208_3'
================================================================
* Date:           Sat Apr 12 12:18:45 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.040 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_208_3  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [../layer.h:208]   --->   Operation 5 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.48ns)   --->   "%store_ln208 = store i4 0, i4 %ii" [../layer.h:208]   --->   Operation 6 'store' 'store_ln208' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_209_4"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_2 = load i4 %ii" [../layer.h:208]   --->   Operation 8 'load' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln208 = icmp_eq  i4 %ii_2, i4 8" [../layer.h:208]   --->   Operation 9 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%add_ln208 = add i4 %ii_2, i4 1" [../layer.h:208]   --->   Operation 10 'add' 'add_ln208' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %VITIS_LOOP_209_4.split, void %for.end39.exitStub" [../layer.h:208]   --->   Operation 11 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i4 %ii_2" [../layer.h:208]   --->   Operation 12 'zext' 'zext_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_activation_0_addr = getelementptr i18 %d_activation_0, i64 0, i64 %zext_ln208" [../layer.h:208]   --->   Operation 13 'getelementptr' 'd_activation_0_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln208" [../layer.h:208]   --->   Operation 14 'getelementptr' 'agg_result_0_addr' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.79ns)   --->   "%agg_result_0_load = load i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 15 'load' 'agg_result_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_1 : Operation 16 [2/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:211]   --->   Operation 16 'load' 'd_activation_0_load' <Predicate = (!icmp_ln208)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln208 = store i4 %add_ln208, i4 %ii" [../layer.h:208]   --->   Operation 17 'store' 'store_ln208' <Predicate = (!icmp_ln208)> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln208)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:208]   --->   Operation 18 'specpipeline' 'specpipeline_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:208]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [../layer.h:208]   --->   Operation 20 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.79ns)   --->   "%agg_result_0_load = load i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 21 'load' 'agg_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln211 = sext i25 %agg_result_0_load" [../layer.h:211]   --->   Operation 22 'sext' 'sext_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.79ns)   --->   "%d_activation_0_load = load i3 %d_activation_0_addr" [../layer.h:211]   --->   Operation 23 'load' 'd_activation_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 8> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i18 %d_activation_0_load" [../layer.h:211]   --->   Operation 24 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.46ns)   --->   "%mul_ln211 = mul i42 %zext_ln211, i42 %sext_ln211" [../layer.h:211]   --->   Operation 25 'mul' 'mul_ln211' <Predicate = true> <Delay = 3.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %mul_ln211, i32 17, i32 41" [../layer.h:211]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln211 = store i25 %trunc_ln, i3 %agg_result_0_addr" [../layer.h:211]   --->   Operation 27 'store' 'store_ln211' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln208 = br void %VITIS_LOOP_209_4" [../layer.h:208]   --->   Operation 28 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln208', ../layer.h:208) of constant 0 on local variable 'ii', ../layer.h:208 [4]  (0.489 ns)
	'load' operation 4 bit ('ii', ../layer.h:208) on local variable 'ii', ../layer.h:208 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln208', ../layer.h:208) [8]  (0.868 ns)
	'store' operation 0 bit ('store_ln208', ../layer.h:208) of variable 'add_ln208', ../layer.h:208 on local variable 'ii', ../layer.h:208 [25]  (0.489 ns)

 <State 2>: 5.040ns
The critical path consists of the following:
	'load' operation 25 bit ('agg_result_0_load', ../layer.h:211) on array 'agg_result_0' [18]  (0.790 ns)
	'mul' operation 42 bit ('mul_ln211', ../layer.h:211) [22]  (3.460 ns)
	'store' operation 0 bit ('store_ln211', ../layer.h:211) of variable 'trunc_ln', ../layer.h:211 on array 'agg_result_0' [24]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
