// Seed: 772643709
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(posedge 1 - id_3[1] or posedge 1) id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8 = 1;
  assign id_8 = 1 - "";
  wire id_9 = id_9;
  module_0(
      id_4, id_2
  );
  always repeat (1) $display(1 != 1);
endmodule
