tegra_smmu_remove_device	,	F_61
pt	,	V_82
SMMU_TLB_FLUSH	,	V_22
dma_addr_t	,	T_4
page_to_phys	,	F_8
dev	,	V_72
iommu	,	V_74
PFN_PHYS	,	F_56
PAGE_SHIFT	,	V_106
SMMU_PTC_CONFIG_INDEX_MAP	,	F_72
smmu_flush	,	F_17
tegra_smmu_ops	,	V_116
SMMU_PTC_CONFIG	,	V_109
SMMU_PTC_FLUSH_HI_MASK	,	V_16
SMMU_PD_WRITABLE	,	V_42
"iommus"	,	L_1
as	,	V_35
SMMU_PTC_FLUSH_TYPE_ADR	,	V_18
size	,	V_93
paddr	,	V_92
domain	,	V_4
SMMU_SIZE_PD	,	V_68
of_node	,	V_77
GFP_KERNEL	,	V_39
device	,	V_71
tegra_mc	,	V_100
SMMU_CONFIG	,	V_26
"nvidia,tegra30-ahb"	,	L_3
SMMU_SIZE_PT	,	V_88
mutex_init	,	F_69
SMMU_TLB_CONFIG_HIT_UNDER_MISS	,	V_110
num_asids	,	V_31
device_node	,	V_75
of_parse_phandle_with_args	,	F_44
tegra_smmu_probe	,	F_65
SMMU_TLB_FLUSH_ASID_MATCH	,	V_24
mutex_unlock	,	F_21
use_count	,	V_65
swgroups	,	V_55
SMMU_TLB_FLUSH_ASID	,	F_12
smmu_readl	,	F_5
SMMU_PTC_FLUSH_HI	,	V_17
of_phandle_args	,	V_78
SMMU_PD_READABLE	,	V_41
clear_bit	,	F_24
iova	,	V_25
i	,	V_36
uint32_t	,	T_3
regs	,	V_9
smmu_flush_tlb_section	,	F_13
tegra_ahb_enable_smmu	,	F_64
ahb_match	,	V_102
mutex_lock	,	F_19
phys_addr_t	,	T_2
geometry	,	V_47
SMMU_ASID_VALUE	,	F_38
of_node_put	,	F_45
platform_device	,	V_98
ERR_PTR	,	F_67
SMMU_TLB_FLUSH_VA_SECTION	,	F_14
tegra_smmu_unmap	,	F_54
tegra_smmu_attach_dev	,	F_43
dev_dbg	,	F_71
BIT_MASK	,	F_70
reg	,	V_60
SMMU_PTB_ASID	,	V_69
force_aperture	,	V_50
tegra_smmu_domain_free	,	F_33
num_clients	,	V_56
BITS_TO_LONGS	,	F_68
smmu_flush_tlb_group	,	F_15
SMMU_PDE_ATTR	,	V_89
iommu_domain	,	V_2
count	,	V_45
archdata	,	V_73
SMMU_PTE_ATTR	,	V_96
"#iommu-cells"	,	L_2
ops	,	V_66
idp	,	V_27
as_put_pte	,	F_50
page	,	V_10
offset_in_page	,	F_53
alloc_page	,	F_28
SMMU_TLB_FLUSH_VA_MATCH_ALL	,	V_21
SMMU_ASID_MASK	,	V_62
SMMU_PTB_DATA_VALUE	,	F_41
of_find_device_by_node	,	F_58
swgroup	,	V_52
smmu_flush_tlb	,	F_10
asids	,	V_30
smmu_flush_ptc	,	F_7
SMMU_TLB_CONFIG_ACTIVE_LINES	,	F_74
kzalloc	,	F_27
IOMMU_DOMAIN_UNMANAGED	,	V_38
client	,	V_58
iommu_cap	,	V_33
of_device_id	,	V_101
__GFP_DMA	,	V_44
asid	,	V_23
pte	,	V_85
__free_page	,	F_30
SMMU_NUM_PDE	,	V_46
BIT	,	F_37
tegra_smmu_iova_to_phys	,	F_55
pde	,	V_83
pfn_mask	,	V_91
SMMU_PTE_SHIFT	,	V_86
SMMU_NUM_PTE	,	V_87
SMMU_PDE_SHIFT	,	V_84
tegra_mc_client	,	V_57
aperture_end	,	V_49
__phys_to_pfn	,	F_52
ENOMEM	,	V_95
SMMU_PTC_FLUSH_TYPE_ALL	,	V_19
tegra_smmu_detach_dev	,	F_46
tegra_smmu_find	,	F_57
tegra_smmu_soc	,	V_105
ClearPageReserved	,	F_34
bit	,	V_61
compatible	,	V_103
atom_size	,	V_14
supports_round_robin_arbitration	,	V_111
lock	,	V_29
ahb	,	V_104
tegra_smmu_alloc_asid	,	F_18
id	,	V_28
SMMU_TLB_FLUSH_VA_GROUP	,	F_16
phys	,	V_11
index	,	V_79
ENOSPC	,	V_32
num_address_bits	,	V_15
pfn	,	V_97
num_swgroups	,	V_54
ENODEV	,	V_80
dom	,	V_3
clients	,	V_59
kfree	,	F_29
supports_request_limit	,	V_108
tegra_smmu_enable	,	F_36
prot	,	V_94
tegra_smmu_ahb_enable	,	F_62
page_address	,	F_31
find_first_zero_bit	,	F_20
err	,	V_64
aperture_start	,	V_48
to_smmu_as	,	F_1
SMMU_TLB_CONFIG_ROUND_ROBIN_ARBITRATION	,	V_112
tegra_smmu_free_asid	,	F_23
tegra_smmu_disable	,	F_39
tegra_smmu_add_device	,	F_60
SMMU_PTC_FLUSH	,	V_20
tegra_smmu_as_prepare	,	F_40
soc	,	V_13
bus_set_iommu	,	F_75
CONFIG_PHYS_ADDR_T_64BIT	,	F_9
SetPageReserved	,	F_32
size_t	,	T_5
of_find_matching_node	,	F_63
tegra_smmu_domain_alloc	,	F_26
smmu_flush_tlb_asid	,	F_11
pdev	,	V_99
tegra_smmu_find_swgroup	,	F_35
u32	,	T_1
mc	,	V_12
pagep	,	V_81
SMMU_PTC_CONFIG_REQ_LIMIT	,	F_73
tegra_smmu_as_unprepare	,	F_42
group	,	V_53
SMMU_PDE_NEXT	,	V_90
"address bits: %u, PFN mask: %#lx\n"	,	L_4
offset	,	V_8
platform_bus_type	,	V_115
SMMU_PD_NONSECURE	,	V_43
SMMU_MK_PDE	,	F_48
smmu	,	V_6
pfn_to_page	,	F_49
devm_kzalloc	,	F_66
SMMU_ASID_ENABLE	,	V_63
np	,	V_76
platform_get_drvdata	,	F_59
as_get_pte	,	F_47
smmu_writel	,	F_3
tegra_smmu_swgroup	,	V_51
cap	,	V_34
tegra_smmu_as	,	V_1
attr	,	V_40
value	,	V_7
tegra_smmu_map	,	F_51
tegra_smmu	,	V_5
SMMU_TLB_CONFIG	,	V_113
readl	,	F_6
writel	,	F_4
set_bit	,	F_22
container_of	,	F_2
tegra_smmu_capable	,	F_25
pd	,	V_37
SMMU_PTB_DATA	,	V_70
flush_dcache	,	V_67
SMMU_CONFIG_ENABLE	,	V_114
SMMU_PTC_CONFIG_ENABLE	,	V_107
