Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  2 22:27:19 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: craft_encrypt_inst/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.828        0.000                      0                  171        0.131        0.000                      0                  171        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.828        0.000                      0                  171        0.131        0.000                      0                  171        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 1.478ns (20.489%)  route 5.735ns (79.511%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 r  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  craft_encrypt_inst/craft_round_inst_0/dout[22]_INST_0/O
                         net (fo=7, routed)           0.856     9.801    craft_encrypt_inst/craft_round_inst_1/din[22]
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.124     9.925 r  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           1.004    10.929    craft_encrypt_inst/craft_round_inst_1/add_key[54]
    SLICE_X62Y90         LUT4 (Prop_lut4_I2_O)        0.152    11.081 r  craft_encrypt_inst/craft_round_inst_1/dout[8]_INST_0/O
                         net (fo=1, routed)           0.971    12.052    craft_encrypt_inst/state_next[8]
    SLICE_X62Y94         LUT3 (Prop_lut3_I0_O)        0.374    12.426 r  craft_encrypt_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000    12.426    craft_encrypt_inst/p_1_in[8]
    SLICE_X62Y94         FDRE                                         r  craft_encrypt_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X62Y94         FDRE                                         r  craft_encrypt_inst/state_reg[8]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.118    15.254    craft_encrypt_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 1.880ns (26.255%)  route 5.280ns (73.745%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.754     9.880    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.352    10.232 f  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.724    10.956    craft_encrypt_inst/craft_round_inst_1/add_key[51]
    SLICE_X55Y91         LUT6 (Prop_lut6_I1_O)        0.326    11.282 r  craft_encrypt_inst/craft_round_inst_1/dout[5]_INST_0/O
                         net (fo=1, routed)           0.938    12.221    craft_encrypt_inst/state_next[5]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.152    12.373 r  craft_encrypt_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000    12.373    craft_encrypt_inst/p_1_in[5]
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.492    14.909    craft_encrypt_inst/clk
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[5]/C
                         clock pessimism              0.261    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)        0.075    15.210    craft_encrypt_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.854ns (26.528%)  route 5.135ns (73.472%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.590     9.716    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.326    10.042 f  craft_encrypt_inst/craft_round_inst_1/add_key[35]_INST_0/O
                         net (fo=5, routed)           0.962    11.004    craft_encrypt_inst/craft_round_inst_1/add_key[35]
    SLICE_X57Y92         LUT5 (Prop_lut5_I1_O)        0.152    11.156 r  craft_encrypt_inst/craft_round_inst_1/dout[17]_INST_0/O
                         net (fo=1, routed)           0.719    11.875    craft_encrypt_inst/state_next[17]
    SLICE_X57Y94         LUT3 (Prop_lut3_I0_O)        0.326    12.201 r  craft_encrypt_inst/state[17]_i_1/O
                         net (fo=1, routed)           0.000    12.201    craft_encrypt_inst/p_1_in[17]
    SLICE_X57Y94         FDRE                                         r  craft_encrypt_inst/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X57Y94         FDRE                                         r  craft_encrypt_inst/state_reg[17]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X57Y94         FDRE (Setup_fdre_C_D)        0.029    15.165    craft_encrypt_inst/state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.568ns (22.269%)  route 5.473ns (77.731%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.803     7.471    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.595 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[14]_INST_0/O
                         net (fo=5, routed)           1.195     8.790    craft_encrypt_inst/craft_round_inst_0/tk[14]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.914 r  craft_encrypt_inst/craft_round_inst_0/dout[58]_INST_0/O
                         net (fo=2, routed)           0.815     9.729    craft_encrypt_inst/craft_round_inst_1/din[58]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.152     9.881 f  craft_encrypt_inst/craft_round_inst_1/add_key[58]_INST_0/O
                         net (fo=4, routed)           0.873    10.755    craft_encrypt_inst/craft_round_inst_1/add_key[58]
    SLICE_X63Y96         LUT4 (Prop_lut4_I1_O)        0.354    11.109 r  craft_encrypt_inst/craft_round_inst_1/dout[15]_INST_0/O
                         net (fo=1, routed)           0.786    11.895    craft_encrypt_inst/state_next[15]
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.358    12.253 r  craft_encrypt_inst/state[15]_i_1/O
                         net (fo=1, routed)           0.000    12.253    craft_encrypt_inst/p_1_in[15]
    SLICE_X62Y95         FDRE                                         r  craft_encrypt_inst/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X62Y95         FDRE                                         r  craft_encrypt_inst/state_reg[15]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.118    15.254    craft_encrypt_inst/state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 1.334ns (19.404%)  route 5.541ns (80.596%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.803     7.471    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.595 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[14]_INST_0/O
                         net (fo=5, routed)           1.195     8.790    craft_encrypt_inst/craft_round_inst_0/tk[14]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124     8.914 r  craft_encrypt_inst/craft_round_inst_0/dout[58]_INST_0/O
                         net (fo=2, routed)           0.815     9.729    craft_encrypt_inst/craft_round_inst_1/din[58]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.152     9.881 r  craft_encrypt_inst/craft_round_inst_1/add_key[58]_INST_0/O
                         net (fo=4, routed)           0.873    10.755    craft_encrypt_inst/craft_round_inst_1/add_key[58]
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.326    11.081 r  craft_encrypt_inst/craft_round_inst_1/dout[12]_INST_0/O
                         net (fo=1, routed)           0.854    11.935    craft_encrypt_inst/state_next[12]
    SLICE_X63Y95         LUT3 (Prop_lut3_I0_O)        0.152    12.087 r  craft_encrypt_inst/state[12]_i_1/O
                         net (fo=1, routed)           0.000    12.087    craft_encrypt_inst/p_1_in[12]
    SLICE_X63Y95         FDRE                                         r  craft_encrypt_inst/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X63Y95         FDRE                                         r  craft_encrypt_inst/state_reg[12]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.075    15.211    craft_encrypt_inst/state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.200ns (17.585%)  route 5.624ns (82.415%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 r  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  craft_encrypt_inst/craft_round_inst_0/dout[22]_INST_0/O
                         net (fo=7, routed)           0.856     9.801    craft_encrypt_inst/craft_round_inst_1/din[22]
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.124     9.925 f  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           1.004    10.929    craft_encrypt_inst/craft_round_inst_1/add_key[54]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124    11.053 r  craft_encrypt_inst/craft_round_inst_1/dout[11]_INST_0/O
                         net (fo=1, routed)           0.859    11.912    craft_encrypt_inst/state_next[11]
    SLICE_X63Y95         LUT3 (Prop_lut3_I0_O)        0.124    12.036 r  craft_encrypt_inst/state[11]_i_1/O
                         net (fo=1, routed)           0.000    12.036    craft_encrypt_inst/p_1_in[11]
    SLICE_X63Y95         FDRE                                         r  craft_encrypt_inst/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X63Y95         FDRE                                         r  craft_encrypt_inst/state_reg[11]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.029    15.165    craft_encrypt_inst/state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.080ns (30.370%)  route 4.769ns (69.630%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.754     9.880    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.352    10.232 f  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.504    10.736    craft_encrypt_inst/craft_round_inst_1/add_key[51]
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.321    11.057 r  craft_encrypt_inst/craft_round_inst_1/dout[7]_INST_0/O
                         net (fo=1, routed)           0.647    11.704    craft_encrypt_inst/state_next[7]
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.357    12.061 r  craft_encrypt_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000    12.061    craft_encrypt_inst/p_1_in[7]
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[7]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)        0.075    15.211    craft_encrypt_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.890ns (27.602%)  route 4.957ns (72.398%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.378     7.046    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.483     7.653    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.116     7.769 f  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.713     8.483    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X59Y91         LUT4 (Prop_lut4_I2_O)        0.356     8.839 r  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.469     9.308    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.640 f  craft_encrypt_inst/craft_round_inst_1/add_key[39]_INST_0/O
                         net (fo=5, routed)           0.826    10.466    craft_encrypt_inst/craft_round_inst_1/add_key[39]
    SLICE_X60Y91         LUT5 (Prop_lut5_I1_O)        0.152    10.618 r  craft_encrypt_inst/craft_round_inst_1/dout[29]_INST_0/O
                         net (fo=1, routed)           1.088    11.706    craft_encrypt_inst/state_next[29]
    SLICE_X60Y96         LUT3 (Prop_lut3_I0_O)        0.354    12.060 r  craft_encrypt_inst/state[29]_i_1/O
                         net (fo=1, routed)           0.000    12.060    craft_encrypt_inst/p_1_in[29]
    SLICE_X60Y96         FDRE                                         r  craft_encrypt_inst/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X60Y96         FDRE                                         r  craft_encrypt_inst/state_reg[29]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.075    15.211    craft_encrypt_inst/state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 1.880ns (27.720%)  route 4.902ns (72.280%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.754     9.880    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.352    10.232 r  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.504    10.736    craft_encrypt_inst/craft_round_inst_1/add_key[51]
    SLICE_X56Y91         LUT4 (Prop_lut4_I3_O)        0.326    11.062 r  craft_encrypt_inst/craft_round_inst_1/dout[4]_INST_0/O
                         net (fo=1, routed)           0.780    11.842    craft_encrypt_inst/state_next[4]
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.152    11.994 r  craft_encrypt_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000    11.994    craft_encrypt_inst/p_1_in[4]
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[4]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)        0.075    15.211    craft_encrypt_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 1.664ns (24.810%)  route 5.043ns (75.190%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.315     6.983    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.107 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[57]_INST_0/O
                         net (fo=1, routed)           0.484     7.591    craft_encrypt_inst/craft_round_inst_0/tk[57]
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.715 r  craft_encrypt_inst/craft_round_inst_0/add_key[57]_INST_0/O
                         net (fo=3, routed)           0.802     8.517    craft_encrypt_inst/craft_round_inst_0/add_key[57]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.641 r  craft_encrypt_inst/craft_round_inst_0/dout[14]_INST_0/O
                         net (fo=9, routed)           0.840     9.481    craft_encrypt_inst/craft_round_inst_1/din[14]
    SLICE_X56Y94         LUT4 (Prop_lut4_I2_O)        0.150     9.631 f  craft_encrypt_inst/craft_round_inst_1/add_key[62]_INST_0/O
                         net (fo=4, routed)           0.877    10.508    craft_encrypt_inst/craft_round_inst_1/add_key[62]
    SLICE_X56Y94         LUT4 (Prop_lut4_I1_O)        0.354    10.862 r  craft_encrypt_inst/craft_round_inst_1/dout[3]_INST_0/O
                         net (fo=1, routed)           0.725    11.587    craft_encrypt_inst/state_next[3]
    SLICE_X56Y93         LUT3 (Prop_lut3_I0_O)        0.332    11.919 r  craft_encrypt_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000    11.919    craft_encrypt_inst/p_1_in[3]
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907    13.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493    14.910    craft_encrypt_inst/clk
    SLICE_X56Y93         FDRE                                         r  craft_encrypt_inst/state_reg[3]/C
                         clock pessimism              0.261    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)        0.031    15.167    craft_encrypt_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  3.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.560     1.482    craft_encrypt_inst/clk
    SLICE_X51Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  craft_encrypt_inst/r1_reg[6]/Q
                         net (fo=4, routed)           0.078     1.701    craft_encrypt_inst/r1_reg[6]
    SLICE_X50Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.746 r  craft_encrypt_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.746    craft_encrypt_inst/p_0_in
    SLICE_X50Y99         FDRE                                         r  craft_encrypt_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.830     1.997    craft_encrypt_inst/clk
    SLICE_X50Y99         FDRE                                         r  craft_encrypt_inst/done_reg/C
                         clock pessimism             -0.503     1.495    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.120     1.615    craft_encrypt_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y99         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/Q
                         net (fo=4, routed)           0.142     1.766    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[6]
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.075     1.574    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X60Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.076     1.687    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[0]
    SLICE_X60Y98         LUT2 (Prop_lut2_I0_O)        0.099     1.786 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.833     2.000    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X60Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                         clock pessimism             -0.518     1.483    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.091     1.574    craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.658%)  route 0.147ns (39.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/clk
    SLICE_X52Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  craft_encrypt_inst/r1_reg[2]/Q
                         net (fo=7, routed)           0.147     1.758    craft_encrypt_inst/r1_reg[2]
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.099     1.857 r  craft_encrypt_inst/r1[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    craft_encrypt_inst/p_0_in__0[6]
    SLICE_X51Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.830     1.997    craft_encrypt_inst/clk
    SLICE_X51Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/C
                         clock pessimism             -0.480     1.518    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.610    craft_encrypt_inst/r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.560     1.482    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  craft_encrypt_inst/r0_reg[3]/Q
                         net (fo=6, routed)           0.154     1.777    craft_encrypt_inst/r0_reg[3]
    SLICE_X51Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  craft_encrypt_inst/r0[6]_i_1/O
                         net (fo=1, routed)           0.000     1.822    craft_encrypt_inst/p_0_in__1[6]
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.830     1.997    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092     1.574    craft_encrypt_inst/r0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.053%)  route 0.139ns (45.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.562     1.484    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X66Y93         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/Q
                         net (fo=4, routed)           0.139     1.787    craft_encrypt_inst/craft_round_constants_inst_0/rc[6]
    SLICE_X66Y93         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X66Y93         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X66Y93         FDSE (Hold_fdse_C_D)         0.052     1.536    craft_encrypt_inst/craft_round_constants_inst_0/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.560     1.482    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  craft_encrypt_inst/r0_reg[7]/Q
                         net (fo=2, routed)           0.158     1.781    craft_encrypt_inst/r0_reg[7]
    SLICE_X51Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  craft_encrypt_inst/r0[7]_i_1/O
                         net (fo=1, routed)           0.000     1.826    craft_encrypt_inst/p_0_in__1[7]
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.830     1.997    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092     1.574    craft_encrypt_inst/r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.182     1.806    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[7]
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                         clock pessimism             -0.517     1.483    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.066     1.549    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.895%)  route 0.202ns (52.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/clk
    SLICE_X52Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/r1_reg[1]/Q
                         net (fo=71, routed)          0.202     1.826    craft_encrypt_inst/r1_reg[1]
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.871 r  craft_encrypt_inst/r1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    craft_encrypt_inst/p_0_in__0[5]
    SLICE_X51Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.830     1.997    craft_encrypt_inst/clk
    SLICE_X51Y99         FDRE                                         r  craft_encrypt_inst/r1_reg[5]/C
                         clock pessimism             -0.480     1.518    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     1.610    craft_encrypt_inst/r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.562     1.484    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X66Y93         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[2]/Q
                         net (fo=4, routed)           0.186     1.834    craft_encrypt_inst/craft_round_constants_inst_0/rc[6]
    SLICE_X66Y93         LUT2 (Prop_lut2_I1_O)        0.043     1.877 r  craft_encrypt_inst/craft_round_constants_inst_0/a[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    craft_encrypt_inst/craft_round_constants_inst_0/p_1_out[3]
    SLICE_X66Y93         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X66Y93         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.131     1.615    craft_encrypt_inst/craft_round_constants_inst_0/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y99   craft_encrypt_inst/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97   craft_encrypt_inst/r0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97   craft_encrypt_inst/r0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98   craft_encrypt_inst/r0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98   craft_encrypt_inst/r0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98   craft_encrypt_inst/r0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98   craft_encrypt_inst/r0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98   craft_encrypt_inst/r0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99   craft_encrypt_inst/r1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   craft_encrypt_inst/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   craft_encrypt_inst/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   craft_encrypt_inst/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y99   craft_encrypt_inst/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97   craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98   craft_encrypt_inst/r0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111060]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 1.402ns (24.457%)  route 4.331ns (75.543%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.754     9.880    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.352    10.232 r  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.712    10.945    craft_encrypt_inst/add_key[51]
    SLICE_X55Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111060]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111076]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 1.376ns (24.454%)  route 4.251ns (75.546%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 f  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I3_O)        0.354     9.127 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.590     9.716    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.326    10.042 r  craft_encrypt_inst/craft_round_inst_1/add_key[35]_INST_0/O
                         net (fo=5, routed)           0.797    10.839    craft_encrypt_inst/add_key[35]
    SLICE_X57Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111076]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111089]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 0.952ns (17.392%)  route 4.522ns (82.608%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 f  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.945 f  craft_encrypt_inst/craft_round_inst_0/dout[22]_INST_0/O
                         net (fo=7, routed)           1.006     9.950    craft_encrypt_inst/craft_round_inst_1/din[22]
    SLICE_X66Y89         LUT2 (Prop_lut2_I1_O)        0.124    10.074 r  craft_encrypt_inst/craft_round_inst_1/add_key[22]_INST_0/O
                         net (fo=1, routed)           0.612    10.686    craft_encrypt_inst/add_key[22]
    SLICE_X66Y89         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111089]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111088]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.467ns  (logic 1.182ns (21.621%)  route 4.285ns (78.379%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 f  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I1_O)        0.150     8.971 r  craft_encrypt_inst/craft_round_inst_0/dout[23]_INST_0/O
                         net (fo=3, routed)           0.777     9.748    craft_encrypt_inst/craft_round_inst_1/din[23]
    SLICE_X66Y89         LUT2 (Prop_lut2_I1_O)        0.328    10.076 r  craft_encrypt_inst/craft_round_inst_1/add_key[23]_INST_0/O
                         net (fo=4, routed)           0.603    10.679    craft_encrypt_inst/add_key[23]
    SLICE_X67Y89         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111088]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111056]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.366ns  (logic 1.182ns (22.027%)  route 4.184ns (77.973%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 f  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I1_O)        0.150     8.971 r  craft_encrypt_inst/craft_round_inst_0/dout[23]_INST_0/O
                         net (fo=3, routed)           0.765     9.736    craft_encrypt_inst/craft_round_inst_1/din[23]
    SLICE_X61Y90         LUT4 (Prop_lut4_I3_O)        0.328    10.064 r  craft_encrypt_inst/craft_round_inst_1/add_key[55]_INST_0/O
                         net (fo=5, routed)           0.514    10.578    craft_encrypt_inst/add_key[55]
    SLICE_X62Y90         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111056]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111104]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.355ns  (logic 1.410ns (26.331%)  route 3.945ns (73.669%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.378     7.046    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X58Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.483     7.653    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.116     7.769 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.713     8.483    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X59Y91         LUT4 (Prop_lut4_I2_O)        0.356     8.839 f  craft_encrypt_inst/craft_round_inst_0/dout[7]_INST_0/O
                         net (fo=4, routed)           0.811     9.649    craft_encrypt_inst/craft_round_inst_1/din[7]
    SLICE_X61Y90         LUT2 (Prop_lut2_I1_O)        0.358    10.007 r  craft_encrypt_inst/craft_round_inst_1/add_key[7]_INST_0/O
                         net (fo=4, routed)           0.560    10.567    craft_encrypt_inst/add_key[7]
    SLICE_X62Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.292ns  (logic 1.198ns (22.636%)  route 4.094ns (77.364%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.315     6.983    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.107 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[57]_INST_0/O
                         net (fo=1, routed)           0.484     7.591    craft_encrypt_inst/craft_round_inst_0/tk[57]
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.715 f  craft_encrypt_inst/craft_round_inst_0/add_key[57]_INST_0/O
                         net (fo=3, routed)           0.802     8.517    craft_encrypt_inst/craft_round_inst_0/add_key[57]
    SLICE_X58Y96         LUT4 (Prop_lut4_I0_O)        0.152     8.669 r  craft_encrypt_inst/craft_round_inst_0/dout[15]_INST_0/O
                         net (fo=4, routed)           0.600     9.269    craft_encrypt_inst/craft_round_inst_1/din[15]
    SLICE_X56Y95         LUT4 (Prop_lut4_I2_O)        0.342     9.611 r  craft_encrypt_inst/craft_round_inst_1/add_key[63]_INST_0/O
                         net (fo=5, routed)           0.893    10.505    craft_encrypt_inst/add_key[63]
    SLICE_X56Y94         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111057]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 0.952ns (18.120%)  route 4.302ns (81.880%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.509     7.177    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I1_O)        0.124     7.301 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[46]_INST_0/O
                         net (fo=2, routed)           0.593     7.894    craft_encrypt_inst/craft_round_inst_0/tk[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.018 r  craft_encrypt_inst/craft_round_inst_0/add_key[46]_INST_0/O
                         net (fo=3, routed)           0.802     8.821    craft_encrypt_inst/craft_round_inst_0/add_key[46]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.945 r  craft_encrypt_inst/craft_round_inst_0/dout[22]_INST_0/O
                         net (fo=7, routed)           0.856     9.801    craft_encrypt_inst/craft_round_inst_1/din[22]
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.124     9.925 r  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           0.541    10.466    craft_encrypt_inst/add_key[54]
    SLICE_X62Y90         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111057]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111077]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.156ns  (logic 1.148ns (22.263%)  route 4.008ns (77.737%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.328     9.101 r  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          0.613     9.714    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.124     9.838 r  craft_encrypt_inst/craft_round_inst_1/add_key[34]_INST_0/O
                         net (fo=2, routed)           0.531    10.369    craft_encrypt_inst/add_key[34]
    SLICE_X57Y92         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111077]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111109]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.147ns  (logic 1.148ns (22.303%)  route 3.999ns (77.697%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.013     3.502    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.598 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.614     5.212    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.668 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.504     7.172    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.296 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.483     7.779    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X62Y93         LUT4 (Prop_lut4_I1_O)        0.116     7.895 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.878     8.773    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X59Y92         LUT4 (Prop_lut4_I1_O)        0.328     9.101 f  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          0.615     9.716    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X55Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.840 r  craft_encrypt_inst/craft_round_inst_1/add_key[2]_INST_0/O
                         net (fo=1, routed)           0.519    10.359    craft_encrypt_inst/add_key[2]
    SLICE_X55Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111109]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111070]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.150%)  route 0.302ns (61.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X60Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/Q
                         net (fo=3, routed)           0.167     1.791    craft_encrypt_inst/craft_round_inst_1/rc[1]
    SLICE_X59Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  craft_encrypt_inst/craft_round_inst_1/add_key[41]_INST_0/O
                         net (fo=4, routed)           0.134     1.970    craft_encrypt_inst/add_key[41]
    SLICE_X61Y97         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111070]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111065]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.360%)  route 0.389ns (67.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y99         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/Q
                         net (fo=4, routed)           0.249     1.873    craft_encrypt_inst/craft_round_inst_1/rc[6]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  craft_encrypt_inst/craft_round_inst_1/add_key[46]_INST_0/O
                         net (fo=4, routed)           0.139     2.057    craft_encrypt_inst/add_key[46]
    SLICE_X54Y99         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111065]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111071]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.227ns (37.532%)  route 0.378ns (62.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X60Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.236     1.847    craft_encrypt_inst/craft_round_inst_1/rc[0]
    SLICE_X60Y98         LUT4 (Prop_lut4_I1_O)        0.099     1.946 r  craft_encrypt_inst/craft_round_inst_1/add_key[40]_INST_0/O
                         net (fo=5, routed)           0.142     2.087    craft_encrypt_inst/add_key[40]
    SLICE_X61Y97         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111071]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111054]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.291ns (47.652%)  route 0.320ns (52.348%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.560     1.482    craft_encrypt_inst/clk
    SLICE_X62Y95         FDRE                                         r  craft_encrypt_inst/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  craft_encrypt_inst/state_reg[15]/Q
                         net (fo=4, routed)           0.172     1.802    craft_encrypt_inst/craft_round_inst_0/din[15]
    SLICE_X62Y95         LUT6 (Prop_lut6_I3_O)        0.098     1.900 r  craft_encrypt_inst/craft_round_inst_0/dout[57]_INST_0/O
                         net (fo=1, routed)           0.147     2.047    craft_encrypt_inst/craft_round_inst_1/din[57]
    SLICE_X62Y96         LUT4 (Prop_lut4_I0_O)        0.045     2.092 r  craft_encrypt_inst/craft_round_inst_1/add_key[57]_INST_0/O
                         net (fo=4, routed)           0.000     2.092    craft_encrypt_inst/add_key[57]
    SLICE_X62Y96         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111054]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111090]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.231ns (36.702%)  route 0.398ns (63.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/clk
    SLICE_X67Y92         FDRE                                         r  craft_encrypt_inst/state_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/state_reg[46]/Q
                         net (fo=2, routed)           0.102     1.726    craft_encrypt_inst/craft_round_inst_0/din[46]
    SLICE_X66Y92         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  craft_encrypt_inst/craft_round_inst_0/dout[21]_INST_0/O
                         net (fo=5, routed)           0.174     1.945    craft_encrypt_inst/craft_round_inst_1/din[21]
    SLICE_X64Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.990 r  craft_encrypt_inst/craft_round_inst_1/add_key[21]_INST_0/O
                         net (fo=1, routed)           0.122     2.112    craft_encrypt_inst/add_key[21]
    SLICE_X64Y90         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111090]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111050]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.297ns (46.938%)  route 0.336ns (53.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.560     1.482    craft_encrypt_inst/clk
    SLICE_X53Y96         FDRE                                         r  craft_encrypt_inst/state_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  craft_encrypt_inst/state_reg[38]/Q
                         net (fo=4, routed)           0.109     1.732    craft_encrypt_inst/craft_round_inst_0/din[38]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.048     1.780 r  craft_encrypt_inst/craft_round_inst_0/dout[29]_INST_0/O
                         net (fo=5, routed)           0.227     2.006    craft_encrypt_inst/craft_round_inst_1/din[29]
    SLICE_X55Y96         LUT4 (Prop_lut4_I3_O)        0.108     2.114 r  craft_encrypt_inst/craft_round_inst_1/add_key[61]_INST_0/O
                         net (fo=4, routed)           0.000     2.114    craft_encrypt_inst/add_key[61]
    SLICE_X55Y96         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111050]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111074]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.272ns (42.193%)  route 0.373ns (57.807%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.559     1.481    craft_encrypt_inst/clk
    SLICE_X63Y91         FDRE                                         r  craft_encrypt_inst/state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  craft_encrypt_inst/state_reg[31]/Q
                         net (fo=3, routed)           0.069     1.678    craft_encrypt_inst/craft_round_inst_0/din[31]
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.099     1.777 r  craft_encrypt_inst/craft_round_inst_0/dout[37]_INST_0/O
                         net (fo=2, routed)           0.190     1.967    craft_encrypt_inst/craft_round_inst_1/din[37]
    SLICE_X61Y91         LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  craft_encrypt_inst/craft_round_inst_1/add_key[37]_INST_0/O
                         net (fo=3, routed)           0.114     2.125    craft_encrypt_inst/add_key[37]
    SLICE_X62Y91         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111074]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111064]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.849%)  route 0.482ns (72.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.288     1.912    craft_encrypt_inst/craft_round_inst_1/rc[7]
    SLICE_X56Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.957 r  craft_encrypt_inst/craft_round_inst_1/add_key[47]_INST_0/O
                         net (fo=5, routed)           0.194     2.151    craft_encrypt_inst/add_key[47]
    SLICE_X54Y99         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111064]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111066]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.186ns (25.103%)  route 0.555ns (74.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/Q
                         net (fo=3, routed)           0.274     1.897    craft_encrypt_inst/craft_round_inst_1/rc[5]
    SLICE_X54Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  craft_encrypt_inst/craft_round_inst_1/add_key[45]_INST_0/O
                         net (fo=4, routed)           0.281     2.224    craft_encrypt_inst/add_key[45]
    SLICE_X54Y99         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111066]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111067]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.227ns (30.603%)  route 0.515ns (69.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.896    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.561     1.483    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/Q
                         net (fo=2, routed)           0.240     1.851    craft_encrypt_inst/craft_round_inst_1/rc[4]
    SLICE_X54Y98         LUT4 (Prop_lut4_I1_O)        0.099     1.950 r  craft_encrypt_inst/craft_round_inst_1/add_key[44]_INST_0/O
                         net (fo=5, routed)           0.275     2.224    craft_encrypt_inst/add_key[44]
    SLICE_X54Y99         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111067]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.672ns  (logic 1.642ns (18.933%)  route 7.030ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.520     8.672    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.672ns  (logic 1.642ns (18.933%)  route 7.030ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.520     8.672    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.672ns  (logic 1.642ns (18.933%)  route 7.030ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.520     8.672    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X55Y98         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X55Y98         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 1.642ns (19.480%)  route 6.787ns (80.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.277     8.429    craft_encrypt_inst/clear
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.429ns  (logic 1.642ns (19.480%)  route 6.787ns (80.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.277     8.429    craft_encrypt_inst/clear
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y97         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.642ns (19.553%)  route 6.755ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.245     8.397    craft_encrypt_inst/clear
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.642ns (19.553%)  route 6.755ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.245     8.397    craft_encrypt_inst/clear
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.642ns (19.553%)  route 6.755ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.245     8.397    craft_encrypt_inst/clear
    SLICE_X50Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X50Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.642ns (19.553%)  route 6.755ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.245     8.397    craft_encrypt_inst/clear
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.397ns  (logic 1.642ns (19.553%)  route 6.755ns (80.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          5.510     7.034    craft_encrypt_inst/rst_n
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.118     7.152 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          1.245     8.397    craft_encrypt_inst/clear
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.907     3.326    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.417 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.493     4.910    craft_encrypt_inst/clk
    SLICE_X51Y98         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.347ns  (logic 0.333ns (14.205%)  route 2.013ns (85.795%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.013     2.305    craft_encrypt_inst/rst_n
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.042     2.347 r  craft_encrypt_inst/state[37]_i_1/O
                         net (fo=1, routed)           0.000     2.347    craft_encrypt_inst/p_1_in[37]
    SLICE_X52Y97         FDRE                                         r  craft_encrypt_inst/state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/clk
    SLICE_X52Y97         FDRE                                         r  craft_encrypt_inst/state_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.350ns  (logic 0.336ns (14.315%)  route 2.013ns (85.685%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.013     2.305    craft_encrypt_inst/rst_n
    SLICE_X52Y97         LUT3 (Prop_lut3_I1_O)        0.045     2.350 r  craft_encrypt_inst/state[36]_i_1/O
                         net (fo=1, routed)           0.000     2.350    craft_encrypt_inst/p_1_in[36]
    SLICE_X52Y97         FDRE                                         r  craft_encrypt_inst/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/clk
    SLICE_X52Y97         FDRE                                         r  craft_encrypt_inst/state_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.334ns (14.025%)  route 2.050ns (85.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.050     2.341    craft_encrypt_inst/rst_n
    SLICE_X54Y98         LUT3 (Prop_lut3_I1_O)        0.043     2.384 r  craft_encrypt_inst/state[23]_i_1/O
                         net (fo=1, routed)           0.000     2.384    craft_encrypt_inst/p_1_in[23]
    SLICE_X54Y98         FDRE                                         r  craft_encrypt_inst/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/clk
    SLICE_X54Y98         FDRE                                         r  craft_encrypt_inst/state_reg[23]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.386ns  (logic 0.336ns (14.097%)  route 2.050ns (85.903%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.050     2.341    craft_encrypt_inst/rst_n
    SLICE_X54Y98         LUT3 (Prop_lut3_I1_O)        0.045     2.386 r  craft_encrypt_inst/state[22]_i_1/O
                         net (fo=1, routed)           0.000     2.386    craft_encrypt_inst/p_1_in[22]
    SLICE_X54Y98         FDRE                                         r  craft_encrypt_inst/state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.999    craft_encrypt_inst/clk
    SLICE_X54Y98         FDRE                                         r  craft_encrypt_inst/state_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.407ns  (logic 0.333ns (13.851%)  route 2.073ns (86.149%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.073     2.365    craft_encrypt_inst/rst_n
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.042     2.407 r  craft_encrypt_inst/state[39]_i_1/O
                         net (fo=1, routed)           0.000     2.407    craft_encrypt_inst/p_1_in[39]
    SLICE_X53Y96         FDRE                                         r  craft_encrypt_inst/state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X53Y96         FDRE                                         r  craft_encrypt_inst/state_reg[39]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.410ns  (logic 0.336ns (13.959%)  route 2.073ns (86.041%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.073     2.365    craft_encrypt_inst/rst_n
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.045     2.410 r  craft_encrypt_inst/state[38]_i_1/O
                         net (fo=1, routed)           0.000     2.410    craft_encrypt_inst/p_1_in[38]
    SLICE_X53Y96         FDRE                                         r  craft_encrypt_inst/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X53Y96         FDRE                                         r  craft_encrypt_inst/state_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.469ns  (logic 0.333ns (13.501%)  route 2.136ns (86.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.136     2.427    craft_encrypt_inst/rst_n
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.042     2.469 r  craft_encrypt_inst/state[59]_i_1/O
                         net (fo=1, routed)           0.000     2.469    craft_encrypt_inst/p_1_in[59]
    SLICE_X55Y95         FDRE                                         r  craft_encrypt_inst/state_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X55Y95         FDRE                                         r  craft_encrypt_inst/state_reg[59]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 0.336ns (13.606%)  route 2.136ns (86.394%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.136     2.427    craft_encrypt_inst/rst_n
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.045     2.472 r  craft_encrypt_inst/state[58]_i_1/O
                         net (fo=1, routed)           0.000     2.472    craft_encrypt_inst/p_1_in[58]
    SLICE_X55Y95         FDRE                                         r  craft_encrypt_inst/state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X55Y95         FDRE                                         r  craft_encrypt_inst/state_reg[58]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.532ns  (logic 0.333ns (13.166%)  route 2.199ns (86.834%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.199     2.490    craft_encrypt_inst/rst_n
    SLICE_X55Y94         LUT3 (Prop_lut3_I1_O)        0.042     2.532 r  craft_encrypt_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.532    craft_encrypt_inst/p_1_in[5]
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.535ns  (logic 0.336ns (13.268%)  route 2.199ns (86.732%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          2.199     2.490    craft_encrypt_inst/rst_n
    SLICE_X55Y94         LUT3 (Prop_lut3_I1_O)        0.045     2.535 r  craft_encrypt_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.535    craft_encrypt_inst/p_1_in[1]
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    U18                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.139    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.168 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.831     1.998    craft_encrypt_inst/clk
    SLICE_X55Y94         FDRE                                         r  craft_encrypt_inst/state_reg[1]/C





