Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 77e82d205c1844f9adac2812080b18f5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seqdetb_tb_behav xil_defaultlib.seqdetb_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/gyl/Vivado/4.2moore/4.2moore.srcs/sources_1/new/moore.v" Line 2. Module seqdetea has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/gyl/Vivado/4.2moore/4.2moore.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/gyl/Vivado/4.2moore/4.2moore.srcs/sources_1/new/moore.v" Line 2. Module seqdetea has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/gyl/Vivado/4.2moore/4.2moore.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seqdetea
Compiling module xil_defaultlib.seqdetb_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seqdetb_tb_behav
