// Comments and desciption of modules have been deliberately ommitted.
// It is up to the student to document and describe the system.

module IF_ID_Pipeline_Stage(
			     input [31:0]  Instruction_IF,
			     input 	   PC_Plus_4_IF,

			     output reg [31:0] Instruction_ID,
			     output reg 	   PC_Plus_4_ID,
			     input 	   Clk
			     );
   
   always@(posedge Clk) begin
		Instruction_ID<=Instruction_IF;
		PC_Plus_4_ID<=PC_Plus_4_IF;
	end

endmodule // IF_ID_Pipeline_Stage
