.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 6 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000001110
000000000000010100
001001010000000100
000000001000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 7 0
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001001111000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000001100010
000100000000011000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
001100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000001000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000001000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000101000000111100101100001000000001000000000
000000000000001111000111110000101011000000000000001000
000000000000001111100110010001100000000000001000000000
000000000000000111000011110000101011000000000000000000
000000000100001000000011110011000001000000001000000000
000010000000000111000111110000101000000000000000000000
000000000000000000000111110111001000000011111000000000
000000000000001111000011100000111001000011110000100000
000000000000100000000010010111111011000011111000000000
000000000000000000000111110000101100000011110000000100
000000000000001000000111010111101101000011111000000010
000000000000000001000110000000011101000011110000000000
000000000000000000000110000001101011000011111000000010
000000000000000000000000000000001101000011110000000000
000000000000000001100000010001001011000011111000000010
000000000000000000000011010000011001000011110000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000011000011010000001111000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000001111000011010000000000000000000000000000
000000000000001000000111010011100000000000001000000000
000000000000001011000111000000100000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000001100000000101011010000011111000000000
000000000000000000000000000000011010000011110000010001
000000000001000000000000000000001010000011111000000000
000000000000100000000000000000011000000011110000000001
000001000000001111100011100000001000111100001000000001
000000000000000001100100000000000000111100000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000000100100000000001110000000000000000000
000000000000000000000010100001101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000001001101000000000000100000110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000111000000001000001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 16 19
000000000000000000000000000011011011111100000110000001
000000000000000000000000000111111001111000101000000100
101000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111011111111000111001010110000001
000000000000000000000011011011101110101001000001000100
000000000000001000000000010000000001001100110000000000
000000000000000011000011001111001110110011000000000000
000000000000000001000000000111011111001100110000000000
000000000000000000100011110000101100110011000000000000
110000000000001000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000100000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000010000
101000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000011000000111010000000000000000000000000000
000000000000000011000111000000000000000000000000000000
110000000000000000000110001000011110000100100100000001
100000000000000000000011101111011111001000011010000101

.ramt_tile 6 20
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000001010000000111100101100000000000001000000000
000000000000000001000000000000101000000000000000001000
000000000000001011100111010001100001000000001000000000
000000000000000111100110000000001111000000000000000000
000000000000000000000011110101001101000011111000000000
000000000000000000000010000000111010000011110000000000
000000000000001111100110010111001100000011111000000000
000000000000000001000011110000111110000011110000000000
000000000000000000000010110101101000000011111000000000
000000000000000000000010100000011011000011110000000000
000000000000001101100000010111111101000011111000000000
000000000000000101000010100000001001000011110000000000
000000000000000000000110000111011101000011111000000000
000000000000000001000010000000101001000011110000000000
000000000000000001100000010101111101000011111000000000
000000000000000000000011100000111000000011110000000000

.logic_tile 8 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000001111000000000011001000001100111000000000
000000100000001111000010010000001010110011000000000100
000000000000000011100000000001101000001100111010000000
000001000000000000100000000000101100110011000000000100
000000000000000111000000000011001001001100111000000000
000000000000000111000000000000001010110011000000000000
000000000001000001000000000111001001001100111000000000
000000000000000000000011110000001100110011000000000000
000000000000000111000000000101001000001100111000000100
000000000000000000000000000000101110110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 9 20
000000000000001000000000000111011110000011111010000001
000000000000000001000011110000011000000011110001001001
000010000000000000000011100111011101000011111000000000
000001000000000000000000000000001011000011110001000001
000000000000000111000011110101000000000000001000000000
000000000000000000000011110000101010000000000000000000
000000000000000111000000010101000000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000000000110100111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001111100110010111100001000000001000000000
000000000000001011100010100000001001000000000000000000
000000000000001001100000000011100001000000001000000000
000000000000001011000000000000001101000000000000000000
000000000000001101100111100111101001000011111000000000
000000000000000101000110000000111101000011110000000000

.logic_tile 10 20
000000000000100101100000000101000001000000001000000000
000000000000010000000000000000001111000000000000001000
000010100110000000000110100011000000000000001000000000
000001000000000000000011110000101000000000000000000000
000000000000001111100110000101000001000000001000000000
000000000000000101000010000000101001000000000000000000
000010000000001001100000010101011100000011111000000000
000001000000000001000010000000101110000011110000000000
000000000000001000000000000101101111000011111000000000
000000000000000011000011100000011110000011110000000000
000000000000000000000000000101101111000011111000000000
000010101110000001000000000000011111000011110000000000
000001000000000000000110110101111110000011111000000000
000000000000000001000010100000101010000011110000000000
000000000000011001000010000011000001000000001000000000
000000000000100101000010000000001001000000000000000000

.logic_tile 11 20
000000000000000111000111100001000000000000001000000000
000000000000100000000100000000100000000000000000001000
000010000000000111100000000111100000000000001000000000
000000000010000000000000000000001011000000000000000000
000000000000000111100000010000001000001100111000000000
000000000000000001100011110000001101110011000010000000
000000100000100000000000000111101000001100111010000000
000000001110010000000000000000001010110011000000000000
000000000000000000000000000001001001001100111010000000
000010100000000000000010000000001100110011000010000000
000000000000010000000000000111101001001100111010000000
000000000000100001000000000000001000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001010110011000011000000
000000000000000001000000000111101000111100001000000100
000000001110000000000000000000000000111100000010000110

.logic_tile 12 20
000000100000000000000000000111000001000000001000000000
000000000000000000000011100000101101000000000000001000
000000000000000111100010000001100001000000001000000000
000000000000001001000111110000101001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010010000001110000000000000000000
000010000001010001000110010111011011000011111000000000
000001000110100000000011010000101110000011110000000000
000001000000100000000000010011101011000011111000000000
000010000000010000000011000000111100000011110000000000
000000001011001001100010000111111001000011111000000000
000000001110000001000010000000101100000011110000000000
000000000000001001000110000111101110000011111000000000
000000000010100011000011110000101001000011110000000000
000000000000000000000010010101101101000011111000000000
000001000000000001000010000000111011000011110000000000

.logic_tile 13 20
000000000000000000000000000111000000000000001000000000
000000000000000000000010000000001111000000000000001000
000000000000001111000110100011100001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000001000000000110100111000000000000001000000000
000000000000100000000000000000101101000000000000000000
000010100000001101100000010101000001000000001000000000
000001000000001011000010100000101000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000011000010000101100001000000001000000000
000000000000001001000010000000001101000000000000000000
000000000000000000000011000101100001000000001000000000
000000000000000001000010000000101101000000000000000000
000000000000000000000000000001000001000000001000000000
000000001110000000000000000000101001000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000001000000001000000000010000000000000000001000000000
000010000000000001000010000000001101000000000000000000
000000000000000000000110000111011101000011111000000000
000000000000000000000000000000111100000011110000000000
000010000110001001100110000101001110000011111000000000
000001000000001111000000000000110000000011110000000000
000000000000001000000111110111011111000011111000000000
000000000000000111000110100000001000000011110000000000
000001001010000000000110100101111110000011111000000000
000010000000000001000000000000000000000011110000000000
000000000000000000000110110000011011000011111000000000
000000000000000001000010000000001001000011110000000000
000000001110001101100000000101101100000011111000000000
000000000000000101000000000000110000000011110000000000

.logic_tile 15 20
000000000000001000000000001000001000001100110000000000
000000000000000001000000001011000000110011000000010000
101001000000100101000010100000000000000000000000000000
000000100001000101000000000000000000000000000000000000
110000000000000000000010101001111110101001010110000000
010000000000000000000010101111111111011010101001000110
000000000000000000000000001101001110110001110110000010
000000000000000000000000001111111101110000010001000010
000001000000000000000110100111111111111100000100000000
000000000000001111000010001111101000110100011001000110
000000000000000000000000011111101111101001010100000001
000000000000000000000010000001011111101001101001000110
000000000000000000000010010111101110111101000110000000
000000000000000101000010100001101111110100000010000100
110000000000001101100110100011001110110001110100000000
100000000000000101000011111101011111110000100011100110

.logic_tile 16 20
000000000000000111000111100001000000000000001000000000
000000000000000101000100000000100000000000000000001000
000000000001000101100110100001100000000000001000000000
000000000000100101000000000000001000000000000000000000
000000000000000111000110110001101000001100111000000000
000000000000000000000010100000101010110011000000000000
000010100001011000000000000101001000001100111000000000
000000000000000101000000000000101000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001000000000000000101001001001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000001010000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100110000101011011000011111000000000
000000000000000000100000000000011000000011110000000000
000000000000000001100110000000001110000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000111100110000101001111000011111000000000
000000000000000000100100000000111000000011110000000000
000000000000000000000000010001111111000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000001001100000010101111111000011111000000000
000000000000000001000010000000001100000011110000000000
000000000000000000000110110001111111000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000001101100110110101111111000011111000000000
000000000000000101000010100000011001000011110000000000

.logic_tile 5 21
000000000000000101000110000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
101000000000001000000010100000000001000000001000000000
000000000000000001000000000000001001000000000000000000
110001000000000000000011100111001000010100001110100001
110000000000000000000100001101100000000001011010000001
000000000000000000000000000000001000000100101110100001
000000000000000000000000001011001001001000011010000101
000000000000000000000111000000001001000100101110000001
000000000000000000000100001101001000001000011010100001
000000000000000001100000000000001001000100101110000000
000000000000000000000000001011001100001000011010100100
000000000000000000000010010111101000010100001100000000
000000000000000000000010001101100000000001011010100111
110000000000000000000110010111101000010100001110000000
100000000000000000000010001011100000000001011010100111

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000010100000011000000000000111011000000011111000000000
000001000001100001000000000000011000000011110000010000
000000000000000000000110000011000000000000001000000000
000001000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000101000000000000000000000000000001000000000
000001000000000101000000000000001100000000000000000000
000000000000100000000000000011000000000000001000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000001000000111100010100000001000111100001000000010
000001000000010000100000000000000000111100000000010100
000000000001000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000001011101001111111000000000000
000000101000100000100011111101011110101001000000000100
000000000000000000000010100000001110001100110000000000
000000000000000101000000000001011011110011000000000000
000000000000000000000110000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100010001011101100110011000000000000
000000000000100000100000001101011110010010000000000001
000000000000000111100111101101011111110011000000000001
000000000000100000100100000001011010000000000000000000

.logic_tile 9 21
000000100000000000000000010111000001000000001000000000
000000000001010000000011110000001010000000000000010000
000010100000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000001000000000000000000000000000000000001000000000
000000001100000000000000000000001001000000000000000000
000000100000000011100000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000
000010000000010000000000000000000000000000001000000000
000001000001100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000100000000000000000100000000000000000000000
000001001000101000000000000000000000000000001000000000
000010001100010101000000000000001001000000000000000000
000000100000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 21
000000000000001000000000000001111010000011111000000000
000000000000000001000000000000111000000011110000010000
000010100000000000000010000101100000000000001000000000
000001000000000000000100000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010000000110010101100000000000001000000000
000000000000100000000110010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001111000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 21
000000000000010000000011101111101000110000000010000000
000000001000100000000100000001001010100000000000010000
000000000000000101000010100011111101100001010000000000
000000000000000101000111101001011000110011110000000000
000010000001000001100000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001000000101000000000101111001100010000000000000
000000000000001101100010110011011011001000100000000001
000000000000000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100001111000011100000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000001000000011101111100001000110000000000000
000000001000000111000100001001101010100000010000000001

.logic_tile 12 21
000000000000000000000011100011111010000011111000000000
000000000010000000000000000000001100000011110000010000
000000000000000000000000000000000000000000001000000000
000010100000000000000000000000001001000000000000000000
000010000000000000000000000001000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000110000000000000000000000000000000001000000000
000001000000000111000000000000001001000000000000000000
000000000001011000000000000001000000000000001000000000
000000001110100001000000000000100000000000000000000000
000000100010000001000000000000000000000000001000000000
000000000110000000000000000000001001000000000000000000
000000001010000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000001010000000000000000000000000000001000000000
000000000001110000000000000000001001000000000000000000

.logic_tile 13 21
000000000001011000000000000111100000000000001000000000
000000000110100101000000000000001000000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000001000000001000000000
000001001100000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000001110000000000000000111100000000000001000000000
000000100010000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001001100000000000000000000001111000000000000000000
000000100000001000000010100111100000000000001000000000
000000001000101011000000000000100000000000000000000000

.logic_tile 14 21
000000000111000000000110010101011010000011111000000000
000000000000100000000111110000010000000011110000010000
101000000000000000000110000000001000111100001000000000
000000000000000000000100000000000000111100000010000000
010000100001001111000000000001011000001100110000000000
010001000000100001100000000000111101110011000001000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000010100000000000000000000000000000000000000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000001100000000000001000000000
000010000110000000000000000000000000000000000000001000
000001000001000111000000000000000001000000001000000000
000000100000100000000000000000001110000000000000000000
000000000001010000000000000000001001001100111000000000
000000000000101111000000000000001110110011000000000100
000001001110000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000100
000000000000000000000111000000001001001100111000000000
000000000000000000000000000000001111110011000000000100
000000000000100011100000000000001000001100111000000000
000000000001000000000000000000001010110011000000000100
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000000000110011000000000100
000000001110000011100111000111001000001100111000000000
000000000000000111100000000000100000110011000000000100

.logic_tile 16 21
000000000000000000000011111000001000001100110000000000
000000000000000000000111101011001001110011000000010000
000000001100000000000000001000011010010010100000000000
000000000000000000000000000111001111100001010000000000
000011000000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001001111000111000000000000000000000000000000000000
000010100110110000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000010111001010001011110000000100
000000000000000000000010010000001001001011110001100000
000000001000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000110010011101110000011111000000000
000000000000000000000111100000101100000011110000010000
000000000000000000000000000111001000011100000000000000
000000000000000000000000001001101110111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011110111110100010000000
000000000000000001000000001001010000111101010001000010
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 5 22
000000000000000000000010100011101000000100100110100001
000000000000000000000010100000001100000100101010010001
101000000000000000000010111000000000101111010100100001
000000000000000101000011000011001100011111101010000011
010001000000000000000011101011001000000000000000000000
110010100000000000000100001001010000000010100000000000
000000000000000101000000001001101000000001000000000000
000000000000000000000010101111111100000000000000000000
000001000000001001100000010111101110100000000000000100
000000100000000001000010001011101001000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001011000000000001001111011100000000000000000
000000000000100001000000000101111000000000000000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.ramt_tile 6 22
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 8 22
000000000000001000000000000111011011000011111000100000
000000000000001111000000000000001111000011110000001000
000000000000001000000111100101100000000000001000000000
000000000000001101000100000000001101000000000000000000
000000000000011000000111110011100000000000001000000000
000000000000101101000110110000101011000000000000000000
000000000000001111100000000001000001000000001000000000
000000000000001111100000000000001110000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000001111000000000000101110000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000000000110010000101010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000000001000011110000101100000000000000000000
000000000000000001000111100001100000000000001000000000
000000000000001111100000000000001111000000000000000000

.logic_tile 9 22
000010000001000000000000000000000000000000001000000000
000001100001100000000000000000001111000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001010000000000000000000000000000001000000000
000000100000100000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000010000000000000000000100000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 22
000000000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 11 22
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000001000
000000000000000000000010000101011000001100111000100000
000000000000001111000111110000110000110011000000000001
000000000000000000000010000011101000001100111000100000
000000000000000111000100000000101000110011000000000001
000000000000000000000011100101101000001100111000000000
000000000001000000000100000000100000110011000000000110
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000
000010000000100000000111000000001001001100111000000000
000011100001010000000100000000001001110011000000100000
000000000001000000000000000000001001001100111000000000
000000000000100000000000000000001000110011000000100000
000000001010000000000000000000001000111100001000000000
000000100000010000000000000000000000111100000000100000

.logic_tile 12 22
000000000000000000000000000101100000000000001000000000
000001000000100000000000000000100000000000000000010000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000000100000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001110000000000000000000001011000000000000000000

.logic_tile 13 22
000010000001000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000010000
000000001100000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001111000000000000000000
000000000001000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010000000010000000110100111100000000000001000000000
000001000000100000000000000000100000000000000000000000

.logic_tile 14 22
000000000001010000000000000101100000000000001000000000
000000000000000000000010110000100000000000000000001000
000001000000000000000000000101000000000000001000000000
000010100000001101000000000000001110000000000000000000
000000000000000101000010100000001000001100111010000000
000000000000000000100100000000001011110011000000000100
000000000000000101000010100101101001001100111010000000
000000000000000000100110110000101110110011000000000100
000000000000000000000000000111001000001100111010000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101101001001100111010000000
000000000000000000000000000000001110110011000000000100
000000000010000000000000000111001001001100111010000100
000000000000001001000000000000001000110011000000000000
000000000000000000000000000000001000111100001010000000
000000000000000001000000000000000000111100000000100000

.logic_tile 15 22
000000000000000000000000001000001000001100110000000000
000010000000000000000000000011000000110011000000010000
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000011010110011001010000000
000000000000000000000000000000011101110011000000000000
000000000000000000000000000000001001110011001010000000
000000000000000000000000000000001100110011000000000000
000000000000000111100010000000001001110011001010000000
000000000000000000000000000000001110110011000000000000
000000000001000000000111000011101000101010101000100000
000000000000100000000100000000100000101010100000000000
000000100000001000000011100000001000110011001000100000
000001000000001011000000000000001111110011000000000000
000000000000000000000000010000001001110011001000100000
000000000000000000000011100000001010110011000000000000
000000000000000000000000000000001000110011001000000000
000000000000000111000000000000001001110011000000100000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000000000000101001000010100000000000001
000000000000000000000000000000000000010100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000010000000000000000001000000000
000000000000000101000011000000001101000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000010000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000011000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000001000000000000000000000011000000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000100000011100110000101000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000001111000000010111011010000011111000000000
000000000000000001000011010000000000000011110000000000
000000000001001011100111000000001000111100001000000000
000000001010000111100000000000000000111100000000000000
000000000000001111100010010101011101110011110000000000
000000000000001011100010000111011111000000000000000000
000000000000000111000111011001001101001010100000000000
000000000000000000100111101001011100101010000000000000
000000000000000000000000011011111111110000000000000000
000000000000001111000011001111101011100000000000000000
000000000000001001100000000011011001111100110000000000
000000000000001011000000001101001100101000010000000000
000000000000000001000000000101111001100000000000000000
000000000000000000000011111001101010000000000000000000

.logic_tile 9 23
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 23
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000011000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 11 23
000000000000001000000000000101100000000000001000000000
000000000000000111000011100000001010000000000000001000
000000000000000011100000000111100001000000001000000000
000000001100000000100000000000101011000000000000000000
000001000000000001000000010111000000000000001000000000
000010000000000000100011000000001001000000000000000000
000000000000001001000000010001000000000000001000000000
000000000000001011100011010000001011000000000000000000
000001000000000101100011100001100001000000001000000000
000000001010000000100100000000001010000000000000000000
000000000000100101100000010011100000000000001000000000
000000000000010000100011000000101100000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000000001000100000000101111000000000000000000
000000000000000111000111000111100001000000001000000000
000000000000000000000100000000001100000000000000000000

.logic_tile 12 23
000000001000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000011000000000000000000000000000000000000001000000000
000011100000000000000000000000001101000000000000000000
000000000110000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000001000100000000000011100011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000100000000000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 13 23
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000110000000000001000000001000000000
000000001100000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000011000001010000000000000000000001000000001000000000
000011100000100000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 14 23
000000000000001000000011100000000000000000000000000000
000000000100001001000011100000000000000000000000000000
101000001100000000000000000011111111101001010110000000
000000000000000000000000001011101101011010100000000111
010000000000000000000000000101111111101100000100000000
010000000000000001000010001111011110111100011011000011
000001000000000000000000001111101110101000010110000000
000000001100000001000010000111011010010110111000000011
000000000000000000000110100111001000101001010110000001
000000000000000000000000000001011111100101010010000001
000010001110010101100011101111111111111100000100000001
000000000000100001000110001011011011110100011010000011
000000000000000000000111111111011101101001010100000100
000000000000000101000110100011111110101001100010000110
110000000000001001000110111111101110101000010100000101
100000001100000101000010100011011011010110111010000100

.logic_tile 15 23
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001101000000000000001000
000000000000000000000000010011100001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000101100000000011101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100110100101001000001100111000000000
000000000001000000000000000000001100110011000000000000
000000000000000111100000000001001001001100111000000000
000000000000000000100000000000101110110011000000000000
000000000000101011100000000101101001001100111000000000
000000000001000111000010110000101100110011000000000000
000010100000000000000000000011101000001100111000000000
000001000000000000000000000000001001110011000000000000
000010100000000011100000000101101001001100111000000000
000000000000001101000000000000001100110011000000000000

.logic_tile 16 23
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000011100101101111110001110000000000
000000000000000000000110010000011001110001110000000001
101000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010001000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000100000000000000001011000000010100010000000
000000000000000000000000000000100000000010100000000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000001000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
110000000000000000000000000001100000101001010000000000
100000000000000000000000000111101011010000100010000000

.logic_tile 5 24
000000000010001000000000000101001000000100000110000000
000000000000001011000000000000001000000100000000010000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000101001001000000000000000000
000000000000000000000000001101101010000100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
101000000000001101000010100111111101100000010000000000
000000000000001111100000000111101110010000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000001111011010010000110000000000
000000000000000000000000001001101010110000110000000000
000000000000000101100000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000101011100011000001101100111101110100000100
000010000000010101000000000111001010111111110010100001
010000000000001000000111000011001100101011110000000000
010000000010000101000000000000100000101011110010000000

.logic_tile 9 24
000001000000001111100111100001001000000100000000000000
000010000000000011100000000000001101000100000000010000
000000000000000011100000001101011000001000000000000000
000000000000001001100000001101001001010100000000000000
000000001000000111000000001011111100110011110000000000
000000000000000000100000001111011000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000011001101111011111110000000000
000000000000000000000011000111001011111011110000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000110000111000111010011101000000011100010000001
000010100001011111100110101101101110000011110000010000
000000000000001111100011101011011001100010000000000000
000000000000000001000011111001111110000100010000000000
000000001010001111100111000001011011100010010000000000
000000000001010011000011110001101111000110010000000000
000000000000000111000111011101001100100010000000000000
000000000000000001100010001111001001001000100000000000
000000000000000000000110001101001011000110010000000000
000000000000000001000010000101101011010001100000000000
000000000000000000000110011001011000100000000000000000
000000000000000000000010101101101111000000000000000000
000000000000001001100000010001011001110011000000000000
000001000001001011000010001011001001000000000000000000
000000000000000101100010000011111110000000000000000000
000000000000000001000010000111101101100000000000000000

.logic_tile 11 24
000000000000000000000000000111100000000000001000000000
000000000000000000000011100000001111000000000000010000
000000000000001000000111100000000000000000001000000000
000000000000000001000111100000001111000000000000000000
000000000000000000000110001011101000011100000000000001
000000000000000000000010000001101011111100000000000000
000000000000101011100000011000011110100100000000000000
000000000001010011100011010011001110011000000000000000
000001000000001001000010001101100000110000110000000000
000010000010001011000010001001101101000000000000000000
000000000000000001000110001011101001100010000000000000
000000000000000001000000001111011001001000100000000000
000000000000000011100010000101101100110011000000000000
000000000000000001100110000011001111000000000000000000
000001000000000001100000000101101110000000010000000000
000010000000000001000010001101001101000010000000000000

.logic_tile 12 24
000000000000001000000110000000001000111100001000000000
000000000000001011000010010000000000111100000000010100
000000000000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000011100101100001100000010000000000
000000000000001111000000000111001100001001000001000000
000000000100001111100000011001101111100010000000000000
000000000000000001000011011011011011001000100000000000
000000000000000000000010001001011101100000000000000000
000000000000000000000100001011101001000000000000000000
000000000000000001100011111111111010000100010000000000
000000000000001111000111000111001111100010000000000000
000000000100001101100111110011001111100010000000000000
000000100000000011000011011101101111000100010000000000
000000000001010111000010000001001001110011000000000000
000000000000100001100010000101011111000000000001000000

.logic_tile 13 24
000000000000000111000111010000001000111100001010000000
000000001010000000000010010000000000111100000000010000
101000000000001111000111101101000001001100110000100000
000000001010000111000010010101001011110011000000000000
010000000000000001100011100011011111100010000000000000
000010000000000000100110001101101100000100010000000001
000000000000001000000111010001111000100010000000000000
000000000000101111000110010111101011000100010000000001
000000000110000000000111100001101111110011000000000000
000000000000000000000000000111011101000000000000000100
000000000000000001100000000001011010000110100000000000
000000000000000001000010000001111001001111110000000000
000000000000000001100111000011111000010111100100000101
000000000000000001000010000000011111010111101011100010
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 14 24
000000000000001000000000001101100000001100110000000000
000000000000000001000011110011101110110011000000000000
101000000000000111100000000000001100011111000000000000
000000000000000000100000001111001101101111000010000000
010000000000000000000000010000000000000000000000000000
010000000100000000000011110000000000000000000000000000
000010000000000111100000010101101100010110100000000000
000000000000000000000010001101010000101000000000000000
000000000000001000000110011111011000100000110110000000
000001000010000111000011001111101000110100110000000110
000000000010001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000111100000010000001110000100000100000001
000000000000001101000011100000000000000000000001000100
110000001110000000000110001011100000001100110000000000
100000000000000000000000001101000000110011000000000000

.logic_tile 15 24
000000000000010000000000000000001001001100110000000000
000000000000000111000000000001001100110011000000010000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 24
000000000000001111000000010101000000000000001000000000
000000000000001011000011000000000000000000000000001000
000000000000100000000111000101000000000000001000000000
000000001001000000000100000000100000000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000111000000000000101010000000000000000000
000000000000000011100000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000001000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000100001010000000000000011000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000

.logic_tile 17 24
000010000000000000000000010000011010001100000110000000
000000000000000000000011010000001001001100000011000010
101001000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101000010100000110000000
000000000000010000000000000000110000010100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000111000011100001000000000000001000000000
000000000000000000100100000000000000000000000000001000
000000000000000000000011100000000000000000001000000000
000000001110000000000100000000001001000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000000010000101000000000000000000111100000000000001
000000000001010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 25
000000000000001000000000010101000000000000001000000000
000000000000001111000011110000100000000000000000001000
000010000000001000000111100001000001000000001000000000
000001100000000111000100000000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000001111000010110000101000000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000001111000011100000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000000000111111100000011111010000000
000000000000001011000000000000000000000011110000000010
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000001100000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000111110101000000000000001000000000
000000000000000000000111110000100000000000000000001000
000000000000000001100000010111011010000011111000000000
000000000000000000000011100000000000000011110010000000
000000000000100000000000010000001000000011111000000000
000000000000010000000011100000011101000011110011000000
000000100000001001000000010000011000000011111000000000
000001000000001111100011110000011101000011110011100000
000000000000000000000110010101100001000010101010000001
000000000000000000000010000000101100000001010011100111
000000000000001000000000010000001001000011111010000000
000000000000000001000010000000011000000011110001000000
000000000000000001100000000111111011000011111000000000
000000000000000000000000000000001101000011110011100000
000000001010001000000000000000000001000000001000000000
000000000000000001000010000000001111000000000000000000

.logic_tile 8 25
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000001111111001001010000000000
000000000000000000000000001001111111010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 9 25
000000000000000001100000000001100000000000001000000000
000000000001000000000000000000100000000000000000001000
000000000000000000000011100000001100000011111010000000
000001000000000000000000000000011000000011110001000000
000001000000000000000000000111000000000000001000000000
000010100000000000000011110000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000101000000000010000000001000000001000000000
000000000001000111000011010000001101000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000111000011110000000000000000000000000000
000001000000000000000000000101000000000000001000000000
000010100000000000000011110000100000000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000001111100000000000000000000000000000000000

.logic_tile 10 25
000000001010000000000011100101100000000000001000000000
000000000001010000000111110000000000000000000000001000
000000000000000000000111000001100001000000001000000000
000000000000000000000111110000101100000000000000000000
000000000000000111000011100011100000000000001000000000
000000100000000000100000000000001011000000000000000000
000000000000001000000011100111100001000000001000000000
000000000000001011000100000000001001000000000000000000
000000001000000000000000000000000000000000001000000000
000010100000000000000000000000001001000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001010000000000000000000
000000000000000111100000000101100001000000001000000000
000000000000000000100000000000101100000000000000000000

.logic_tile 11 25
000000000001011111000111100000000000000000001000000000
000001000000100111100000000000001010000000000000001000
000010100000000000000111110000000001000000001000000000
000000000010000000000111110000001001000000000000000000
000000000000000111100000000001000001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000011100000000001100000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000010011100000000011000000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000100001100000000000000001000000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000101

.logic_tile 12 25
000000000000000000000111000011100000000000001000000000
000000001000000000000000000000101100000000000000001000
000000001000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000010000000000000000111100000000000001000000000
000000000000100000000000000000101110000000000000000000
000000000000000000000010010101100000000000001000000000
000000000110000000000011000000101101000000000000000000
000000000000001101100110100011100001000000001000000000
000000000001000101000000000000001100000000000000000000
000000000000001111100010010111100001000000001000000000
000000000000000101100010100000001110000000000000000000
000000000000000111100010000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001101100110110111100000000000001000000000
000000000000001111000011100000101001000000000000000000

.logic_tile 13 25
000000000001101000000110000101111010000011111000100100
000000000000100111000000000000011100000011110000001000
000010000000001001000000000011111000000011111000000100
000001000000001001100010100000101100000011110000100000
000000000001000000000010010111100001000000001000000000
000000000110001111000111110000001111000000000000000000
000000000000001000000010010001001010000011111000000000
000000000000000111000110010000011001000011110000000000
000000000000001001100000010101011001000011111000000000
000000000000100001000011010000001100000011110000000000
000000000000001000000110000111111010000011111000000000
000000000000000001000010100000011011000011110000000000
000000000000101000000010100111101111000011111000000000
000000000000001011000000000000101001000011110000000000
000000000000000001100011110111001101000011111000000000
000000000000000001000110000000111101000011110000000000

.logic_tile 14 25
000001000001001101100110010000000000000000001000000000
000000100000010101000011010000001000000000000000001000
000000000000000000000110000000000000000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000000000000000010101011011000011111000000000
000000000000000000000010000000101101000011110000000000
000000000100000001100000010000001000000011111000000000
000000000101000111000010000000011001000011110000000000
000000000000000000000000000111111101000011111000000000
000000000110000000000000000000011101000011110000000000
000000000000000001000010010101111000000011111000000000
000000000000000000000011110000010000000011110000000000
000000000000010000000010000101111100000011111000000000
000000000000000000000000000000100000000011110000000000
000000000100001000000000000000001111000011111000000000
000010000000010001000000000000011001000011110000000000

.logic_tile 15 25
000000000000000000000110000111111100000111110110100001
000000000000000000000000000000111101000111110011000110
101000000100000000000111010000000000000000000000000000
000000100000001101000111010000000000000000000000000000
010000000001010000000111010111011011000111110110100001
000000000000100000000111000000111000000111110001100001
000010101010000000000000011001101110010111100000000000
000000000000000000000010001001101101001011100000000000
000000000000000000000111100111001001000111110110000100
000000000000000000000011110000111100000111111011100011
000001001100000011000110010000000000000000000000000000
000000100000010101000010010000000000000000000000000000
000000000000000111100000001101001100010111100000000000
000000001011000000100011111011111110000111010000000000
110000000000000000000000001111001010010111100000000000
100000000000100000000010100011011101000111010000000000

.logic_tile 16 25
000000000001010000000000000101000000000000001000000000
000010000000101111000000000000100000000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001000000000000000000000
000000001100000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000001000010000000001100000000000000000000
000010100000000000000000010000000000000000001000000000
000000000000000000000011010000001110000000000000000000

.logic_tile 17 25
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000001001111000000000001
010000000000001011000000000000001111001111000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000111000000000000001000000000
000000000000001001000011100000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000011100011100101100001000000001000000000
000000000000000000100011100000101111000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000010000001000000000000001000000000
000000010000000001000000000000100000000000000000000000
000000010000001000000000000000000001000000001000000000
000000010000000011000000000000001100000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000000000010000000101011000000000000000000

.logic_tile 4 26
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000001000000001000000000
000000000000001001000100000000001100000000000000000000
000000000000000001100000010101000000000000001000000000
000000000000000000100011110000101110000000000000000000
000000010000001000000000000111000000000000001000000000
000000010000000101000000000000001100000000000000000000
000000010000001101100000001001101001011100000000000100
000000010000001011000000000011101111111100000000100000
000000010000000000000000001111101010000000000000000000
000000010000000111000000000111001001100000000000000000
000000010000000101000000010000000000000000000000000000
000000010000000101000010100000000000000000000000000000

.logic_tile 5 26
000000000000000000000010100000001110000011111010000000
000000000000000000000110010000011100000011110010010000
000000000000000000000010100000001000111100001000000000
000000000000000000000110110000000000111100000010000000
000000000000000000000000000000011110000011110000000000
000000000000000000000010110000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000100000010000000000
000000010000000000000000001101001001010000100010000000
000000010000000000000000010111111001000001000000000000
000000010000000000000011001001111001000000000010000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000

.ramt_tile 6 26
000001000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000111100000001111001001000100000000000000
000000000000000000100000001011101011000000000000010010
000000000000001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011101101000000000000000000
000000000000000000000100000001011110100000000000000010
000000010000000000000000010000011001000010000000000000
000000010000000000000011101101001000000001000000000000
000000010000001000000000010000000000000000000000000000
000010010000000001000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000101000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000111100011000001000000001000000000
000000000000000000000011100000001110000000000000001000
000000000000001001100110010101100001000000001000000000
000000000000000001000011010000001011000000000000000000
000000100000000000000110010101001001000011111000000000
000001000000000111000010000000111111000011110000000000
000000000000000011100000000101001100000011111000000000
000000000000000000100010010000111010000011110000000000
000000010000000111000010100011101101000011111000000000
000000010000000000100010100000111000000011110000000000
000000010000000101000010000111011101000011111000000000
000000010000000101000010100000101000000011110000000000
000000010001010000000111100111111100000011111000000000
000000010000100000000000000000101001000011110000000000
000000010000000111000010010001111101000011111000000000
000000010000000000100010000000111001000011110000000000

.logic_tile 9 26
000000000000000111000011100001000000000000001000000000
000000000000000111000100000000100000000000000000010000
000000000000000000000011100000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000111001111100001001100110010000000
000000000000001101000100000111001111110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010001011011100010000000000000
000000011110100000000011001101001011001000100000000000
000000010000000011100000001001001110100010000000000000
000000010000000101100010101001011111000100010000000000

.logic_tile 10 26
000001000000010000000000000101000001000000001000000000
000010001100100000000000000000001110000000000000010000
000000000000001000000000000101100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000110000000000010000011001001001000000000100000
000000000000001111000000000000001000001000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000010110110000111000000000000011010101010100000000000
000001010001010000100000001101010000010101010000100010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 11 26
000000100001000000000000000101011010000011111010000000
000000000000000000000010000000001010000011110000001000
000000000000000011100010010001000001000000001000000000
000000000000000111100111010000101110000000000000000000
000000100000001111100000011101011111101010101000000000
000000000000000001100010001011101010010101010000000000
000000000000000111100011100011100001000000001000000000
000000000000001101100000000000001111000000000000000000
000000010001000000000000010001100001000000001000000000
000000010000000000000011010000101001000000000000000000
000000010000001001000000000101100000000000001000000000
000000010000000011100010110000101110000000000000000000
000000010000001000000000000001100000000000001000000000
000000010000001011000000000000001101000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000001101000010000000001100000000000000000000

.logic_tile 12 26
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000010000000000000010000000000000000001000000000
000000000000000000000011000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111011000101000000000000000
000000010000000000000000000101110000000000000000000000
000000010000001000000110100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000101000000000111011010000011111000000000
000000001000000000100000000000011111000011110000010000
000000000000001001100000010111011010000011111000000000
000000000000000111000010000000010000000011110000000000
000010100000000111100000001001101000011100000000000000
000000000000000001100010111111001101111100000000000000
000000000000000101000010101011111001000000000000000000
000000000000000001100110110011011101010000000000000000
000000010100000000000110100011011011100010000000000000
000000010000000000000010111111111010000100010000000000
000000010000001001000010010111100001110000110000000000
000000010000000101000010101101001111000000000000000000
000000010000001001100010101101101011100010000000000000
000000010000000001000100001011001000000100010000000000
000000010000001011100110011011101010000000000000000000
000000010001000001100010000111001000010010000000000000

.logic_tile 14 26
000000000000001011100011100000011010000011111000000000
000000000000000001100010000000001000000011110000010000
101000000000000011100110000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
010000000000001000000110011101111111010111100000000000
000000000000000011000011110111101111001011100000000000
000000000000000000000000000011001110010111100110100000
000000000000000001000010000000101011010111101001000011
000000010000000000000000010001000000100110010000000000
000000010000000000000010000000001001100110010000000000
000000010000000000000000001101000001000110000000000000
000000010000000000000000000001101111000000000000000000
000000010000000001000110100001101010010111100100000000
000000010000000000100000000000111111010111100011100100
110000010000000111000010000111111110000110100000000000
100000010000000001000110000101101001001111110000000000

.logic_tile 15 26
000000000000000000000000001101011011001011000000000000
000000000000000000000010100111111011001111000000000000
000000000000000101100000010001011000001100110000000000
000000000000000101000010100000110000110011000000000000
000000000000000000000000010001111101000000000000000000
000000000000000101000010001001001001001000000000000101
000000000000000000000110010011011001100011010000000000
000000000000000000000010000000011101100011010000000000
000000010000001101100000001011101010100110010000000000
000000010000000001000000000111111001101110010000000000
000000010010000001100010000111011000000010000000000000
000000010000000000000100001111101010000000000000000000
000000010000000001100011111000011110001100110000000000
000000010000000000000011001001011001110011000000000000
000000011100000001000000000111011110001000000000000000
000000010000000000100011100000001100001000000000000000

.logic_tile 16 26
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000010000011100000000000001000111100001000000000
000000000000000000100000000000000000111100000010000100
000000000001000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000010000001000000000001011100001110110110000000000
000000010000001001000000000011101011100000010000000000
000010010001011000000111001111000001110110110000000000
000000010000101001000100001011001011010000100000000100
000000010000000011100000000011100000101111010000000000
000000010000000000000000000101101100000110000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000111000000000000000100000000
000000011110000000000000001001100000010110100000100100
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000000110000000000000011100000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000100000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000010001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000001001000010100000110000000
000000010000000000000000000000010000010100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001100000010110100000000000
000000010000000000000000000000000000010110100000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000111000001000000001000000000
000001000000000111000011110000001010000000000000010000
000000000000001000000011100000000001000000001000000000
000000000000000111000011110000001001000000000000000000
000000000000000000000000001111101001100011110000000001
000000000000001111000000001011101000000001110000000000
000000000000000111000000010000000000000000000000000000
000000000000001111100011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000001100000010001101001000000000000000000
000000010000000000000010000101111010010000000000000000
000000010001000000000000000011111011000000010000000000
000000010010000001000000000001011111000000000000000000
000000010000000000000110000000000001010000100000000000
000000010000000000000010000111001001100000010000000000

.logic_tile 4 27
000000000001001000000000000111100000000000001000000000
000000001000001111000000000000000000000000000000001000
101000000000000000000000000001000001000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000001000000010100111100000000000001000000000
110000000000001111000100000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000101000000000000001100000000000000000000
000000010000000101100110100111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000001000111100001000000100
000000010000100000000000000000001000111100000000000000
110000010000001000000000010000001000000011110100000000
100000010000000101000010100000000000000011111000100000

.logic_tile 5 27
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
101000000000000000000110000000000000000000001000000000
000000000000001101000000000000001001000000000000000000
000000000000000000000110010101001000010100001110000000
000000000000000000000010001111100000000001011011000001
000000000000001001100000010101001000010100001110000000
000000000000000001000010001011100000000001011011000001
000000010000000000000111000101101000010100001110000001
000000010000000000000100001111000000000001011010000000
000000010000000000000000000101101000010100001110000001
000000010000000000000000001011000000000001011010000001
000000010000000000000111000101101000010100001110000001
000000010000000000000100001111100000000001011010100001
110000010000000000000000000000001001000100101110000001
100000010000000000000000001011001001001000011010000100

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000001100000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000000000000111000111010001111011000100010000000000
000000000000001111000111110111101001100010000000000000
000001000000000111000011101111111111000100000000000000
000010000000000000000000000011101101000000000000000000
000000000000001111000011110101001011000000000000000000
000000000000010111100010000111011001010000000000000000
000010110001011000000110011001011011100000000000000001
000001010000100111000010001101011110000000000000000000
000000010000000000000000001011101001100010000000000000
000000010000001111000011110111111010000100010000000000
000001011010000000000000011111111000110011000000000000
000010010000000001000011100001101010000000000000000000
000000010000001001100000010011001100000000000000000000
000000010000000111000011101011011111000100000000000000

.logic_tile 8 27
000000000000001000000000000011111100000011111000000000
000001000000000001000000000000011000000011110000010000
000000100000000000000000000111101100000011111000000000
000001000000000000000000000000001100000011110000000000
000010000001010000000000000000000000000000001000000000
000001000000100000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000011110000001100000000000000000000000001000000000
000000011110000101000000000000001110000000000000000000
000000010000000001000110100111000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000001000000000
000000010001000000000000000000001110000000000000000000
000000010000000001000000000111000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000001110001000000010000000001000000001000000000
000000000001110000100011110000001100000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000001101000010110000101111000000000000000000
000000000001000000000000010101001001001100111000000000
000000001110000000000011110000101001110011000001000000
000000000000000000000010100001101000001100111000000000
000000000110000000000110010000001011110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000001001000000000000101011110011000000000000
000010110000001000000000000001001001001100111000000000
000001010000000101000000000000101011110011000001000000
000000010000000000000000000101001000001100111010000000
000000011110000000000000000000101100110011000000000000
000000010000000000000000010001001000001100111000000000
000000010000000000000010100000101000110011000001000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000000101101111111001010110000100
000010010000000000000000000000111000111001010001000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001111101010101001010100000100
000000010000000000000010110001010000111101010000000001
110000010000001000000000000000000000000000000000000000
100000010000001011000000000000000000000000000000000000

.logic_tile 11 27
000010000000000000000000010001100001000000001000000000
000001000000000000000010000000101110000000000000010000
101000000000001000000010100101000000000000001000000000
000000000000000001000100000000001011000000000000000000
010010000000000001000000000000001110000011111000000000
000001000010000000100011100000011001000011110000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000010000000000000000000011100001000110000110000100
000000010000000000000000000000101000000110000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000010000000000000000000000000000
000001011100000000000011000000000000000000000000000000
110000010000000001000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000001101011001001011000000000000
000000000000000000000000001001101101001001000010000000
101000000000000101000000000001100001010000100000000000
000000000000000000000011101101101000101001010000000000
010000000000001000000000010011101100100001000000000000
000000000000000011000010010000111100100001000000000000
000000000000001000000000001000001110010111110110100001
000000000000000001000000000101000000101011110010000000
000000011000001001000110100111001011010111100000000000
000000010000001011000000001111101100001011100000000000
000010110000000000000110010000000000000000000000000000
000001010000000001000011010000000000000000000000000000
000000010000010001000111010000000000000000000000000000
000000010000100000000111010000000000000000000000000000
110000010000001000000110100000011111000010010000000000
100000010000000101000000000011011110000001100000000000

.logic_tile 13 27
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001010000000000000001000
000000000000000011100111000000001011001100111000000000
000000001110100000000000000000001001110011000000000010
000000000000000011100111000001101000001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000000001000000000000100000110011000000000010
000000010000000000000000000101101000001100111000000000
000000010000000001000010000000000000110011000000100000
000000010000000000000000000011001000001100111000000000
000000010010000000000000000000100000110011000000100000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001100110011000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 14 27
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000000000000000000001100001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000001101000000000000000000110011000000000000
000000010000000001100000010000001001001100111100000000
000000010000000000000010000000001100110011000000000000
000000010000000000000110010000001001001100111100000000
000000010000000000000010000000001101110011000000000000
110000010000001000000110000111101000001100111100000000
000000010000000001000000000000100000110011000000000000

.logic_tile 15 27
000000000000000101000000000011100000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000000000000001111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000010000000000000000000101010110011000000000000
000000010000000000000110000111001000001100111000000000
000000010000000000000100000000101000110011000000000000
000000010000000001000000010111001001001100111000000100
000000010000000001000010010000101111110011000000000000
000000010000010000000111010111001001001100111000000000
000000010000100000000111110000101100110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000000000000011000000101101110011000000000001

.logic_tile 16 27
000010100000000101000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011011110000011110000000000
000000000000001101000010111001101110000001110000000000
000000000000000000000010101001000000000000000000000000
000000000000000000000100001001001100010000100000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000010000001000000000011001000000000000000000000000
000000010000001011000010010001001100010000100000000000
000000010000000000000000000011001010001000000000000000
000001010000000000000000000000011000001000000000000000
000000010000001000000000010111011010010010100000000000
000000010000001011000010000011111101010110100000000000
000000010000001001100000001011001101010110000000000000
000000010000000001000000000111101010101001010000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000111000000010110100100000000
010000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000000000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000010010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001000000000000011000000000000001000000000
000000000000001111000000000000000000000000000000001000
101000000000000011100010100101101110110011001100000000
000000000000000000100100000000001101001100110000000000
010000000000001000000111000001101000110011001100000000
110000000000001111000110110000001100001100110000000000
000000000000000011100010100101101001110011001100000000
000000000000000000100000000000001100001100110000000000
000000000000001101100110100001101001110011001100000000
000000000000000101000000000000001011001100110000000000
000000000000000101100000000111101000110011001100000000
000000000000000000000000000000101010001100110000000000
000000000001000101100000000101001000110011001100000000
000000000000100000000000000000101000001100110000000000
000000000000000000000110100001001001110011001100000000
000000000000000000000000000000001001001100110000000000

.logic_tile 2 28
000000000000000101100000000101000000010110100000000000
000000000000000000000010000000100000010110100000000000
101000000000001101100000001000000000010110100000000000
000000000000000101000000000111000000101001010000000000
010000000000000000000110111101011000100000000000000000
010000000000000000000010100001101011000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000001100000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000001101000000000000010000000011110000000000
000000000000000000000000000001011111011111110000000100
000000000000000000000000001011001100111111110010000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000000001000000101001010000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000011011111100110000000000
000000000001011101000000000000001010111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001110000000000010100010
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000001000001000000100101110100001
000000000000000000000000000111001100001000011011010001
101000000000000000000000000111101000010100000100100000
000000000000000000000000000011000000000010101011000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000001111000101000110100001
000000000000000001000000000101011100001010001010000000
000000000000001001100000001101100000111111110110000001
000000000000000001000000000111000000010110101010000010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000001110000000000000000000001101001111000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000001000000000
000010100000010000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000101100000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 28
000010000001010000000010100011001001001100111000000000
000001000000100000000100000000001011110011000001010000
101000000000001101000000000000001000111100001000000000
000000000000001001100000000000000000111100000001000000
010000000000000000000110001011000001001100110000000000
000000000000000000000000001101101000110011000000000000
000000000000000001100111100111001100000001110000000000
000000000000000000000100000000011001000001110000000000
000010000001010101000011100011111111000010110110000000
000001000000100000000010000000111100000010111010000000
000000000000001000000010000011001111010110000000000000
000000000000000101000000000000101000010110000000000000
000000000000000001000110100000011100111001010100000000
000000000000000000000000001101011111110110100010000010
110000000000000101100000011111111010000011110110000000
100000000000000000000011001011000000000001011010000000

.logic_tile 10 28
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001111000110110111100001000000001000000000
000000000000001001000010100000001010000000000000000000
000000000000000000000010100101101001001100111000000000
000000000000000000000100000000101110110011000000000000
000000000000000111100000000001101000001100111000000000
000000000000000101100010100000101111110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111000000000
000000001000000000000011100000101011110011000000000000
000000000000000001000000000111101001001100111000000000
000000001100000000000000000000001000110011000000000000

.logic_tile 11 28
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000000001001110011001000100000
000000000000000000000000000000001100110011000000000000
000000000001000000000000000011001000101010101000000000
000000000000000000000000000000000000101010100000000010
000000000000001000000010100111101000101010101000000000
000000001110000111000100000000100000101010100000100000
000000000000001101000000010000001000110011001000000000
000000000000000111100010010000001101110011000000100000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001000110011000000000010
000000000001001000000000010000001001110011001000000000
000000000000001001000011100000001100110011000000000000

.logic_tile 12 28
000000000110010111000000011101011001101001010000000000
000000000000100000000010001001001100110110100000100000
101000000000000101000000000101001011111001010100000001
000000000000000000100011111111101000111111111001000100
010000000000000101000110000101100001111001110000000000
010000000000000101000000000000101100111001110000000000
000000000000000001000000000111011010101001010000000000
000000000000000000000011110001000000101000000000000000
000000000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000000001000000000000000111001110010100000000000001
100000000000000000000000001111100000101001010010000010

.logic_tile 13 28
000000000000000000000110010000000000010110100100000000
000000000000000000000110010011000000101001010000000000
101000000000000111000110000011011110010100000000000000
000000000000000000000100001001010000000000000000000100
000000000000000000000010000011111000010111100010000000
000000001000000000000000000111001011001011100000000000
000000000000001001100000010001011011000010000000000000
000000000000001001100010010111101011000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000101000000001101101000100000000000000000
000000000000000000100000001101011110000000000000000000
000000000000001001000010101000001100000010100000000000
000000000000000101000000000111010000000001010000000000
110000000000000101100110001111001101000010000000000000
000000000000000000000000000101111001000000000000000000

.logic_tile 14 28
000000000000001001100000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000000000000000010000001000001100111100000000
000000000000000000000010000000001000110011000000000001
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000001110000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
110000000000000000000110000111101000001100111100000100
000000000000000000000000000000100000110011000000000000

.logic_tile 15 28
000000000000001001100111101011001000001100110000000000
000000000000000001000010101001000000110011000000010000
101000000000001000000000000011100001010110100100100000
000000000000001011000011101001001101011111100000100110
010000000000000000000110010111101110010000100000000000
000000000000000000000010001011001000111000100000000000
000000000000001000000000001000011000100000110000000000
000000000000000001000000000111001011010000110000000000
000000000000000111000000000111101110000000000000000000
000000000000000000000010001011010000101000000000000000
000000000000001000000110001001011001010110100000000000
000000000000001111000000000101101110101000010000000000
000000000000000101000000010011001000111110100010000000
000000000001010101000010101101011110111110010000000000
110000000000000001100000000111011110111110100000000000
100000000000000101000000000001000000101000000000000000

.logic_tile 16 28
000000000000001011100000000000000000000000001000000000
000000000000000011000000000000001000000000000000001000
000000000000001000000000000011000000000000001000000000
000000001000000011000000000000100000000000000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000111000000000000001010110011000000000000
000010000000000000000010010000001001001100111000000000
000001000000000000000111100000001000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000

.logic_tile 17 28
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
101000000000000000000110000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000101000100000000
010000000000000000000000001001001111001010000000000000
000000000000000000000000000111001001010000010000000000
000000000000000000000000000000011100010000010000000000
000000000000000000000000011001100000000000000100000000
000000000000000000000011000011101111001111000000000000
000000000000001001100000001111111101000000000000000000
000000000000000001000000001001001110001100110000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001001000000000000001111000011000100000000
100000000000001011100000000000011001000011000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000111100000000001001001110011001100000000
000000000000000000100000000000001001001100110000010000
101000000000000000000010110111001000001100110100000000
000000000000000000000010000001000000110011000000000000
110000000000000000000000000000011010000011110000000000
110000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000101111000100000000000000000
000000000000000001000000000111111100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110100000000000001111000000000000
000000000000000000000100000000001100001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000001001100111000101100000000000001000000000
000000000000001001100100000000100000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000010000101000111000101001000111100001000000000
000000000000000111000010000000100000111100000000000000
000000000000000000000110001101101001010100000000000000
000000000000000000000000001101001101110100000000000000
000000000000000000000000011011111010000000010000000000
000000000000000000000010100101111101000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011111111100000000000
000000000000000000000000001011001010111111010001000000

.logic_tile 5 29
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001010000000000000001000
101000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001011001000010000000000001000000001000000000
000000000000100011000000000000001110000000000000000000
000000000000000011100010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000000000111100000000000000
010000000000000001000000000000001000000011110100000000
110000000000000000000000000000000000000011110010000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000001
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 8 29
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 9 29
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000001000011000000000000110011000000000000

.logic_tile 10 29
000000000001000000000000010011101000001100111000000000
000000000000000000000010100000001010110011000000010000
101000000000000101000110110111001000000110100110000000
000000000000000000100010100011001111010110001000000000
010000000000001001000111101011011111000010000000000000
000000000010000001000100000101001111000000000000000000
000000000001010001100010101011000001010110100100100000
000000000000100000000010101011101011100000011000000000
000001000000000001100110111001111000101000010100000000
000010100000001101000010101101011101111000100000100010
000000000000000001100110001011001100101000010100000000
000000000000000000000000000001101010110100010000100000
000000000000000101000000010011000000010000100000000000
000000000000000000100010101101101001101001010000100000
110000000000001000000110000101011000010010100000000000
100000000000001001000100000000111101010010100000000000

.logic_tile 11 29
000001000000000101000110110011101000101010101000000000
000000100000000000100010100000100000101010100000010010
000000000000000111000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000111000111101001011010001001010010100000
000000000000000000000100001111011001010110100000000000
000000000000001101100110011000011010100000000010000000
000000000000000001000010000101011000010000000000000000
000000000000000000000000000011111111001000000000000000
000000000000000111000000000011111010000000000000000000
000000000000000000000011100111101001100000000010000000
000000000000000000000100000001111011000000000010000010
000000000000000000000000000001011000000000000000000000
000000000000000000000000001101101010010000000000000000
000000000000000000000010000101001011000000000000000000
000000000000000000000011101001101000000010000000000000

.logic_tile 12 29
000000000000000101000110100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000001111100000010001100000000000001000000000
000000000000000011000010000000100000000000000000000000
010000000000000000000111100111001000001100110100000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000001001101110000011100000000000
000000000000000000000000000001011110000011000000000000
000000000001000000000000000000000001001111000100000000
000000000000000000000000000000001100001111000000000000
000000000000001000000000000000000000010000100010000000
000000000000000001000000000001001001100000010010100010
000000000000101000000110111000000001001100110100000000
000000000001010101000010001001001100110011000000000000
110000000000000000000000000011111000100000000000000000
100000000000000000000000000000011111100000000000100000

.logic_tile 13 29
000000000000100000000010100001101111001000000000000000
000000000001000000000000000101011111000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001011001010000000000000000000
000000000000000000000010100001101111010000000000000000
000000000001010000000000010001101110100000000000000000
000000000000100000000011100000011010100000000011000010
000001000000000000000000000001101110000000000000000000
000000000000000000000000000111101001000000010000000000
000000000000000011100000001111011010000000000000000000
000000000000000101000010100101011110010000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 14 29
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000001000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000001010000000000000000001001001100111100000000
000000000000100000000000000000001100110011000000000000
000000000000001001100110010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000001000000110010000001001001100111100000000
000000000000100001000010000000001101110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 15 29
000000000110001111000110001011101010010110000000000000
000000000000000001100011100011001001010110100000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111010101101010100011010000100000
000000000000000001000011000000011110100011010000000000
000000000000001001100110000101111010010111100110100000
000000000000000001000000000000101111010111101001000010
000000000000000000000110101011001011010110100000000000
000000000000000000000000001111101100010100100000000000
000000000000001101100111100001001110101011000000000000
000000000000000101000100000000001001101011000000000000
000000000000000101100010000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
110000000000000000000010000101001111000110100000000000
100000000000000000000000000001111101001111110000000000

.logic_tile 16 29
000000000000000000000110000000001001001100110000000000
000000000000000000000100000000001101110011000000010000
101000000000001111000110001001101100000000100000100000
000000000000000001000000000001001001000000110000000000
110000000000001000000110000111111000111000000000000000
010000000000000011000100000000111011111000000000000000
000000000000000101000010100101111001001000000000000000
000000000000000000000000000000101000001000000000000000
000000000000001000000000011101011000000001010100000000
000000000000000101000010000001000000101011111000100000
000000000000000000000000010001111011001000000000000000
000000000000000000000011000000001000001000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111100111101111111110101001010000000000
100000000000000000100011101111011110010111100000000010

.logic_tile 17 29
000000000001010000000010001000001000100000000000000000
000000000000100000000100001011011100010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000111100000101001010000000100
000000000000000000000000000111000000000000000001000100
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000001100000000000001001001100111000000000
000000000000000000100000000000001010110011000000010000
000000000000000000000000010001101000010010000000000000
000000000000000101000011100111101000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001111000000010110000100000
000000000000000000100000000000011110000010110000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000001100110000000000
000000000000000000000000000101000000110011000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000001100000011000000000000
000000000000000000000000000000011001000011000000000000
000000000000000000000000000000001000010100100000000000
000000000000000000000000001011011001101000010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111010000010100000000000
000000000000000000000000000000000000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100111001000001100110100000000
110000000000000000000000000000100000110011000000000000
000000000000000101000000000000001011101001110000000000
000010000000000000000000001011011100010110110000000000
000000000000000000000111000000000001001111000100000000
000000000000000000000100000000001100001111000000000000
000000000000001001100000000111111100001100110100000000
000000000000000001100000000000000000110011000000000000
000000000000000000000110010011001001111111010000000000
000000000000000000000010001101111010101001010000000000
110000000000000001100000000111111100101000000000000000
100000000000000000000000001111000000000000000000000000

.logic_tile 13 30
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110111100110000000000
000000000000000000000010100000001001111100110000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001111011000100000000000000000
000001000000000000000000000111011011000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 30
000000000000000101000110000000001000001100110100000000
000000000000000101000000000000001100110011000000010000
101000000000000000000010100001011110100000000000000000
000000000000000101000011101011001001000000000000000000
000000000000000001000000000001011101100000000000000000
000000000000000000000000000000101111100000000000000000
000000000000001101000000001001111011000010000000000000
000000000000001011000010101101001001000000000000000000
000000000000001000000010001001011010100000000000000000
000000000000000001000000001001001010000000000000000000
000000000000000001100000000111101011000010000000000000
000000000000000000000000001011001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000110000001011000000010100000000000
000000000000000000000000000001010000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000010000000000000
000000110000000000
000000111000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000000100
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000000000000000100
000000000000010001
000010000000000010
000000010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000001011000000110
000000000000111100
001000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000010000000000100
000010110000000001
000000000000000010
000000000000000000

.io_tile 17 31
000000000000011010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
001100000000000000
010000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000100
000000000000000000
000000000000000000
101100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 7 P1B9$SB_IO_OUT_$glb_clk
.sym 9 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 11 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 5511 locked_SB_LUT4_I3_O
.sym 5621 rst_counter[5]
.sym 5711 $PACKER_VCC_NET
.sym 5827 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 5828 rst_counter_SB_LUT4_O_6_I3[0]
.sym 5829 rst_counter_SB_LUT4_O_6_I3[1]
.sym 5830 rst_counter_SB_LUT4_O_6_I3[2]
.sym 5831 rst_counter_SB_LUT4_O_6_I3[3]
.sym 5832 rst_counter_SB_LUT4_O_2_I3
.sym 5833 rst_counter_SB_LUT4_O_I3[1]
.sym 6053 rst_counter_SB_LUT4_O_I3[2]
.sym 6054 rst_counter_SB_LUT4_O_I3[3]
.sym 6055 rst_counter[3]
.sym 6057 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 6059 rst_counter[1]
.sym 6060 rst_counter[2]
.sym 6159 $PACKER_VCC_NET
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6377 $PACKER_VCC_NET
.sym 6400 locked_SB_LUT4_I3_O
.sym 6584 locked_SB_LUT4_I3_O
.sym 9371 locked_SB_LUT4_I3_O
.sym 9967 vga.count_v_SB_DFFESS_Q_E
.sym 10401 $PACKER_VCC_NET
.sym 10581 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10653 rst_counter_SB_LUT4_O_6_I3[2]
.sym 10683 rst_counter[7]
.sym 10684 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10685 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 10686 rst_counter[8]
.sym 10687 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 10688 rst_counter[6]
.sym 10689 rst_SB_DFF_Q_D[0]
.sym 10690 rst_counter[4]
.sym 10724 $PACKER_VCC_NET
.sym 10729 $PACKER_VCC_NET
.sym 10731 rst_counter[2]
.sym 10732 $PACKER_VCC_NET
.sym 10734 rst_counter[3]
.sym 10735 locked_SB_LUT4_I3_O
.sym 10737 $PACKER_VCC_NET
.sym 10739 rst_counter[5]
.sym 10740 rst_counter[7]
.sym 10741 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10743 rst_counter[8]
.sym 10745 rst_counter[6]
.sym 10749 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10755 rst_counter[4]
.sym 10756 $nextpnr_ICESTORM_LC_65$O
.sym 10758 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10762 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 10764 $PACKER_VCC_NET
.sym 10765 rst_counter[8]
.sym 10766 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 10768 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 10770 $PACKER_VCC_NET
.sym 10771 rst_counter[7]
.sym 10772 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 10774 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 10776 $PACKER_VCC_NET
.sym 10777 rst_counter[6]
.sym 10778 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 10780 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 10782 $PACKER_VCC_NET
.sym 10783 rst_counter[5]
.sym 10784 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 10786 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 10788 rst_counter[4]
.sym 10789 $PACKER_VCC_NET
.sym 10790 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 10792 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 10794 rst_counter[3]
.sym 10795 $PACKER_VCC_NET
.sym 10796 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 10798 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 10800 $PACKER_VCC_NET
.sym 10801 rst_counter[2]
.sym 10802 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 10803 locked_SB_LUT4_I3_O
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10843 rst_SB_DFF_Q_D[0]
.sym 10862 rst_SB_DFF_Q_D[0]
.sym 10866 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 10872 $PACKER_VCC_NET
.sym 10877 rst_counter[1]
.sym 10878 rst_counter_SB_LUT4_O_I3[1]
.sym 10885 rst_counter_SB_LUT4_O_2_I3
.sym 10887 rst_counter_SB_LUT4_O_I3[2]
.sym 10896 rst_counter_SB_LUT4_O_I3[3]
.sym 10898 locked_SB_LUT4_I3_O
.sym 10903 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 10905 $PACKER_VCC_NET
.sym 10906 rst_counter[1]
.sym 10907 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 10910 $PACKER_VCC_NET
.sym 10911 rst_counter_SB_LUT4_O_I3[3]
.sym 10913 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 10919 rst_counter_SB_LUT4_O_2_I3
.sym 10928 rst_counter_SB_LUT4_O_I3[3]
.sym 10929 rst_counter_SB_LUT4_O_2_I3
.sym 10930 rst_counter_SB_LUT4_O_I3[2]
.sym 10931 rst_counter_SB_LUT4_O_I3[1]
.sym 10942 rst_counter_SB_LUT4_O_I3[2]
.sym 10946 rst_counter_SB_LUT4_O_I3[1]
.sym 10950 locked_SB_LUT4_I3_O
.sym 10951 P1B9$SB_IO_OUT_$glb_clk
.sym 10992 vga.hs_out_SB_DFFSR_Q_R
.sym 11043 P1B10$SB_IO_OUT
.sym 11046 rst_SB_DFF_Q_D[0]
.sym 11051 P1B10$SB_IO_OUT
.sym 11052 rst_SB_DFF_Q_D[0]
.sym 11058 P1B10$SB_IO_OUT
.sym 11117 P1B10$SB_IO_OUT
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 13988 vga.count_v_SB_DFFESS_Q_E
.sym 14234 P1A9$SB_IO_OUT
.sym 14247 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 14252 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14256 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 14257 $PACKER_VCC_NET
.sym 14370 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 14373 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 14380 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 14470 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 14473 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 14474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14475 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 14604 vga.count_h[2]
.sym 14608 vga.count_h[3]
.sym 14618 locked_SB_LUT4_I3_O
.sym 14633 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14634 locked_SB_LUT4_I3_O
.sym 14636 rst_counter_SB_LUT4_O_6_I3[2]
.sym 14637 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14642 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14643 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14649 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14650 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 14652 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 14660 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14666 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14671 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14677 rst_counter_SB_LUT4_O_6_I3[2]
.sym 14678 rst_counter_SB_LUT4_O_6_I3[0]
.sym 14679 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14680 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14683 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14692 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 14698 rst_counter_SB_LUT4_O_6_I3[1]
.sym 14701 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 14702 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 14703 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 14704 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 14707 rst_counter_SB_LUT4_O_6_I3[3]
.sym 14711 locked_SB_LUT4_I3_O
.sym 14712 P1B9$SB_IO_OUT_$glb_clk
.sym 17439 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 17450 $PACKER_VCC_NET
.sym 17562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 17563 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17564 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 17565 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 17566 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 17567 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17568 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 17684 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17685 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17688 vga.count_v_SB_DFFESS_Q_E
.sym 17696 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 17700 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 17704 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17706 $PACKER_VCC_NET
.sym 17715 P2_7_SB_LUT4_I1_O[3]
.sym 17719 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 17811 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 17812 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 17835 $PACKER_VCC_NET
.sym 17842 $PACKER_VCC_NET
.sym 17930 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 17934 P1A9$SB_IO_OUT
.sym 17935 vga.blank_v
.sym 17937 vga.vs_out_SB_DFFESR_Q_E
.sym 17950 $PACKER_VCC_NET
.sym 17965 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18070 vga.vs_out_SB_DFFESR_Q_E
.sym 18077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18080 vga.count_h[2]
.sym 18087 vga.count_h[3]
.sym 18181 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18182 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 18190 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 18192 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 18202 vga.blank_h
.sym 18204 vga.count_h[8]
.sym 18209 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 18210 vga.count_h[1]
.sym 18211 P2_7_SB_LUT4_I1_O[3]
.sym 18217 vga.count_h[1]
.sym 18219 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18230 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 18231 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18232 $PACKER_VCC_NET
.sym 18237 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18240 vga.count_h[2]
.sym 18241 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 18247 vga.count_h[3]
.sym 18249 $nextpnr_ICESTORM_LC_44$O
.sym 18251 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 18255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 18257 vga.count_h[1]
.sym 18261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 18263 vga.count_h[2]
.sym 18267 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 18269 $PACKER_VCC_NET
.sym 18270 vga.count_h[3]
.sym 18273 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 18276 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 18279 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 18281 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18285 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 18288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18291 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 18293 $PACKER_VCC_NET
.sym 18294 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18305 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 18306 vga.blank_h
.sym 18314 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 18319 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 18323 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 18327 $PACKER_VCC_NET
.sym 18329 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 18333 $PACKER_VCC_NET
.sym 18335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[7]
.sym 18340 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 18342 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18344 vga.count_h[2]
.sym 18346 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18347 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 18348 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 18352 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18353 $PACKER_VCC_NET
.sym 18354 vga.count_h[3]
.sym 18361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 18362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18364 vga.count_h[8]
.sym 18370 vga.count_h[1]
.sym 18371 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 18372 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[8]
.sym 18374 vga.count_h[8]
.sym 18375 $PACKER_VCC_NET
.sym 18378 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18381 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 18385 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 18386 vga.count_h[1]
.sym 18387 vga.count_h[2]
.sym 18388 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 18403 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 18404 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18405 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18406 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18409 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 18410 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 18411 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 18412 vga.count_h[3]
.sym 18415 vga.count_h[8]
.sym 18417 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 18425 vga.blank_h_SB_DFFESS_Q_E
.sym 18427 P2_7_SB_LUT4_I1_O[3]
.sym 18434 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 18438 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18440 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 18441 $PACKER_VCC_NET
.sym 18442 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 18454 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 18548 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 18549 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 18550 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 18552 vga.hs_out_SB_DFFSR_Q_R
.sym 18557 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 18559 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 18567 vga.count_h[8]
.sym 18923 P1B4$SB_IO_OUT
.sym 19074 P1A9$SB_IO_OUT
.sym 19081 P2_7_SB_LUT4_I1_O[3]
.sym 19573 P2_7_SB_LUT4_I1_O[3]
.sym 19576 P1A9$SB_IO_OUT
.sym 20069 P2_7_SB_LUT4_I1_O[3]
.sym 20072 P1A9$SB_IO_OUT
.sym 20556 P1A9$SB_IO_OUT
.sym 20565 P2_7_SB_LUT4_I1_O[3]
.sym 21048 P1A9$SB_IO_OUT
.sym 21057 P2_7_SB_LUT4_I1_O[3]
.sym 21175 vga.count_v[2]
.sym 21177 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21179 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21181 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21270 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21276 vga.count_v[1]
.sym 21293 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21294 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21295 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21296 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21300 vga.count_v[1]
.sym 21301 vga.count_v_SB_DFFESS_Q_E
.sym 21303 vga.count_v_SB_DFFESS_Q_E
.sym 21320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21349 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21394 vga.count_v[2]
.sym 21395 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21397 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21398 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21399 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21409 vga.count_v[1]
.sym 21419 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21434 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21438 $PACKER_VCC_NET
.sym 21440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21444 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21446 $PACKER_VCC_NET
.sym 21448 vga.count_v[1]
.sym 21451 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21453 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21455 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21459 vga.count_v[2]
.sym 21460 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21461 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21462 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21463 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21464 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21465 $nextpnr_ICESTORM_LC_20$O
.sym 21467 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 21471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 21473 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21474 $PACKER_VCC_NET
.sym 21475 vga.count_v[1]
.sym 21477 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 21480 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21481 vga.count_v[2]
.sym 21483 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 21485 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 21486 $PACKER_VCC_NET
.sym 21487 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21489 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 21491 $PACKER_VCC_NET
.sym 21492 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 21493 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21495 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 21497 $PACKER_VCC_NET
.sym 21498 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 21499 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21501 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 21503 $PACKER_VCC_NET
.sym 21504 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21505 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21507 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21509 $PACKER_VCC_NET
.sym 21510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 21511 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21515 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21516 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21517 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 21518 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 21519 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21521 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 21528 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21530 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21532 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21538 vga.count_v[2]
.sym 21541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21547 P1A9$SB_IO_OUT
.sym 21548 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 21549 P2_7_SB_LUT4_I1_O[3]
.sym 21551 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 21558 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21559 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21572 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21579 $PACKER_VCC_NET
.sym 21580 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21583 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 21586 P2_7_SB_LUT4_I1_O[3]
.sym 21588 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 21590 $PACKER_VCC_NET
.sym 21591 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 21592 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21595 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 21596 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 21597 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21598 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 21613 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21616 P2_7_SB_LUT4_I1_O[3]
.sym 21652 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21657 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21664 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 21666 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 21679 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21688 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21689 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21691 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21693 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21708 $PACKER_VCC_NET
.sym 21711 $nextpnr_ICESTORM_LC_35$O
.sym 21713 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21717 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[1]
.sym 21720 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21723 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2[2]
.sym 21725 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21729 $nextpnr_ICESTORM_LC_36$I3
.sym 21731 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 21735 $nextpnr_ICESTORM_LC_36$COUT
.sym 21738 $PACKER_VCC_NET
.sym 21739 $nextpnr_ICESTORM_LC_36$I3
.sym 21743 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21745 $nextpnr_ICESTORM_LC_36$COUT
.sym 21761 vga.vs_out
.sym 21793 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21804 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21805 vga.blank_h
.sym 21807 vga.blank_v
.sym 21808 P2_7_SB_LUT4_I1_O[3]
.sym 21812 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21814 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21826 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21828 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21836 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 21837 P2_7_SB_LUT4_I1_O[3]
.sym 21838 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 21860 vga.blank_h
.sym 21862 vga.blank_v
.sym 21867 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21877 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21878 P2_7_SB_LUT4_I1_O[3]
.sym 21879 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 21881 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 21882 P1B9$SB_IO_OUT_$glb_clk
.sym 21883 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 21889 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21901 vga.blank_h
.sym 21903 vga.vs_out
.sym 21906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21928 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21932 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21934 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21957 $nextpnr_ICESTORM_LC_16$O
.sym 21959 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 21963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 21966 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 21969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 21972 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 21975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21978 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 21981 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 21984 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 21987 $nextpnr_ICESTORM_LC_17$I3
.sym 21990 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 21997 $nextpnr_ICESTORM_LC_17$I3
.sym 22007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22008 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 22009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 22012 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22013 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22020 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22021 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 22024 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22026 $PACKER_VCC_NET
.sym 22028 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22030 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22031 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22032 vga.count_h[8]
.sym 22034 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22038 vga.count_h[1]
.sym 22040 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 22041 P2_7_SB_LUT4_I1_O[3]
.sym 22050 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22056 vga.count_h[8]
.sym 22059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22061 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22062 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22064 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22068 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22069 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22072 $PACKER_VCC_NET
.sym 22076 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 22077 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 22078 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22080 $nextpnr_ICESTORM_LC_32$O
.sym 22082 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 22086 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 22088 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 22092 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 22095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 22098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 22100 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 22101 $PACKER_VCC_NET
.sym 22104 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 22106 $PACKER_VCC_NET
.sym 22107 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22111 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 22112 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 22113 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 22117 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 22118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 22119 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22120 vga.count_h[8]
.sym 22132 vga.count_h[2]
.sym 22133 vga.count_h[3]
.sym 22134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 22135 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 22136 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22137 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22143 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 22149 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 22155 $PACKER_VCC_NET
.sym 22158 vga.hs_out_SB_DFFSR_Q_R
.sym 22161 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22164 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 22171 $PACKER_VCC_NET
.sym 22179 $PACKER_VCC_NET
.sym 22182 vga.blank_h_SB_DFFESS_Q_E
.sym 22187 vga.count_h[8]
.sym 22192 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 22194 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22196 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22199 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 22201 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22203 $nextpnr_ICESTORM_LC_66$O
.sym 22205 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 22209 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 22211 $PACKER_VCC_NET
.sym 22212 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 22215 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 22217 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22218 $PACKER_VCC_NET
.sym 22221 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 22224 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22227 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 22229 $PACKER_VCC_NET
.sym 22230 vga.count_h[8]
.sym 22233 $nextpnr_ICESTORM_LC_67$I3
.sym 22235 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22239 $nextpnr_ICESTORM_LC_67$COUT
.sym 22242 $PACKER_VCC_NET
.sym 22243 $nextpnr_ICESTORM_LC_67$I3
.sym 22249 $nextpnr_ICESTORM_LC_67$COUT
.sym 22250 vga.blank_h_SB_DFFESS_Q_E
.sym 22251 P1B9$SB_IO_OUT_$glb_clk
.sym 22252 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 22253 vga.count_h[8]
.sym 22254 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22256 vga.count_h[1]
.sym 22257 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 22266 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 22268 vga.count_h[3]
.sym 22270 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22276 vga.count_h[2]
.sym 22279 P2_7_SB_LUT4_I1_O[3]
.sym 22306 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 22307 P2_7_SB_LUT4_I1_O[3]
.sym 22322 rst_SB_DFF_Q_D[0]
.sym 22347 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 22348 P2_7_SB_LUT4_I1_O[3]
.sym 22359 rst_SB_DFF_Q_D[0]
.sym 22374 P1B9$SB_IO_OUT_$glb_clk
.sym 22382 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22383 vga.hs_out
.sym 22390 P2_7_SB_LUT4_I1_O[3]
.sym 22391 vga.count_h[1]
.sym 22395 vga.count_h[8]
.sym 22399 $PACKER_VCC_NET
.sym 22417 vga.count_h[8]
.sym 22418 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22420 $PACKER_VCC_NET
.sym 22428 $PACKER_VCC_NET
.sym 22429 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22430 P2_7_SB_LUT4_I1_O[3]
.sym 22431 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22432 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22436 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22439 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22449 $nextpnr_ICESTORM_LC_5$O
.sym 22451 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 22455 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 22457 vga.count_h[8]
.sym 22458 $PACKER_VCC_NET
.sym 22461 $nextpnr_ICESTORM_LC_6$I3
.sym 22463 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 22467 $nextpnr_ICESTORM_LC_6$COUT
.sym 22469 $PACKER_VCC_NET
.sym 22471 $nextpnr_ICESTORM_LC_6$I3
.sym 22474 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22475 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22476 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22477 $nextpnr_ICESTORM_LC_6$COUT
.sym 22480 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22481 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 22482 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22483 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 22492 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 22494 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 22495 P2_7_SB_LUT4_I1_O[3]
.sym 22516 vga.hs_out
.sym 22697 P1A9$SB_IO_OUT
.sym 22719 P1A9$SB_IO_OUT
.sym 22756 P1A9$SB_IO_OUT
.sym 22757 P2_7_SB_LUT4_I1_O[3]
.sym 23769 P1A9$SB_IO_OUT
.sym 25033 vga.count_v[1]
.sym 25034 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25038 vga.count_v[2]
.sym 25040 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25042 $PACKER_VCC_NET
.sym 25044 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25046 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25048 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25049 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25050 $nextpnr_ICESTORM_LC_33$O
.sym 25053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25056 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 25058 vga.count_v[1]
.sym 25059 $PACKER_VCC_NET
.sym 25062 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 25064 $PACKER_VCC_NET
.sym 25065 vga.count_v[2]
.sym 25068 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 25071 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25074 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 25077 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25080 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 25083 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25086 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 25088 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25092 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 25094 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25125 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25126 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25127 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25130 vga.count_v[1]
.sym 25131 vga.count_v_SB_DFFESS_Q_E
.sym 25133 vga.count_v[2]
.sym 25135 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25136 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 25165 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25167 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25168 vga.count_v_SB_DFFESS_Q_E
.sym 25171 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25172 vga.count_v[1]
.sym 25173 $nextpnr_ICESTORM_LC_34$I3
.sym 25175 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25183 $nextpnr_ICESTORM_LC_34$I3
.sym 25216 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25218 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25219 vga.count_v[1]
.sym 25220 vga.count_v_SB_DFFESS_Q_E
.sym 25221 P1B9$SB_IO_OUT_$glb_clk
.sym 25222 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 25239 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25247 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25258 vga.count_v[1]
.sym 25265 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25267 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25268 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25271 vga.count_v[1]
.sym 25275 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25283 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25285 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25290 vga.count_v[2]
.sym 25291 vga.count_v_SB_DFFESS_Q_E
.sym 25294 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25295 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25296 $nextpnr_ICESTORM_LC_25$O
.sym 25298 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25302 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 25305 vga.count_v[1]
.sym 25308 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25309 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25310 vga.count_v[2]
.sym 25312 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 25314 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 25315 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25317 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25318 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 25320 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 25321 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25323 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25324 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 25326 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 25327 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25330 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 25332 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 25333 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25334 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25336 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 25338 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 25339 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25340 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25342 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 25343 vga.count_v_SB_DFFESS_Q_E
.sym 25344 P1B9$SB_IO_OUT_$glb_clk
.sym 25345 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 25360 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25363 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25364 vga.count_v[2]
.sym 25366 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25368 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25371 vga.count_v[2]
.sym 25373 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25375 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25378 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25379 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25381 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25382 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 25389 vga.count_v[2]
.sym 25390 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25393 vga.count_v[1]
.sym 25394 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25398 vga.count_v_SB_DFFESS_Q_E
.sym 25400 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25401 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25403 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25404 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25405 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25408 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25411 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25417 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25421 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25422 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 25426 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 25428 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25432 vga.count_v[1]
.sym 25433 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25435 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25438 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25439 vga.count_v[1]
.sym 25440 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25441 vga.count_v[2]
.sym 25444 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25445 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 25446 vga.count_v[2]
.sym 25447 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25457 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25458 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25459 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25466 vga.count_v_SB_DFFESS_Q_E
.sym 25467 P1B9$SB_IO_OUT_$glb_clk
.sym 25468 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 25481 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25485 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25486 vga.count_v_SB_DFFESS_Q_E
.sym 25489 vga.count_v[1]
.sym 25503 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25510 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25512 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25528 vga.count_v[1]
.sym 25531 vga.count_v[2]
.sym 25532 $PACKER_VCC_NET
.sym 25533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25535 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25539 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25541 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25542 $nextpnr_ICESTORM_LC_14$O
.sym 25545 vga.count_v[1]
.sym 25548 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25551 vga.count_v[2]
.sym 25554 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25556 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25557 $PACKER_VCC_NET
.sym 25560 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25562 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25566 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25569 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25572 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 25574 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25578 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 25581 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25584 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25586 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 25628 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25633 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25641 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25660 vga.vs_out_SB_DFFESR_Q_E
.sym 25667 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 25668 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 25669 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 25712 vga.vs_out_SB_DFFESR_Q_E
.sym 25713 P1B9$SB_IO_OUT_$glb_clk
.sym 25714 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 25728 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 25733 P2_7_SB_LUT4_I1_O[3]
.sym 25738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 25756 $PACKER_VCC_NET
.sym 25758 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 25763 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 25764 $PACKER_VCC_NET
.sym 25766 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 25768 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25770 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25776 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25782 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 25785 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25788 $nextpnr_ICESTORM_LC_38$O
.sym 25790 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 25794 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 25796 $PACKER_VCC_NET
.sym 25797 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 25800 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 25802 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 25803 $PACKER_VCC_NET
.sym 25806 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 25808 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 25809 $PACKER_VCC_NET
.sym 25812 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 25814 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 25815 $PACKER_VCC_NET
.sym 25818 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 25820 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 25822 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25824 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 25827 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25830 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 25832 $PACKER_VCC_NET
.sym 25833 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 25850 $PACKER_VCC_NET
.sym 25854 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 25870 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25874 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 25881 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25882 vga.count_h[3]
.sym 25885 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25886 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25889 vga.count_h[2]
.sym 25895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25905 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 25909 vga.count_h[1]
.sym 25911 $nextpnr_ICESTORM_LC_39$I3
.sym 25914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25915 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 25921 $nextpnr_ICESTORM_LC_39$I3
.sym 25927 vga.count_h[1]
.sym 25942 vga.count_h[2]
.sym 25944 vga.count_h[3]
.sym 25948 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 25949 vga.count_h[1]
.sym 25950 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25951 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 25975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25977 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 25979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 25985 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 25987 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 25989 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 25990 vga.count_h[8]
.sym 25991 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 25996 vga.count_h[1]
.sym 26005 vga.count_h[1]
.sym 26006 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26009 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26012 vga.count_h[2]
.sym 26013 vga.count_h[3]
.sym 26014 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 26015 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26021 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26029 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26034 $nextpnr_ICESTORM_LC_3$O
.sym 26037 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26040 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 26043 vga.count_h[1]
.sym 26046 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 26047 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26048 vga.count_h[2]
.sym 26050 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 26052 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 26053 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26054 vga.count_h[3]
.sym 26056 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 26058 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 26059 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26060 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 26062 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 26064 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 26065 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26068 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 26070 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 26071 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26074 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 26076 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 26077 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26080 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 26082 P1B9$SB_IO_OUT_$glb_clk
.sym 26083 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 26098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26102 vga.count_h[2]
.sym 26104 vga.count_h[3]
.sym 26106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 26108 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26109 vga.count_h[2]
.sym 26111 vga.count_h[3]
.sym 26115 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26116 vga.count_h[8]
.sym 26117 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26120 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 26137 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26141 vga.count_h[8]
.sym 26142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26146 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26152 vga.count_h[1]
.sym 26154 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26157 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 26158 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26160 vga.count_h[8]
.sym 26161 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 26164 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26165 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26167 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 26176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26178 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26179 vga.count_h[1]
.sym 26182 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 26183 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26206 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 26219 vga.count_h[8]
.sym 26223 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26227 vga.count_h[1]
.sym 26229 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 26248 vga.count_h[8]
.sym 26249 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26256 $PACKER_VCC_NET
.sym 26257 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 26259 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26261 vga.hs_out_SB_DFFSR_Q_R
.sym 26263 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26277 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26280 $nextpnr_ICESTORM_LC_12$O
.sym 26283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 26286 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 26288 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 26292 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 26295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 26298 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 26300 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 26304 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 vga.count_h[8]
.sym 26310 $nextpnr_ICESTORM_LC_13$I3
.sym 26313 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 26316 $nextpnr_ICESTORM_LC_13$COUT
.sym 26318 $PACKER_VCC_NET
.sym 26320 $nextpnr_ICESTORM_LC_13$I3
.sym 26326 $nextpnr_ICESTORM_LC_13$COUT
.sym 26328 P1B9$SB_IO_OUT_$glb_clk
.sym 26329 vga.hs_out_SB_DFFSR_Q_R
.sym 26466 P2_7_SB_LUT4_I1_O[3]
.sym 26468 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26527 P2_7_SB_LUT4_I1_O[3]
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26537 P1B4$SB_IO_OUT
.sym 26544 P2_7_SB_LUT4_I1_O[3]
.sym 26551 P1A9$SB_IO_OUT
.sym 26716 P1B4$SB_IO_OUT
.sym 27134 P1B4$SB_IO_OUT
.sym 27542 P1B4$SB_IO_OUT
.sym 27954 P1B4$SB_IO_OUT
.sym 28354 P1B4$SB_IO_OUT
.sym 28441 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28442 vga.count_v[2]
.sym 28443 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 28445 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28446 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28450 vga.count_v[1]
.sym 28454 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28456 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28460 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 28504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 28505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 28506 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 28507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 28508 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 28549 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 28603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 28645 vga.count_v[2]
.sym 28646 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 28647 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28648 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28653 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 28655 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28658 $PACKER_VCC_NET
.sym 28766 P1B4$SB_IO_OUT
.sym 28845 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 28849 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28853 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28855 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 28862 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28870 $PACKER_VCC_NET
.sym 28909 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 28952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28953 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 28957 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 28959 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28963 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 28973 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29012 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 29013 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29014 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29015 $PACKER_VCC_NET
.sym 29016 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 29017 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 29053 P1A9$SB_IO_OUT
.sym 29055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29056 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 29057 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 29059 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 29061 vga.count_v[2]
.sym 29063 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 29064 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 29066 $PACKER_VCC_NET
.sym 29072 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 29074 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29113 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29116 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29117 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 29156 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 29157 vga.count_h[1]
.sym 29158 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 29160 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29162 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 29163 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 29164 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 29166 vga.count_h[8]
.sym 29170 vga.count_h[8]
.sym 29172 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 29174 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 29176 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 29178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 29216 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 29217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 29218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 29219 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 29221 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 29222 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29257 vga.count_h[2]
.sym 29258 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 29260 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 29261 vga.count_h[3]
.sym 29263 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 29264 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 29268 vga.count_h[8]
.sym 29271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 29319 P1B8$SB_IO_OUT
.sym 29360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 29362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 29368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 29424 P1B7$SB_IO_OUT
.sym 29473 P1B8$SB_IO_OUT
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29739 P1A9$SB_IO_OUT
.sym 29744 P1B4$SB_IO_OUT
.sym 29906 P1B4$SB_IO_OUT
.sym 29939 P1B4$SB_IO_OUT
.sym 30068 P1B4$SB_IO_OUT
.sym 30073 P1B4$SB_IO_OUT
.sym 30560 P1B4$SB_IO_OUT
.sym 31052 P1B4$SB_IO_OUT
.sym 31544 P1B4$SB_IO_OUT
.sym 32033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 32036 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32037 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 32038 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32040 P1B4$SB_IO_OUT
.sym 32042 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 32133 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32134 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32135 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32136 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32137 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32156 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32159 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32172 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32176 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 32177 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32179 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32182 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32183 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32184 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32185 vga.count_v[2]
.sym 32186 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32191 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32192 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32193 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32194 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32196 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32202 vga.count_v[1]
.sym 32204 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 32206 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32207 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 32212 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 32213 vga.count_v[1]
.sym 32216 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 32218 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 32219 vga.count_v[2]
.sym 32220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32222 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 32224 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 32225 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32226 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32228 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 32230 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 32231 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32232 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32234 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 32236 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 32237 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32238 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32240 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 32242 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32243 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 32244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32246 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32248 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 32249 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32250 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32254 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32256 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 32257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 32261 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32268 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 32269 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32273 vga.ball_pos_v[2]
.sym 32276 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 32278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32282 vga.ball_pos_v[8]
.sym 32283 $PACKER_VCC_NET
.sym 32286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 32295 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32319 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 32329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 32330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 32331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32333 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 32335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32339 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 32342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 32347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 32354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 32359 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32363 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 32366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32369 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32371 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32377 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32393 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32394 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32395 vga.ball_pos_v[2]
.sym 32399 $PACKER_VCC_NET
.sym 32401 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 32403 vga.count_v[1]
.sym 32410 vga.count_v[1]
.sym 32413 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 32426 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 32452 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 32459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32462 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 32464 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32468 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 32471 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32474 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 32476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 32483 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32486 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 32488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32492 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32495 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 32502 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 32503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 32504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 32505 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 32506 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 32507 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 32509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 32514 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 32515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32519 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 32520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 32522 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 32523 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 32524 P1B4$SB_IO_OUT
.sym 32527 vga.count_v[2]
.sym 32531 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 32532 $PACKER_VCC_NET
.sym 32533 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32534 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 32536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 32557 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32573 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 32576 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32579 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 32581 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32585 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 32588 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 32593 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32597 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 32600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32603 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 32605 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32609 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 32612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31]
.sym 32617 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 32624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 32626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 32629 P1B4$SB_IO_OUT
.sym 32630 vga.red_SB_DFFSR_Q_R
.sym 32635 $PACKER_VCC_NET
.sym 32645 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 32647 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 32649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 32653 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 32657 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32659 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31]
.sym 32674 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 32675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 32677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 32697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 32698 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 32699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 32700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31]
.sym 32751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 32759 P1B4$SB_IO_OUT
.sym 32763 vga.red_SB_DFFSR_Q_R
.sym 32765 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 32769 vga.red_SB_DFFSR_Q_R
.sym 32770 $PACKER_VCC_NET
.sym 32771 vga.ball_pos_h[1]
.sym 32772 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32774 vga.count_h[3]
.sym 32776 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 32778 P1B4$SB_IO_OUT
.sym 32789 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32790 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 32792 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 32793 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32797 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 32799 vga.count_h[8]
.sym 32800 vga.count_h[3]
.sym 32801 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32805 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32806 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32807 $PACKER_VCC_NET
.sym 32809 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 32812 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 32815 $PACKER_VCC_NET
.sym 32817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32819 $nextpnr_ICESTORM_LC_60$O
.sym 32821 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 32825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 32827 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 32829 vga.count_h[3]
.sym 32831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 32834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32835 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 32837 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 32840 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32841 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 32845 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32846 $PACKER_VCC_NET
.sym 32849 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 32852 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 32853 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 32855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 32857 $PACKER_VCC_NET
.sym 32858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 32859 vga.count_h[8]
.sym 32861 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 32871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[2]
.sym 32872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[3]
.sym 32873 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[4]
.sym 32874 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[5]
.sym 32875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[6]
.sym 32876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[7]
.sym 32883 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 32885 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 32887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 32888 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 32889 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 32891 $PACKER_VCC_NET
.sym 32897 vga.count_h[1]
.sym 32898 $PACKER_VCC_NET
.sym 32904 vga.vs_out
.sym 32905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32911 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 32914 vga.count_h[8]
.sym 32915 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32921 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 32925 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32928 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 32932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32936 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32938 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 32945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 32946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 32961 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 32962 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 32963 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32964 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 32967 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 32969 vga.count_h[8]
.sym 32970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 32992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[8]
.sym 32993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[9]
.sym 33016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 33034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 33035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 33037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 33038 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 33039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 33040 vga.count_h[8]
.sym 33042 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 33044 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33045 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 33046 vga.ball_pos_h[1]
.sym 33047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 33048 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 33049 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 33051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 33052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 33053 vga.count_h[2]
.sym 33055 vga.count_h[3]
.sym 33057 vga.count_h[1]
.sym 33059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 33061 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33062 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 33063 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33072 vga.count_h[1]
.sym 33073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 33074 vga.count_h[8]
.sym 33075 vga.ball_pos_h[1]
.sym 33078 vga.count_h[2]
.sym 33079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33080 vga.count_h[3]
.sym 33081 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33084 vga.count_h[1]
.sym 33085 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 33086 vga.count_h[8]
.sym 33087 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 33090 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 33091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 33092 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 33093 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 33096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33097 vga.count_h[3]
.sym 33098 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 33099 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 33102 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 33103 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33104 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 33105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 33108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 33109 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 33110 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 33111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 33127 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 33129 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 33132 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 33133 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 33134 vga.ball_pos_h[1]
.sym 33138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 33140 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 33174 vga.vs_out
.sym 33203 vga.vs_out
.sym 33250 vga.ball_pos_h[4]
.sym 33251 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 33252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 33258 vga.ball_pos_h[5]
.sym 33260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 33263 P1B4$SB_IO_OUT
.sym 33264 P1B7$SB_IO_OUT
.sym 33309 vga.hs_out
.sym 33342 vga.hs_out
.sym 33361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 33554 P1B8$SB_IO_OUT
.sym 33559 P1B4$SB_IO_OUT
.sym 33572 P1B4$SB_IO_OUT
.sym 33616 P1B4$SB_IO_OUT
.sym 33772 P1A9$SB_IO_OUT
.sym 34273 P1A9$SB_IO_OUT
.sym 35727 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 35860 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 35864 vga.ball_pos_v[6]
.sym 35868 vga.count_v[2]
.sym 35870 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 35872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35962 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 35963 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 35969 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 35987 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 35989 vga.ball_pos_v[7]
.sym 35993 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 35995 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36011 vga.ball_pos_v[2]
.sym 36012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36013 vga.ball_pos_v[7]
.sym 36016 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 36019 vga.ball_pos_v[8]
.sym 36020 $PACKER_VCC_NET
.sym 36024 vga.ball_pos_v[6]
.sym 36025 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36028 $PACKER_VCC_NET
.sym 36035 $nextpnr_ICESTORM_LC_68$O
.sym 36038 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36043 $PACKER_VCC_NET
.sym 36044 vga.ball_pos_v[2]
.sym 36047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36049 $PACKER_VCC_NET
.sym 36050 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36053 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36055 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36056 $PACKER_VCC_NET
.sym 36057 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36061 $PACKER_VCC_NET
.sym 36062 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 36063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36065 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36067 $PACKER_VCC_NET
.sym 36068 vga.ball_pos_v[6]
.sym 36069 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36073 vga.ball_pos_v[7]
.sym 36074 $PACKER_VCC_NET
.sym 36075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36077 $nextpnr_ICESTORM_LC_69$I3
.sym 36079 vga.ball_pos_v[8]
.sym 36080 $PACKER_VCC_NET
.sym 36081 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 36102 vga.count_v[1]
.sym 36104 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 36106 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 36108 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 36109 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 36115 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36121 $nextpnr_ICESTORM_LC_69$I3
.sym 36127 vga.ball_pos_v[2]
.sym 36129 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36131 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36135 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36136 $PACKER_VCC_NET
.sym 36138 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36141 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36145 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36147 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36151 vga.count_v[2]
.sym 36153 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36155 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36157 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36162 $nextpnr_ICESTORM_LC_69$I3
.sym 36171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36172 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36173 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36174 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36177 vga.ball_pos_v[2]
.sym 36179 $PACKER_VCC_NET
.sym 36180 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36196 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36197 vga.count_v[2]
.sym 36198 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36201 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36202 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36204 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36220 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 36221 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36223 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 36224 $PACKER_VCC_NET
.sym 36225 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36226 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36229 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36233 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 36241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 36243 P2_7_SB_LUT4_I1_O[3]
.sym 36249 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 36253 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 36256 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 36257 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 36259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 36260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 36261 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36262 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36265 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36268 vga.count_v[1]
.sym 36271 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36272 vga.count_v[2]
.sym 36273 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 36275 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36277 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36278 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36280 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 36283 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 36284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36285 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 36289 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36290 vga.count_v[1]
.sym 36293 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 36295 vga.count_v[2]
.sym 36296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 36299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 36301 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 36302 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 36307 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 36308 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 36313 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 36317 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 36319 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 36320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 36323 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 36325 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 36326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36339 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 36356 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 36357 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36363 vga.count_v[2]
.sym 36364 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 36373 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36375 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36376 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36377 vga.count_v[1]
.sym 36378 vga.count_v[1]
.sym 36380 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 36381 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36384 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36385 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36386 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 36387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36389 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36390 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36392 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36394 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36396 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36397 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 36401 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 36402 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 36406 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 36407 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 36410 $nextpnr_ICESTORM_LC_45$I3
.sym 36412 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 36414 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 36420 $nextpnr_ICESTORM_LC_45$I3
.sym 36423 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36424 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36425 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36426 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36429 vga.count_v[1]
.sym 36430 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36431 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36432 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 36435 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36436 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36437 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 36438 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 36441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36442 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36443 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 36444 vga.count_v[1]
.sym 36447 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36448 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36454 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 36455 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 36456 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 36458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36466 vga.ball_pos_v[8]
.sym 36467 $PACKER_VCC_NET
.sym 36476 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 36481 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 36484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 36488 vga.ball_pos_v[7]
.sym 36489 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 36499 vga.red_SB_DFFSR_Q_R
.sym 36500 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 36502 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 36503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 36504 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 36508 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 36511 P1A9$SB_IO_OUT
.sym 36512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 36513 P2_7_SB_LUT4_I1_O[3]
.sym 36515 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36519 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 36520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 36522 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 36523 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36526 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 36535 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 36536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 36537 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 36546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 36547 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 36548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 36549 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 36564 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 36565 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 36566 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 36567 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 36571 P2_7_SB_LUT4_I1_O[3]
.sym 36573 P1A9$SB_IO_OUT
.sym 36575 P1B9$SB_IO_OUT_$glb_clk
.sym 36576 vga.red_SB_DFFSR_Q_R
.sym 36578 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 36592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36593 vga.count_v[1]
.sym 36595 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 36600 $PACKER_VCC_NET
.sym 36604 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 36605 vga.ball_pos_h[0]
.sym 36606 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36610 P1B4$SB_IO_OUT
.sym 36612 vga.count_h[2]
.sym 36621 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 36624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 36648 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 36649 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36681 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 36682 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 36683 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 36684 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 36703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 36706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 36707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 36713 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 36720 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 36721 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 36722 $PACKER_VCC_NET
.sym 36725 vga.count_h[8]
.sym 36727 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36731 vga.count_h[1]
.sym 36733 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 36743 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36744 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 36745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[4]
.sym 36746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[5]
.sym 36747 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[7]
.sym 36749 vga.count_h[3]
.sym 36751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[2]
.sym 36752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[3]
.sym 36754 vga.ball_pos_h[1]
.sym 36755 vga.count_h[1]
.sym 36758 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36759 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 36760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 36761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 36762 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 36763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 36764 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 36768 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36770 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36771 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[6]
.sym 36772 vga.count_h[2]
.sym 36773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 36775 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 36776 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 36779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 36781 vga.ball_pos_h[1]
.sym 36782 vga.count_h[1]
.sym 36785 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 36787 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[2]
.sym 36788 vga.count_h[2]
.sym 36789 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 36791 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 36793 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[3]
.sym 36794 vga.count_h[3]
.sym 36795 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 36797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 36799 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 36800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[4]
.sym 36801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 36803 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 36805 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 36806 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[5]
.sym 36807 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 36809 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 36811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[6]
.sym 36812 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 36813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 36815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 36817 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 36818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[7]
.sym 36819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 36825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 36826 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 36827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 36828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 36829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 36830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 36836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 36838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 36848 $PACKER_VCC_NET
.sym 36859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 36864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[8]
.sym 36880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 36881 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[9]
.sym 36885 vga.count_h[8]
.sym 36887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 36889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36893 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 36896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 36898 vga.count_h[8]
.sym 36899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[8]
.sym 36900 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 36902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 36904 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 36905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[9]
.sym 36906 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 36908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 36911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 36916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 36923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 36928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 36935 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 36940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36946 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 36947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 36948 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36949 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36950 vga.ball_pos_h[4]
.sym 36951 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 36952 vga.ball_pos_h[3]
.sym 36953 vga.ball_pos_h[5]
.sym 36958 vga.ball_pos_h[1]
.sym 36961 vga.count_h[3]
.sym 36967 $PACKER_VCC_NET
.sym 36977 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 36982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 37012 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 37022 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 37027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 37034 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37037 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 37039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 37046 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37049 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 37051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 37058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37061 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 37063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37071 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 37072 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 37073 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 37074 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 37075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 37076 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 37082 vga.ball_pos_h[3]
.sym 37083 $PACKER_VCC_NET
.sym 37085 vga.count_h[1]
.sym 37086 vga.ball_pos_h[5]
.sym 37089 P2_7_SB_LUT4_I1_O[3]
.sym 37091 vga.count_h[8]
.sym 37098 P1B4$SB_IO_OUT
.sym 37100 vga.ball_pos_h[0]
.sym 37105 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 37111 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37142 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 37144 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37148 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 37151 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37154 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 37156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 37163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37166 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 37168 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 37175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37178 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 37180 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37184 $nextpnr_ICESTORM_LC_57$I3
.sym 37187 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 37192 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 37193 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 37195 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 37228 $nextpnr_ICESTORM_LC_57$I3
.sym 37269 $nextpnr_ICESTORM_LC_57$I3
.sym 37328 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37377 P1B4$SB_IO_OUT
.sym 37380 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37400 P1A9$SB_IO_OUT
.sym 37403 P1B4$SB_IO_OUT
.sym 39699 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 39704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 39796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 39797 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 39798 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 39799 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 39806 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 39818 vga.ball_pos_v[7]
.sym 39825 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 39827 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 39834 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 39836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 39841 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39843 vga.count_v[2]
.sym 39844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39845 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 39847 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39848 vga.count_v[1]
.sym 39853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 39854 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 39855 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 39857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 39858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39859 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 39862 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 39863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 39864 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 39865 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39866 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[1]
.sym 39868 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39869 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 39870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 39872 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[2]
.sym 39874 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 39875 vga.count_v[1]
.sym 39876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 39878 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[3]
.sym 39880 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 39881 vga.count_v[2]
.sym 39884 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[4]
.sym 39886 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 39887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 39890 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[5]
.sym 39892 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 39893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39896 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[6]
.sym 39898 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 39899 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39902 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[7]
.sym 39904 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 39908 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[8]
.sym 39910 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 39912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 39916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 39928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 39932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 39946 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 39952 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[8]
.sym 39959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 39970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39981 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 39989 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[9]
.sym 39991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 39992 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 39995 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[10]
.sym 39997 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40001 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[11]
.sym 40004 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40007 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[12]
.sym 40009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40013 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[13]
.sym 40016 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40019 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[14]
.sym 40021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40025 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[15]
.sym 40028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40031 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[16]
.sym 40033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40053 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40054 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40055 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40057 vga.count_v[2]
.sym 40059 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 40060 vga.ball_pos_v[6]
.sym 40061 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40062 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 40065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40069 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 40071 vga.ball_pos_v[6]
.sym 40073 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 40075 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[16]
.sym 40107 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40112 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[17]
.sym 40115 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40118 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[18]
.sym 40120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40124 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[19]
.sym 40127 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40130 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[20]
.sym 40132 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40136 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[21]
.sym 40139 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40142 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[22]
.sym 40144 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40148 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[23]
.sym 40151 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40154 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[24]
.sym 40156 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40174 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 40175 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 40178 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40182 vga.count_v[1]
.sym 40187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 40190 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40197 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 40198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[24]
.sym 40225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40235 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[25]
.sym 40238 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40241 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[26]
.sym 40243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40247 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[27]
.sym 40250 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40253 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[28]
.sym 40255 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40259 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[29]
.sym 40262 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40265 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[30]
.sym 40267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40271 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[31]
.sym 40274 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40277 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 40279 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40285 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40286 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 40287 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40288 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40289 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 40291 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 40292 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40302 vga.ball_pos_v[6]
.sym 40309 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 40312 vga.count_h[3]
.sym 40314 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40316 vga.count_h[2]
.sym 40318 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 40321 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 40326 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 40327 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 40329 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40331 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 40335 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40341 vga.count_v[1]
.sym 40344 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 40347 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 40349 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40350 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40355 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 40357 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40360 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 40361 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 40362 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 40365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40371 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40372 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 40373 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 40374 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 40384 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 40385 vga.count_v[1]
.sym 40386 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 40420 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 40421 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40423 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40426 P2_7_SB_LUT4_I1_O[3]
.sym 40427 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40450 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 40456 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 40459 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 40465 $PACKER_VCC_NET
.sym 40467 vga.count_h[2]
.sym 40469 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 40471 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40475 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 40477 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40478 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 40481 $nextpnr_ICESTORM_LC_58$O
.sym 40483 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 40487 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 40490 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 40491 vga.count_h[2]
.sym 40493 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 40495 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 40496 $PACKER_VCC_NET
.sym 40499 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 40502 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 40505 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 40508 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 40511 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 40513 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 40517 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 40519 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 40523 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 40525 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 40533 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40535 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 40547 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 40548 vga.count_v[2]
.sym 40553 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40554 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40566 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40567 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 40572 vga.ball_pos_h[0]
.sym 40573 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 40579 vga.count_h[2]
.sym 40583 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 40584 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 40587 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 40598 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 40599 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 40600 vga.ball_pos_h[1]
.sym 40601 $PACKER_VCC_NET
.sym 40602 vga.ball_pos_h[2]
.sym 40604 $nextpnr_ICESTORM_LC_59$I3
.sym 40606 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 40614 $nextpnr_ICESTORM_LC_59$I3
.sym 40623 vga.ball_pos_h[1]
.sym 40624 $PACKER_VCC_NET
.sym 40625 vga.ball_pos_h[2]
.sym 40641 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 40642 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 40643 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 40644 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 40647 vga.count_h[2]
.sym 40648 vga.ball_pos_h[0]
.sym 40649 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 40650 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 40658 vga.ball_pos_h[1]
.sym 40660 vga.ball_pos_h[2]
.sym 40667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 40669 vga.ball_pos_v[7]
.sym 40671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 40679 vga.ball_pos_h[3]
.sym 40681 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40683 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40685 vga.ball_pos_h[6]
.sym 40687 vga.ball_pos_h[7]
.sym 40689 vga.ball_pos_h[8]
.sym 40696 vga.ball_pos_h[8]
.sym 40697 $PACKER_VCC_NET
.sym 40699 vga.ball_pos_h[4]
.sym 40701 vga.ball_pos_h[3]
.sym 40705 $PACKER_VCC_NET
.sym 40709 vga.ball_pos_h[6]
.sym 40710 vga.ball_pos_h[5]
.sym 40711 vga.ball_pos_h[7]
.sym 40715 vga.ball_pos_h[1]
.sym 40725 vga.ball_pos_h[2]
.sym 40727 $nextpnr_ICESTORM_LC_49$O
.sym 40730 vga.ball_pos_h[1]
.sym 40733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 40735 $PACKER_VCC_NET
.sym 40736 vga.ball_pos_h[2]
.sym 40739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 40741 $PACKER_VCC_NET
.sym 40742 vga.ball_pos_h[3]
.sym 40743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 40745 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 40747 vga.ball_pos_h[4]
.sym 40748 $PACKER_VCC_NET
.sym 40749 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 40751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 40753 $PACKER_VCC_NET
.sym 40754 vga.ball_pos_h[5]
.sym 40755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 40757 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 40759 $PACKER_VCC_NET
.sym 40760 vga.ball_pos_h[6]
.sym 40761 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 40763 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 40765 $PACKER_VCC_NET
.sym 40766 vga.ball_pos_h[7]
.sym 40767 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 40769 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 40771 $PACKER_VCC_NET
.sym 40772 vga.ball_pos_h[8]
.sym 40773 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 40779 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40780 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40781 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 40782 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 40783 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 40784 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 40789 vga.ball_pos_h[0]
.sym 40793 P1B4$SB_IO_OUT
.sym 40801 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40805 vga.ball_pos_h[1]
.sym 40809 vga.ball_pos_h[2]
.sym 40813 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 40821 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40822 vga.ball_pos_h[1]
.sym 40823 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 40829 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40831 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 40833 $PACKER_VCC_NET
.sym 40835 vga.ball_pos_h[9]
.sym 40836 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40837 vga.ball_pos_h[0]
.sym 40838 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 40841 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40843 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40845 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40847 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 40848 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 40850 $nextpnr_ICESTORM_LC_50$I3
.sym 40852 vga.ball_pos_h[9]
.sym 40853 $PACKER_VCC_NET
.sym 40854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 40860 $nextpnr_ICESTORM_LC_50$I3
.sym 40863 $PACKER_VCC_NET
.sym 40864 vga.ball_pos_h[0]
.sym 40865 vga.ball_pos_h[1]
.sym 40870 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40871 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40872 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40876 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40877 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 40878 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 40882 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 40883 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 40884 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 40887 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40889 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40890 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40893 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 40894 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 40896 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 40897 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 40900 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 40901 vga.ball_pos_h[9]
.sym 40902 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 40903 vga.ball_pos_h[6]
.sym 40904 vga.ball_pos_h[7]
.sym 40905 vga.ball_pos_h[8]
.sym 40906 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40907 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 40922 vga.ball_pos_h[4]
.sym 40924 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40945 vga.ball_pos_h[4]
.sym 40948 vga.ball_pos_h[5]
.sym 40955 vga.ball_pos_h[3]
.sym 40960 vga.ball_pos_h[6]
.sym 40961 vga.ball_pos_h[7]
.sym 40965 vga.ball_pos_h[1]
.sym 40969 vga.ball_pos_h[2]
.sym 40971 vga.ball_pos_h[0]
.sym 40973 $nextpnr_ICESTORM_LC_37$O
.sym 40975 vga.ball_pos_h[0]
.sym 40979 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40982 vga.ball_pos_h[1]
.sym 40985 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40987 vga.ball_pos_h[2]
.sym 40989 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 40991 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 40994 vga.ball_pos_h[3]
.sym 40995 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 40997 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 41000 vga.ball_pos_h[4]
.sym 41001 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 41003 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 41006 vga.ball_pos_h[5]
.sym 41007 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 41009 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 41011 vga.ball_pos_h[6]
.sym 41013 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 41015 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 41017 vga.ball_pos_h[7]
.sym 41019 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 41025 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 41028 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 41029 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 41039 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 41043 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41044 vga.ball_pos_h[9]
.sym 41058 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41059 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 41065 vga.ball_pos_h[9]
.sym 41068 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 41070 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41077 vga.ball_pos_h[8]
.sym 41088 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 41096 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 41099 vga.ball_pos_h[8]
.sym 41100 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 41103 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 41104 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41105 vga.ball_pos_h[9]
.sym 41106 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 41116 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 41117 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 41118 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 41157 P2_7_SB_LUT4_I1_O[3]
.sym 41164 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41170 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41204 P1B4$SB_IO_OUT
.sym 41208 P1B8$SB_IO_OUT
.sym 43289 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 43381 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 43382 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 43383 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 43384 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 43385 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 43403 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 43405 vga.ball_pos_v[2]
.sym 43501 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 43502 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 43503 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 43513 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 43514 vga.count_v[2]
.sym 43516 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 43517 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 43518 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43520 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 43521 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43522 vga.count_v[1]
.sym 43525 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 43527 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43528 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 43529 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43530 $PACKER_VCC_NET
.sym 43534 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43535 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 43536 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 43626 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 43627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 43628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 43629 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 43630 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 43631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43642 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 43651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 43653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 43655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43657 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 43658 vga.ball_pos_v[7]
.sym 43659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 43666 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 43671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 43673 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 43674 vga.ball_pos_v[6]
.sym 43675 vga.ball_pos_v[2]
.sym 43676 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 43677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 43678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 43679 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 43681 vga.ball_pos_v[7]
.sym 43683 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43685 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 43689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43691 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 43692 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 43693 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 43694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 43696 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 43697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 43699 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 43700 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 43703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 43705 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43706 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 43709 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 43711 vga.ball_pos_v[2]
.sym 43712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 43717 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 43718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43719 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 43721 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 43723 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 43724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 43725 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 43727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 43729 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 43730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 43731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 43733 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 43735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 43736 vga.ball_pos_v[6]
.sym 43737 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 43739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43741 vga.ball_pos_v[7]
.sym 43742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 43747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 43748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43750 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 43754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 43759 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 43760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 43761 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 43762 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 43763 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 43764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43765 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 43767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43768 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 43770 vga.ball_pos_v[6]
.sym 43771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 43773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 43774 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 43775 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 43777 vga.ball_pos_v[8]
.sym 43781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 43788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 43795 vga.ball_pos_v[8]
.sym 43802 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 43803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43820 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 43822 vga.ball_pos_v[8]
.sym 43823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 43824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 43826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 43828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43832 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[10]
.sym 43835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[11]
.sym 43840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[12]
.sym 43847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43850 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[13]
.sym 43852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43856 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[14]
.sym 43859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43862 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 43864 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 43872 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 43873 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 43874 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 43875 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 43876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 43877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 43884 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 43889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 43890 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 43894 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 43895 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 43896 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 43899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 43900 vga.ball_pos_v[2]
.sym 43903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 43905 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 43906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[15]
.sym 43925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[16]
.sym 43945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[17]
.sym 43952 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[18]
.sym 43957 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[19]
.sym 43964 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[20]
.sym 43969 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[21]
.sym 43976 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43979 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[22]
.sym 43981 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 43985 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 43988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44005 vga.ball_pos_v[7]
.sym 44018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44019 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 44020 $PACKER_VCC_NET
.sym 44022 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44023 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 44024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 44025 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44026 $PACKER_VCC_NET
.sym 44027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 44028 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[23]
.sym 44053 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[24]
.sym 44068 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44072 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[25]
.sym 44075 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44078 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[26]
.sym 44080 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44084 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[27]
.sym 44087 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44090 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[28]
.sym 44092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44096 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[29]
.sym 44099 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44102 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[30]
.sym 44104 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44108 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44111 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[2]
.sym 44120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[0]
.sym 44121 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44122 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44123 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[1]
.sym 44129 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44133 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 44137 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44141 vga.paddle_r_pos_v[4]
.sym 44142 vga.ball_pos_v[2]
.sym 44143 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44147 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 44149 vga.ball_pos_v[7]
.sym 44152 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44157 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44158 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44159 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44160 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 44161 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44162 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44163 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44164 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44166 vga.ball_pos_v[6]
.sym 44167 vga.count_v[2]
.sym 44168 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 44170 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 44173 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 44175 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 44176 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44179 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44180 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 44182 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44183 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44185 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44186 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 44188 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44190 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 44191 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44192 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 44196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44197 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 44198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 44199 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44202 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44203 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 44204 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44205 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 44208 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 44209 vga.ball_pos_v[6]
.sym 44210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 44211 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 44214 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44215 vga.count_v[2]
.sym 44216 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 44217 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44220 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44221 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44222 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 44223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 44226 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 44227 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44228 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44229 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44232 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 44233 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44235 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 44246 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 44251 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44252 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44253 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 44254 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44255 vga.count_v[2]
.sym 44257 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 44258 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 44259 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 44260 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 44262 vga.ball_pos_v[6]
.sym 44263 vga.paddle_r_pos_v[6]
.sym 44264 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44265 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 44268 vga.ball_pos_v[8]
.sym 44270 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 44271 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44274 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44282 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 44283 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44286 vga.count_h[1]
.sym 44287 vga.count_h[3]
.sym 44289 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44291 vga.count_h[2]
.sym 44292 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44295 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44301 $PACKER_VCC_NET
.sym 44309 $PACKER_VCC_NET
.sym 44312 $nextpnr_ICESTORM_LC_4$O
.sym 44314 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44320 vga.count_h[1]
.sym 44321 $PACKER_VCC_NET
.sym 44324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 44326 $PACKER_VCC_NET
.sym 44327 vga.count_h[2]
.sym 44330 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 44332 $PACKER_VCC_NET
.sym 44333 vga.count_h[3]
.sym 44336 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 44339 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 44342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 44345 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 44351 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 44356 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44357 $PACKER_VCC_NET
.sym 44362 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 44375 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 44376 vga.paddle_r_pos_v[3]
.sym 44377 vga.paddle_r_pos_v[5]
.sym 44378 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 44379 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 44380 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44381 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 44382 vga.count_h[1]
.sym 44383 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 44385 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44391 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 44392 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 44395 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 44396 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 44397 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 44398 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 44407 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 44411 vga.count_h[8]
.sym 44414 vga.ball_pos_v[2]
.sym 44417 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44418 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 44420 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 44432 $PACKER_VCC_NET
.sym 44435 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 44437 vga.count_h[8]
.sym 44438 $PACKER_VCC_NET
.sym 44441 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 44443 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 44449 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 44450 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 44451 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 44460 vga.ball_pos_v[2]
.sym 44463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44487 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 44488 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 44489 vga.ball_pos_h[0]
.sym 44497 vga.count_h[8]
.sym 44503 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 44504 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44506 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 44507 vga.count_h[2]
.sym 44509 $PACKER_VCC_NET
.sym 44510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 44514 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44517 vga.ball_pos_h[7]
.sym 44518 $PACKER_VCC_NET
.sym 44530 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44536 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44540 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44552 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44554 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 44584 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44585 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44586 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44595 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44596 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 44598 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 44605 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 44606 P1B9$SB_IO_OUT_$glb_clk
.sym 44607 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 44610 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 44611 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 44612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 44613 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 44614 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 44615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 44628 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44636 vga.ball_pos_h[0]
.sym 44637 vga.ball_pos_h[1]
.sym 44641 vga.ball_pos_h[2]
.sym 44653 vga.ball_pos_h[0]
.sym 44654 vga.ball_pos_h[7]
.sym 44655 vga.ball_pos_h[3]
.sym 44656 vga.ball_pos_h[5]
.sym 44660 vga.ball_pos_h[6]
.sym 44661 vga.ball_pos_h[1]
.sym 44662 vga.ball_pos_h[4]
.sym 44663 vga.ball_pos_h[2]
.sym 44675 $PACKER_VCC_NET
.sym 44678 $PACKER_VCC_NET
.sym 44681 $nextpnr_ICESTORM_LC_40$O
.sym 44684 vga.ball_pos_h[0]
.sym 44687 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44689 $PACKER_VCC_NET
.sym 44690 vga.ball_pos_h[1]
.sym 44693 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 44695 vga.ball_pos_h[2]
.sym 44696 $PACKER_VCC_NET
.sym 44697 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 44699 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 44701 vga.ball_pos_h[3]
.sym 44702 $PACKER_VCC_NET
.sym 44703 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 44705 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 44707 $PACKER_VCC_NET
.sym 44708 vga.ball_pos_h[4]
.sym 44709 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 44711 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 44713 $PACKER_VCC_NET
.sym 44714 vga.ball_pos_h[5]
.sym 44715 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 44717 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 44719 $PACKER_VCC_NET
.sym 44720 vga.ball_pos_h[6]
.sym 44721 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 44723 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 44725 $PACKER_VCC_NET
.sym 44726 vga.ball_pos_h[7]
.sym 44727 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 44731 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 44732 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 44733 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44734 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44735 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 44736 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 44737 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 44738 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 44745 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44767 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 44774 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44777 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44778 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 44779 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 44780 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 44781 $PACKER_VCC_NET
.sym 44783 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44785 vga.ball_pos_h[8]
.sym 44786 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 44787 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 44788 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 44789 vga.ball_pos_h[9]
.sym 44790 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44791 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44793 vga.ball_pos_h[8]
.sym 44795 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 44797 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 44798 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44800 vga.ball_pos_h[4]
.sym 44803 vga.ball_pos_h[5]
.sym 44804 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 44806 vga.ball_pos_h[8]
.sym 44807 $PACKER_VCC_NET
.sym 44808 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 44811 vga.ball_pos_h[9]
.sym 44812 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 44813 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44814 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 44817 vga.ball_pos_h[8]
.sym 44818 vga.ball_pos_h[9]
.sym 44819 vga.ball_pos_h[5]
.sym 44820 vga.ball_pos_h[4]
.sym 44823 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 44824 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44825 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 44829 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 44830 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44831 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44832 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 44835 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 44836 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44837 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 44838 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 44841 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44842 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44843 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44848 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44849 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44850 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 44851 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 44852 P1B9$SB_IO_OUT_$glb_clk
.sym 44853 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 44855 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 44869 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 44873 P2_7_SB_LUT4_I1_O[2]
.sym 44874 vga.ball_pos_h[3]
.sym 44877 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 44882 vga.ball_pos_h[4]
.sym 44888 vga.ball_pos_h[5]
.sym 44897 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44898 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44900 vga.ball_pos_h[1]
.sym 44908 vga.ball_pos_h[0]
.sym 44913 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44940 vga.ball_pos_h[0]
.sym 44941 vga.ball_pos_h[1]
.sym 44960 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 44961 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44964 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 44966 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44967 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 46481 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 46605 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 46727 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 47234 vga.paddle_l_pos_v[5]
.sym 47242 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 47243 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47244 vga.paddle_l_pos_v[4]
.sym 47250 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47252 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 47253 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47254 vga.count_v[2]
.sym 47255 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47256 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47257 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 47258 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 47260 vga.count_v[1]
.sym 47261 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 47262 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 47264 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 47265 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 47268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 47269 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47270 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 47272 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 47273 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47277 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 47279 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 47280 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47282 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 47284 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 47285 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 47288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.sym 47290 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47291 vga.count_v[1]
.sym 47294 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]
.sym 47296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47297 vga.count_v[2]
.sym 47300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[4]
.sym 47302 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 47303 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 47304 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 47306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[5]
.sym 47308 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47309 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 47310 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 47312 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[6]
.sym 47314 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 47315 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 47316 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 47318 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[7]
.sym 47320 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47321 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 47322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 47324 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[8]
.sym 47326 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47327 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 47328 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 47348 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 47349 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 47350 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 47354 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 47356 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47358 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47359 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 47362 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47364 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 47365 $PACKER_VCC_NET
.sym 47366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 47368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[8]
.sym 47374 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 47381 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 47382 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 47384 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 47387 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 47405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[9]
.sym 47407 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 47408 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 47409 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 47411 $nextpnr_ICESTORM_LC_7$I3
.sym 47414 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 47415 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 47421 $nextpnr_ICESTORM_LC_7$I3
.sym 47458 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 47459 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 47460 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 47461 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 47462 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 47472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 47474 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47475 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 47480 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 47482 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 47485 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 47486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47487 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47497 $PACKER_VCC_NET
.sym 47499 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47501 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47504 vga.paddle_l_pos_v[5]
.sym 47505 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47506 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47514 vga.paddle_l_pos_v[4]
.sym 47516 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47525 $PACKER_VCC_NET
.sym 47528 $nextpnr_ICESTORM_LC_23$O
.sym 47530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 47536 $PACKER_VCC_NET
.sym 47537 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47540 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 47543 vga.paddle_l_pos_v[4]
.sym 47544 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 47546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 47548 $PACKER_VCC_NET
.sym 47549 vga.paddle_l_pos_v[5]
.sym 47550 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 47552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 47554 $PACKER_VCC_NET
.sym 47555 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47556 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 47558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 47560 $PACKER_VCC_NET
.sym 47561 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47562 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 47564 $nextpnr_ICESTORM_LC_24$I3
.sym 47566 $PACKER_VCC_NET
.sym 47567 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47568 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 47570 $nextpnr_ICESTORM_LC_24$COUT
.sym 47572 $PACKER_VCC_NET
.sym 47574 $nextpnr_ICESTORM_LC_24$I3
.sym 47578 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 47590 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47592 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 47594 vga.ball_pos_v[2]
.sym 47596 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 47598 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 47610 vga.ball_pos_v[8]
.sym 47614 $nextpnr_ICESTORM_LC_24$COUT
.sym 47622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 47624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 47625 vga.ball_pos_v[7]
.sym 47626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 47628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 47632 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 47633 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 47636 vga.ball_pos_v[8]
.sym 47639 vga.count_v[2]
.sym 47641 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47647 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47650 vga.ball_pos_v[6]
.sym 47652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 47653 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47654 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 47655 $nextpnr_ICESTORM_LC_24$COUT
.sym 47658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47659 vga.count_v[2]
.sym 47660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 47661 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47670 vga.ball_pos_v[8]
.sym 47671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 47672 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 47673 vga.ball_pos_v[7]
.sym 47694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 47695 vga.ball_pos_v[6]
.sym 47696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 47713 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47714 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 47715 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 47716 $PACKER_VCC_NET
.sym 47718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47719 vga.ball_pos_v[2]
.sym 47722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 47723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47727 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 47729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47730 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 47731 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47733 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 47734 vga.count_v[1]
.sym 47735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 47736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 47742 vga.paddle_l_pos_v[4]
.sym 47746 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47749 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47750 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47753 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47757 vga.paddle_l_pos_v[5]
.sym 47765 $PACKER_VCC_NET
.sym 47774 $nextpnr_ICESTORM_LC_61$O
.sym 47777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 47782 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 47784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 47788 $PACKER_VCC_NET
.sym 47789 vga.paddle_l_pos_v[4]
.sym 47790 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 47792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 47794 vga.paddle_l_pos_v[5]
.sym 47796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 47798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 47800 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 47802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 47804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 47807 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 47808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 47810 $nextpnr_ICESTORM_LC_62$I3
.sym 47813 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 47820 $nextpnr_ICESTORM_LC_62$I3
.sym 47836 vga.paddle_l_pos_v[4]
.sym 47838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 47840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 47842 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 47843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 47844 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47845 vga.paddle_l_pos_v[5]
.sym 47847 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 47848 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 47849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 47850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 47852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47854 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 47855 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 47856 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 47857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 47858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 47865 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47867 vga.ball_pos_v[2]
.sym 47870 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 47874 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 47875 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 47877 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 47878 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47879 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47882 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 47884 vga.ball_pos_v[6]
.sym 47886 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 47887 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 47889 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47892 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 47894 vga.ball_pos_v[7]
.sym 47896 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 47897 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[1]
.sym 47899 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 47900 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 47903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[2]
.sym 47905 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 47906 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 47909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[3]
.sym 47911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47912 vga.ball_pos_v[2]
.sym 47915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[4]
.sym 47917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47918 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 47921 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[5]
.sym 47923 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 47924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 47927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[6]
.sym 47929 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 47930 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 47933 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[7]
.sym 47935 vga.ball_pos_v[6]
.sym 47936 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 47939 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[8]
.sym 47941 vga.ball_pos_v[7]
.sym 47942 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 47947 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 47949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 47950 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 47951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47952 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 47953 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 47954 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47960 vga.paddle_r_pos_v[6]
.sym 47964 $PACKER_VCC_NET
.sym 47966 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 47967 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47969 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 47972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 47978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 47980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 47982 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47983 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[8]
.sym 47990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 47992 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[0]
.sym 47994 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 47995 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 47998 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 47999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[2]
.sym 48000 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 48001 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 48002 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 48004 vga.ball_pos_v[7]
.sym 48005 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 48006 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 48007 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 48008 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 48009 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 48011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[1]
.sym 48012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48013 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 48014 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 48015 vga.ball_pos_v[8]
.sym 48016 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 48017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48018 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 48020 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I3[9]
.sym 48022 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 48023 vga.ball_pos_v[8]
.sym 48026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[3]
.sym 48029 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 48033 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[0]
.sym 48034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[1]
.sym 48035 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[2]
.sym 48036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[3]
.sym 48039 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 48041 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48042 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 48045 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 48046 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 48047 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 48051 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 48052 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 48053 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 48054 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 48057 vga.ball_pos_v[7]
.sym 48058 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 48059 vga.ball_pos_v[8]
.sym 48060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 48063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 48064 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 48065 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 48066 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 48082 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48086 vga.ball_pos_v[2]
.sym 48090 vga.red_SB_DFFSR_Q_R
.sym 48093 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 48095 vga.paddle_r_pos_v[8]
.sym 48100 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 48101 vga.ball_pos_v[8]
.sym 48104 vga.count_h[3]
.sym 48111 vga.paddle_r_pos_v[7]
.sym 48112 vga.paddle_r_pos_v[8]
.sym 48114 $PACKER_VCC_NET
.sym 48117 vga.paddle_r_pos_v[5]
.sym 48118 vga.paddle_r_pos_v[3]
.sym 48120 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48124 vga.paddle_r_pos_v[4]
.sym 48128 vga.paddle_r_pos_v[6]
.sym 48143 $nextpnr_ICESTORM_LC_26$O
.sym 48146 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48149 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 48152 vga.paddle_r_pos_v[3]
.sym 48155 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 48157 $PACKER_VCC_NET
.sym 48158 vga.paddle_r_pos_v[4]
.sym 48161 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 48163 vga.paddle_r_pos_v[5]
.sym 48164 $PACKER_VCC_NET
.sym 48167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 48169 vga.paddle_r_pos_v[6]
.sym 48173 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 48175 vga.paddle_r_pos_v[7]
.sym 48179 $nextpnr_ICESTORM_LC_27$I3
.sym 48181 vga.paddle_r_pos_v[8]
.sym 48189 $nextpnr_ICESTORM_LC_27$I3
.sym 48195 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 48198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 48205 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 48206 vga.paddle_r_pos_v[8]
.sym 48208 $PACKER_VCC_NET
.sym 48211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 48213 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 48214 vga.ball_pos_v[2]
.sym 48215 vga.paddle_r_pos_v[7]
.sym 48220 vga.count_h[1]
.sym 48223 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 48226 vga.count_h[8]
.sym 48227 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 48228 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 48236 vga.count_h[1]
.sym 48238 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 48239 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 48240 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 48241 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 48242 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48243 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 48244 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 48246 vga.ball_pos_h[0]
.sym 48247 vga.count_h[2]
.sym 48249 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 48252 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 48254 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 48255 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 48256 vga.ball_pos_h[2]
.sym 48258 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 48262 vga.ball_pos_h[1]
.sym 48264 vga.count_h[3]
.sym 48266 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48268 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48269 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 48270 vga.ball_pos_h[0]
.sym 48272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48274 vga.count_h[1]
.sym 48275 vga.ball_pos_h[1]
.sym 48278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48279 vga.ball_pos_h[2]
.sym 48280 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 48281 vga.count_h[2]
.sym 48282 vga.ball_pos_h[1]
.sym 48284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[4]
.sym 48286 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 48287 vga.count_h[3]
.sym 48290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[5]
.sym 48292 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 48293 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 48296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[6]
.sym 48298 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 48299 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 48302 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[7]
.sym 48304 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 48305 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 48308 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 48310 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 48311 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 48316 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 48317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 48318 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[0]
.sym 48319 vga.ball_pos_v[8]
.sym 48320 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 48323 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 48330 vga.ball_pos_v[2]
.sym 48333 vga.ball_pos_v[7]
.sym 48337 vga.paddle_r_pos_v[4]
.sym 48339 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 48340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 48341 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 48344 vga.score_l_SB_DFFESR_Q_E
.sym 48345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 48349 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 48350 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 48351 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 48352 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[8]
.sym 48359 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 48361 vga.ball_pos_h[0]
.sym 48364 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 48366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 48367 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 48380 P2_7_SB_LUT4_I1_O[0]
.sym 48383 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 48386 vga.count_h[8]
.sym 48389 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[9]
.sym 48391 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 48392 vga.count_h[8]
.sym 48395 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[10]
.sym 48397 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 48398 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 48401 $nextpnr_ICESTORM_LC_52$I3
.sym 48404 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 48405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 48411 $nextpnr_ICESTORM_LC_52$I3
.sym 48415 P2_7_SB_LUT4_I1_O[0]
.sym 48416 vga.ball_pos_h[0]
.sym 48436 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 48437 P1B9$SB_IO_OUT_$glb_clk
.sym 48438 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 48439 vga.score_l_SB_DFFESR_Q_E
.sym 48440 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48441 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 48442 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 48446 P2_7_SB_LUT4_I1_O[0]
.sym 48454 vga.ball_pos_v[8]
.sym 48465 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 48474 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48484 vga.ball_pos_h[7]
.sym 48496 vga.ball_pos_h[4]
.sym 48499 vga.ball_pos_h[6]
.sym 48500 vga.ball_pos_h[3]
.sym 48501 vga.ball_pos_h[8]
.sym 48502 vga.ball_pos_h[2]
.sym 48508 vga.ball_pos_h[1]
.sym 48510 vga.ball_pos_h[5]
.sym 48512 $nextpnr_ICESTORM_LC_41$O
.sym 48514 vga.ball_pos_h[1]
.sym 48518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 48520 vga.ball_pos_h[2]
.sym 48524 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 48527 vga.ball_pos_h[3]
.sym 48528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 48530 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 48532 vga.ball_pos_h[4]
.sym 48534 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 48536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 48538 vga.ball_pos_h[5]
.sym 48540 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 48542 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 48545 vga.ball_pos_h[6]
.sym 48546 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 48548 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 48551 vga.ball_pos_h[7]
.sym 48552 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 48554 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48557 vga.ball_pos_h[8]
.sym 48558 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 48564 vga.score_l[2]
.sym 48565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 48566 vga.score_l[0]
.sym 48567 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 48568 vga.score_l[1]
.sym 48569 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 48579 P2_7_SB_LUT4_I1_O[0]
.sym 48593 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 48598 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48604 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 48605 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 48606 vga.ball_pos_h[6]
.sym 48608 vga.ball_pos_h[2]
.sym 48612 vga.ball_pos_h[1]
.sym 48614 vga.ball_pos_h[3]
.sym 48615 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 48616 vga.ball_pos_h[8]
.sym 48617 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 48618 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 48619 vga.ball_pos_h[4]
.sym 48626 vga.ball_pos_h[9]
.sym 48633 vga.ball_pos_h[5]
.sym 48634 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48635 $nextpnr_ICESTORM_LC_42$I3
.sym 48637 vga.ball_pos_h[9]
.sym 48639 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 48645 $nextpnr_ICESTORM_LC_42$I3
.sym 48648 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48649 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 48650 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 48651 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 48654 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 48656 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 48657 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 48660 vga.ball_pos_h[4]
.sym 48661 vga.ball_pos_h[9]
.sym 48662 vga.ball_pos_h[8]
.sym 48663 vga.ball_pos_h[5]
.sym 48666 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 48667 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 48668 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 48669 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 48672 vga.ball_pos_h[3]
.sym 48673 vga.ball_pos_h[6]
.sym 48674 vga.ball_pos_h[1]
.sym 48675 vga.ball_pos_h[2]
.sym 48678 vga.ball_pos_h[6]
.sym 48679 vga.ball_pos_h[3]
.sym 48680 vga.ball_pos_h[2]
.sym 48681 vga.ball_pos_h[1]
.sym 48687 vga.score_r[2]
.sym 48688 vga.score_r_SB_DFFESR_Q_E
.sym 48689 vga.score_r[0]
.sym 48690 vga.score_r[1]
.sym 48691 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 48692 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 48697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 48699 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 48719 P2_7_SB_LUT4_I1_O[3]
.sym 48739 vga.ball_pos_h[0]
.sym 48746 vga.ball_pos_h[7]
.sym 48766 vga.ball_pos_h[7]
.sym 48768 vga.ball_pos_h[0]
.sym 48810 P1B9$SB_IO_OUT
.sym 51068 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 51189 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51190 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51192 vga.count_v[2]
.sym 51195 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51198 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51311 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51313 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51315 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51316 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51329 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51331 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51332 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51333 vga.count_v[1]
.sym 51334 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51337 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51340 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51341 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51342 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 51345 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51347 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 51348 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 51349 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51350 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51351 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51352 vga.count_v[2]
.sym 51353 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51354 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 51355 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51357 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 51358 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51359 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[1]
.sym 51361 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51362 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51365 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[2]
.sym 51367 vga.count_v[1]
.sym 51368 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51371 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[3]
.sym 51373 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51374 vga.count_v[2]
.sym 51377 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[4]
.sym 51379 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 51380 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51381 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51383 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[5]
.sym 51385 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51386 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 51387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51389 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[6]
.sym 51391 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51392 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 51393 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51395 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[7]
.sym 51397 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 51398 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51399 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51401 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[8]
.sym 51403 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 51404 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51405 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51422 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 51424 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51426 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 51428 vga.paddle_l_pos_v[4]
.sym 51429 vga.count_v[1]
.sym 51430 vga.paddle_l_pos_v[5]
.sym 51431 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 51445 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[8]
.sym 51453 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51462 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51466 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 51471 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51482 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[9]
.sym 51484 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51485 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 51486 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51488 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[10]
.sym 51491 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51494 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[11]
.sym 51496 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51500 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[12]
.sym 51503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51506 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[13]
.sym 51508 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51512 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[14]
.sym 51515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51518 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[15]
.sym 51520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51524 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[16]
.sym 51527 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51545 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51546 $PACKER_VCC_NET
.sym 51549 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 51550 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 51551 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 51554 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 51556 vga.ball_pos_v[8]
.sym 51558 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 51559 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51567 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 51568 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[16]
.sym 51587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51605 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[17]
.sym 51607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51611 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[18]
.sym 51614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51617 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[19]
.sym 51619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[20]
.sym 51626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51629 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[21]
.sym 51631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[22]
.sym 51638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51641 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[23]
.sym 51643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[24]
.sym 51650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51667 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51671 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51673 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51679 vga.ball_pos_v[6]
.sym 51680 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51682 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 51683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 51684 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 51685 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51687 vga.count_v[2]
.sym 51688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51689 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51690 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[24]
.sym 51715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51728 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[25]
.sym 51730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51734 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[26]
.sym 51737 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51740 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[27]
.sym 51742 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51746 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[28]
.sym 51749 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51752 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[29]
.sym 51754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51758 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[30]
.sym 51761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51764 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_3_CO[31]
.sym 51766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51770 $nextpnr_ICESTORM_LC_30$I3
.sym 51773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 51779 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 51781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 51782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 51783 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 51784 vga.ball_pos_v[6]
.sym 51790 vga.paddle_r_pos_v[8]
.sym 51791 $PACKER_VCC_NET
.sym 51796 $PACKER_VCC_NET
.sym 51798 vga.ball_pos_v[8]
.sym 51799 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51800 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 51802 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 51803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 51804 P2_7_SB_LUT4_I1_O[0]
.sym 51805 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51806 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51808 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51809 vga.count_v[1]
.sym 51810 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51814 $nextpnr_ICESTORM_LC_30$I3
.sym 51819 vga.count_v[1]
.sym 51821 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 51823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 51825 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 51830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51832 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51833 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51838 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51839 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51840 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51841 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51842 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51844 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51845 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51847 vga.count_v[2]
.sym 51848 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51849 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51855 $nextpnr_ICESTORM_LC_30$I3
.sym 51864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 51865 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51866 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51870 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 51872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51873 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51876 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 51877 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 51878 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 51879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 51882 vga.count_v[2]
.sym 51883 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 51884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 51885 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51888 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51889 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 51890 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51894 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 51895 vga.count_v[1]
.sym 51896 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51897 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51901 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51902 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51904 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 51905 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 51906 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 51907 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 51908 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 51913 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 51914 vga.ball_pos_v[6]
.sym 51915 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 51917 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 51920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 51923 vga.right_down_pressed
.sym 51924 $PACKER_VCC_NET
.sym 51925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51927 vga.paddle_r_pos_v[5]
.sym 51929 vga.paddle_r_pos_v[4]
.sym 51931 vga.paddle_r_pos_v[3]
.sym 51933 vga.ball_pos_v[6]
.sym 51934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 51936 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 51945 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 51956 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 51957 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51958 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51959 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51961 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 51962 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 51963 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 51964 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 51965 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51967 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51969 vga.count_v[1]
.sym 51970 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 51971 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 51972 vga.count_v[2]
.sym 51973 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 51974 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 51976 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 51977 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 51980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 51982 vga.count_v[1]
.sym 51983 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 51986 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 51988 vga.count_v[2]
.sym 51989 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 51992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 51994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 51995 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 51998 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 52000 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 52001 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 52004 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 52006 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 52007 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 52010 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[7]
.sym 52012 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 52013 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 52016 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 52018 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 52019 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 52024 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 52025 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 52026 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52027 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 52029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[2]
.sym 52030 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 52031 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[1]
.sym 52037 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 52042 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52043 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52045 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 52046 $PACKER_VCC_NET
.sym 52048 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 52052 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 52053 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52059 vga.ball_pos_v[8]
.sym 52060 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[8]
.sym 52071 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 52073 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 52078 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 52082 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 52089 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 52092 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52097 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[9]
.sym 52099 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 52100 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 52103 $nextpnr_ICESTORM_LC_31$I3
.sym 52106 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 52113 $nextpnr_ICESTORM_LC_31$I3
.sym 52128 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 52129 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 52131 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 52148 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 52149 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 52150 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 52151 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 52152 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 52153 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 52154 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 52160 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 52165 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 52172 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 52174 P2_7_SB_LUT4_I1_O[0]
.sym 52178 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52180 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 52194 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 52196 vga.paddle_r_pos_v[8]
.sym 52198 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52200 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 52204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 52205 vga.ball_pos_v[6]
.sym 52207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 52208 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 52210 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 52211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 52213 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52215 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 52219 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 52221 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 52222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52223 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 52224 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 52227 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 52228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 52229 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 52234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 52235 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 52236 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 52239 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 52242 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 52245 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52246 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52247 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 52248 vga.paddle_r_pos_v[8]
.sym 52263 vga.ball_pos_v[6]
.sym 52265 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 52266 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 52267 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 52268 P1B9$SB_IO_OUT_$glb_clk
.sym 52269 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 52270 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 52271 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52272 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 52273 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 52275 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 52276 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 52277 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 52282 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 52290 vga.ball_pos_v[8]
.sym 52291 $PACKER_VCC_NET
.sym 52300 P2_7_SB_LUT4_I1_O[0]
.sym 52305 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 52312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 52313 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52316 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52317 P2_7_SB_LUT4_I1_O[3]
.sym 52319 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 52320 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52322 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52324 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 52325 P2_7_SB_LUT4_I1_O[3]
.sym 52331 P2_7_SB_LUT4_I1_O[2]
.sym 52336 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52337 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52338 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 52344 P2_7_SB_LUT4_I1_O[3]
.sym 52345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 52346 P2_7_SB_LUT4_I1_O[2]
.sym 52347 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52350 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52351 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 52352 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52353 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 52357 P2_7_SB_LUT4_I1_O[3]
.sym 52358 P2_7_SB_LUT4_I1_O[2]
.sym 52362 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 52363 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52365 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 52386 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 52387 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 52389 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52390 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 52391 P1B9$SB_IO_OUT_$glb_clk
.sym 52392 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 52393 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 52396 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 52397 P2_7_SB_LUT4_I1_O[2]
.sym 52398 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 52399 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 52406 $PACKER_VCC_NET
.sym 52413 P2_7_SB_LUT4_I1_O[3]
.sym 52416 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 52417 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 52420 P1B4$SB_IO_OUT
.sym 52423 P1B4$SB_IO_OUT
.sym 52435 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52437 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 52438 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 52439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 52440 vga.score_l[1]
.sym 52445 vga.score_l_SB_DFFESR_Q_E
.sym 52454 vga.score_l[0]
.sym 52458 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 52460 vga.score_l[2]
.sym 52461 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 52466 $nextpnr_ICESTORM_LC_18$O
.sym 52469 vga.score_l[0]
.sym 52472 vga.score_l_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52474 vga.score_l[1]
.sym 52480 vga.score_l[2]
.sym 52482 vga.score_l_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52485 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 52486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 52487 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 52488 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 52493 vga.score_l[0]
.sym 52497 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 52499 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 52503 vga.score_l[1]
.sym 52505 vga.score_l[0]
.sym 52510 vga.score_l[0]
.sym 52511 vga.score_l[2]
.sym 52512 vga.score_l[1]
.sym 52513 vga.score_l_SB_DFFESR_Q_E
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 52517 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 52519 $PACKER_GND_NET
.sym 52521 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 52530 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52531 vga.score_l_SB_DFFESR_Q_E
.sym 52533 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 52560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 52568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 52570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52576 P2_7_SB_LUT4_I1_O[3]
.sym 52577 vga.score_r[0]
.sym 52578 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52583 vga.score_r[2]
.sym 52584 vga.score_r_SB_DFFESR_Q_E
.sym 52586 vga.score_r[1]
.sym 52589 $nextpnr_ICESTORM_LC_0$O
.sym 52592 vga.score_r[0]
.sym 52595 vga.score_r_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52597 vga.score_r[1]
.sym 52603 vga.score_r[2]
.sym 52605 vga.score_r_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 52608 P2_7_SB_LUT4_I1_O[3]
.sym 52610 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 52611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 52616 vga.score_r[0]
.sym 52621 vga.score_r[1]
.sym 52623 vga.score_r[0]
.sym 52626 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 52627 P2_7_SB_LUT4_I1_O[3]
.sym 52628 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 52629 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 52632 vga.score_r[2]
.sym 52633 vga.score_r[1]
.sym 52635 vga.score_r[0]
.sym 52636 vga.score_r_SB_DFFESR_Q_E
.sym 52637 P1B9$SB_IO_OUT_$glb_clk
.sym 52638 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 52683 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 52694 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 52711 P1B9$SB_IO_OUT
.sym 54390 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 54512 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 55020 vga.ball_pos_v[6]
.sym 55021 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55022 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55024 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55119 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 55120 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55121 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 55122 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 55123 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55124 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55136 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 55144 vga.ball_pos_v[7]
.sym 55160 vga.ball_pos_v[7]
.sym 55162 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 55163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55165 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 55169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55170 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 55172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 55176 vga.ball_pos_v[2]
.sym 55178 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55179 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 55180 vga.ball_pos_v[6]
.sym 55181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55182 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55184 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55185 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 55190 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 55192 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55193 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 55196 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 55198 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55199 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 55202 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 55204 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55205 vga.ball_pos_v[2]
.sym 55208 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 55210 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 55211 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55214 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[4]
.sym 55216 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55217 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 55220 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[5]
.sym 55222 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 55223 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55226 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[6]
.sym 55228 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 55229 vga.ball_pos_v[6]
.sym 55232 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 55234 vga.ball_pos_v[7]
.sym 55235 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 55240 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55241 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 55242 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 55245 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 55252 vga.left_down_pressed
.sym 55258 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 55260 vga.left_down_pressed
.sym 55263 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55264 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55266 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55267 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 55271 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 55276 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[7]
.sym 55281 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 55309 vga.ball_pos_v[8]
.sym 55312 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55313 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[8]
.sym 55315 vga.ball_pos_v[8]
.sym 55316 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 55319 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[9]
.sym 55321 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55325 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[10]
.sym 55328 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55331 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[11]
.sym 55333 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55337 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[12]
.sym 55340 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55343 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[13]
.sym 55345 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55349 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[14]
.sym 55352 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55355 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[15]
.sym 55357 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55365 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55366 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55367 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55368 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55369 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55370 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55383 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 55384 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55387 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 55389 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55390 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55392 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55393 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55394 vga.right_down_pressed
.sym 55399 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[15]
.sym 55435 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55436 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[16]
.sym 55439 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55442 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[17]
.sym 55444 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55448 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[18]
.sym 55451 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55454 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[19]
.sym 55456 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55460 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[20]
.sym 55463 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55466 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[21]
.sym 55468 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55472 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[22]
.sym 55475 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55478 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[23]
.sym 55480 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55487 vga.paddle_r_pos_v[3]
.sym 55488 vga.paddle_r_pos_v[6]
.sym 55489 vga.paddle_r_pos_v[4]
.sym 55490 vga.paddle_r_pos_v[8]
.sym 55491 vga.paddle_r_pos_v[7]
.sym 55492 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55493 vga.paddle_r_pos_v[5]
.sym 55501 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55509 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55510 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55511 vga.ball_pos_v[6]
.sym 55512 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55513 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55514 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55516 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55517 vga.paddle_r_pos_v[5]
.sym 55518 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55520 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55521 vga.paddle_r_pos_v[3]
.sym 55522 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[23]
.sym 55534 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55559 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[24]
.sym 55561 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55565 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[25]
.sym 55568 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55571 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[26]
.sym 55573 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55577 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[27]
.sym 55580 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[28]
.sym 55585 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[29]
.sym 55592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[30]
.sym 55597 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55601 $nextpnr_ICESTORM_LC_29$I3
.sym 55604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 55609 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 55610 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55612 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 55613 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55616 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 55622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55624 vga.paddle_r_pos_v[4]
.sym 55626 vga.paddle_r_pos_v[5]
.sym 55630 vga.paddle_r_pos_v[3]
.sym 55634 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55636 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55637 vga.ball_pos_v[6]
.sym 55638 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55640 vga.ball_pos_v[7]
.sym 55641 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55643 vga.paddle_r_pos_v[5]
.sym 55645 $nextpnr_ICESTORM_LC_29$I3
.sym 55651 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 55652 vga.paddle_r_pos_v[6]
.sym 55653 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55654 vga.ball_pos_v[6]
.sym 55655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55656 vga.ball_pos_v[7]
.sym 55657 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 55659 vga.paddle_r_pos_v[3]
.sym 55660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55661 vga.ball_pos_v[8]
.sym 55662 $PACKER_VCC_NET
.sym 55664 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55669 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55670 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55671 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 55672 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55674 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55676 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55677 P2_7_SB_LUT4_I1_O[0]
.sym 55678 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55686 $nextpnr_ICESTORM_LC_29$I3
.sym 55689 $PACKER_VCC_NET
.sym 55690 vga.paddle_r_pos_v[3]
.sym 55691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55695 vga.ball_pos_v[8]
.sym 55696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55697 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 55698 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 55701 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 55702 vga.ball_pos_v[7]
.sym 55703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 55704 vga.ball_pos_v[6]
.sym 55707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 55708 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55709 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 55710 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55713 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 55714 vga.paddle_r_pos_v[6]
.sym 55715 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 55716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55720 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 55721 P2_7_SB_LUT4_I1_O[0]
.sym 55722 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 55729 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 55730 P1B9$SB_IO_OUT_$glb_clk
.sym 55731 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 55734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 55735 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 55736 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 55737 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 55738 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 55739 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 55744 vga.right_up_pressed
.sym 55749 vga.ball_pos_v[8]
.sym 55753 P2_7_SB_LUT4_I1_O[3]
.sym 55754 vga.right_down_pressed
.sym 55756 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55757 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 55759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 55761 vga.paddle_r_pos_v[6]
.sym 55762 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 55763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 55765 vga.paddle_r_pos_v[8]
.sym 55767 vga.paddle_r_pos_v[7]
.sym 55773 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55776 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 55777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 55779 vga.ball_pos_v[6]
.sym 55781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 55785 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 55789 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 55790 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 55791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 55793 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 55795 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55796 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 55797 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 55800 vga.ball_pos_v[7]
.sym 55801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55802 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 55803 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 55804 vga.ball_pos_v[2]
.sym 55805 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[1]
.sym 55807 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55808 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 55809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[2]
.sym 55813 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55814 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 55815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55817 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[3]
.sym 55819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55820 vga.ball_pos_v[2]
.sym 55823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[4]
.sym 55825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55826 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 55827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 55829 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[5]
.sym 55831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55832 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 55833 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 55835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[6]
.sym 55837 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 55838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 55839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 55841 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[7]
.sym 55843 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 55844 vga.ball_pos_v[6]
.sym 55845 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 55847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[8]
.sym 55849 vga.ball_pos_v[7]
.sym 55850 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 55851 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 55855 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 55856 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 55857 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 55858 vga.ball_pos_v[7]
.sym 55859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55860 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 55861 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55862 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 55867 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 55871 P2_7_SB_LUT4_I1_O[0]
.sym 55877 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55881 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 55884 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[8]
.sym 55897 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 55900 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[2]
.sym 55902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55905 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55906 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 55908 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55909 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 55910 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 55911 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 55914 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[0]
.sym 55915 vga.ball_pos_v[7]
.sym 55916 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55917 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55918 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55920 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 55921 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 55923 vga.ball_pos_v[8]
.sym 55924 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55925 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55926 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55927 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[1]
.sym 55928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I3[9]
.sym 55930 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 55931 vga.ball_pos_v[8]
.sym 55932 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 55934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[3]
.sym 55936 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 55938 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 55941 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[1]
.sym 55942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[2]
.sym 55943 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[0]
.sym 55944 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[3]
.sym 55947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 55948 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55949 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 55950 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55953 vga.ball_pos_v[8]
.sym 55954 vga.ball_pos_v[7]
.sym 55955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 55956 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 55959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 55960 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 55961 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 55965 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55966 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 55967 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 55968 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 55971 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 55972 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 55973 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 55974 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 55979 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 55980 vga.interval_counter[2]
.sym 55981 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 55982 vga.interval_counter[4]
.sym 55983 vga.interval_counter[5]
.sym 55984 vga.interval_counter[6]
.sym 55985 vga.interval_counter[7]
.sym 55991 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 55993 vga.ball_pos_v[7]
.sym 55999 P2_7_SB_LUT4_I1_O[0]
.sym 56007 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56010 P2_7_SB_LUT4_I1_O[2]
.sym 56011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 56012 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 56021 $PACKER_VCC_NET
.sym 56024 vga.paddle_r_pos_v[4]
.sym 56026 vga.paddle_r_pos_v[3]
.sym 56028 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56030 vga.paddle_r_pos_v[5]
.sym 56031 vga.paddle_r_pos_v[6]
.sym 56035 vga.paddle_r_pos_v[8]
.sym 56037 vga.paddle_r_pos_v[7]
.sym 56051 $nextpnr_ICESTORM_LC_63$O
.sym 56054 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 56060 vga.paddle_r_pos_v[3]
.sym 56061 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56063 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 56065 vga.paddle_r_pos_v[4]
.sym 56066 $PACKER_VCC_NET
.sym 56067 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 56069 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 56071 vga.paddle_r_pos_v[5]
.sym 56073 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 56075 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 56077 vga.paddle_r_pos_v[6]
.sym 56079 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 56081 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 56083 vga.paddle_r_pos_v[7]
.sym 56085 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 56087 $nextpnr_ICESTORM_LC_64$I3
.sym 56090 vga.paddle_r_pos_v[8]
.sym 56091 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 56097 $nextpnr_ICESTORM_LC_64$I3
.sym 56101 vga.interval_counter[8]
.sym 56102 vga.interval_counter[9]
.sym 56103 vga.interval_counter[10]
.sym 56104 vga.interval_counter[11]
.sym 56105 vga.interval_counter[12]
.sym 56106 vga.interval_counter[13]
.sym 56107 vga.interval_counter[14]
.sym 56108 vga.interval_counter[15]
.sym 56122 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56144 vga.interval_counter[2]
.sym 56145 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 56147 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 56149 vga.interval_counter[7]
.sym 56153 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56154 vga.interval_counter[4]
.sym 56155 vga.interval_counter[5]
.sym 56156 vga.interval_counter[6]
.sym 56158 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 56160 vga.interval_counter[18]
.sym 56161 vga.interval_counter[11]
.sym 56163 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 56166 vga.interval_counter[8]
.sym 56167 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56169 vga.interval_counter[19]
.sym 56171 vga.interval_counter[13]
.sym 56173 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 56175 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 56181 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 56182 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 56184 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 56187 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56188 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 56189 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 56190 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 56193 vga.interval_counter[8]
.sym 56194 vga.interval_counter[2]
.sym 56195 vga.interval_counter[6]
.sym 56196 vga.interval_counter[5]
.sym 56205 vga.interval_counter[6]
.sym 56206 vga.interval_counter[5]
.sym 56207 vga.interval_counter[8]
.sym 56208 vga.interval_counter[2]
.sym 56211 vga.interval_counter[13]
.sym 56214 vga.interval_counter[11]
.sym 56217 vga.interval_counter[4]
.sym 56218 vga.interval_counter[19]
.sym 56219 vga.interval_counter[7]
.sym 56220 vga.interval_counter[18]
.sym 56222 P1B9$SB_IO_OUT_$glb_clk
.sym 56223 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 56224 vga.interval_counter[16]
.sym 56225 vga.interval_counter[17]
.sym 56226 vga.interval_counter[18]
.sym 56227 vga.interval_counter[19]
.sym 56228 vga.interval_counter[20]
.sym 56229 vga.interval_counter[21]
.sym 56230 vga.interval_counter[22]
.sym 56231 vga.interval_counter[23]
.sym 56242 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 56248 vga.interval_counter[10]
.sym 56258 vga.interval_counter[15]
.sym 56268 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56270 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 56271 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56274 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56278 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 56279 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56283 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 56289 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56290 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56291 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56296 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 56298 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56299 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 56300 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 56301 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56316 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 56317 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 56318 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56319 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56323 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 56324 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56325 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56328 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56329 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56330 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 56331 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56334 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 56335 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56336 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 56337 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 56347 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 56348 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56349 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 56350 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 56351 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56352 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 56354 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 56363 P2_7_SB_LUT4_I1_O[0]
.sym 56369 P2_7_SB_LUT4_I1_O[2]
.sym 56391 P2_7_SB_LUT4_I1_O[3]
.sym 56394 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 56398 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56413 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56416 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56417 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56429 P2_7_SB_LUT4_I1_O[3]
.sym 56430 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 56451 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 56452 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 56453 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 56454 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 56481 P2_7_SB_LUT4_I1_O[3]
.sym 56484 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56486 $PACKER_GND_NET
.sym 56509 $PACKER_GND_NET
.sym 56514 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 56518 P1B4$SB_IO_OUT
.sym 56534 P1B4$SB_IO_OUT
.sym 56538 vga.ball_pos_v_SB_DFFESS_Q_E
.sym 56541 P1B4$SB_IO_OUT
.sym 56543 $PACKER_GND_NET
.sym 58826 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 58827 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 58828 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 58829 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 58830 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 58831 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 58848 $PACKER_VCC_NET
.sym 58850 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 58852 $PACKER_VCC_NET
.sym 58858 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 58947 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 58949 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 58950 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 58951 vga.paddle_l_pos_v[4]
.sym 58952 vga.paddle_l_pos_v[5]
.sym 58953 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 58954 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 58959 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 58963 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 58972 vga.paddle_l_pos_v[4]
.sym 58974 vga.paddle_l_pos_v[5]
.sym 58976 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 58978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 58980 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 58992 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 58994 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 58999 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59000 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59001 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59003 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59004 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 59006 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59007 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 59008 $PACKER_VCC_NET
.sym 59011 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59012 $PACKER_VCC_NET
.sym 59014 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 59015 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59016 vga.paddle_l_pos_v[4]
.sym 59017 vga.paddle_l_pos_v[5]
.sym 59020 $nextpnr_ICESTORM_LC_8$O
.sym 59023 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 59026 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 59029 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 59032 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 59034 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 59035 $PACKER_VCC_NET
.sym 59036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59038 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 59040 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59042 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59044 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 59046 $PACKER_VCC_NET
.sym 59047 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 59048 vga.paddle_l_pos_v[4]
.sym 59050 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 59052 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59054 vga.paddle_l_pos_v[5]
.sym 59056 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 59059 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59060 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 59062 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 59064 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59066 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59072 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59073 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59074 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59075 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59076 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59077 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59083 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59085 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59087 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59093 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59094 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59095 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59096 vga.paddle_r_pos_v[3]
.sym 59097 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59098 vga.paddle_r_pos_v[6]
.sym 59099 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59100 vga.paddle_r_pos_v[4]
.sym 59101 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59102 $PACKER_VCC_NET
.sym 59104 vga.paddle_r_pos_v[7]
.sym 59106 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 59113 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59114 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59118 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59119 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59120 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 59125 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59129 $PACKER_VCC_NET
.sym 59143 $nextpnr_ICESTORM_LC_9$I3
.sym 59145 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59147 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 59153 $nextpnr_ICESTORM_LC_9$I3
.sym 59157 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 59158 $PACKER_VCC_NET
.sym 59159 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59177 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 59190 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59191 P1B9$SB_IO_OUT_$glb_clk
.sym 59192 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 59193 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59206 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 59207 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 59209 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 59217 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59218 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59219 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59220 vga.ball_pos_v[2]
.sym 59224 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 59225 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59226 vga.right_down_pressed
.sym 59236 vga.paddle_r_pos_v[6]
.sym 59238 vga.paddle_r_pos_v[8]
.sym 59243 vga.paddle_r_pos_v[3]
.sym 59245 vga.paddle_r_pos_v[4]
.sym 59247 vga.paddle_r_pos_v[7]
.sym 59248 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59249 vga.paddle_r_pos_v[5]
.sym 59258 $PACKER_VCC_NET
.sym 59262 $PACKER_VCC_NET
.sym 59266 $nextpnr_ICESTORM_LC_1$O
.sym 59268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59272 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59274 vga.paddle_r_pos_v[3]
.sym 59275 $PACKER_VCC_NET
.sym 59278 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 59281 vga.paddle_r_pos_v[4]
.sym 59282 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 59284 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 59286 vga.paddle_r_pos_v[5]
.sym 59287 $PACKER_VCC_NET
.sym 59288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 59290 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 59292 $PACKER_VCC_NET
.sym 59293 vga.paddle_r_pos_v[6]
.sym 59294 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 59296 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 59298 vga.paddle_r_pos_v[7]
.sym 59299 $PACKER_VCC_NET
.sym 59300 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 59302 $nextpnr_ICESTORM_LC_2$I3
.sym 59304 $PACKER_VCC_NET
.sym 59305 vga.paddle_r_pos_v[8]
.sym 59306 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 59312 $nextpnr_ICESTORM_LC_2$I3
.sym 59318 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59319 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59320 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59321 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59322 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59323 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59330 vga.ball_pos_v[6]
.sym 59340 vga.paddle_r_pos_v[8]
.sym 59341 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59342 vga.paddle_r_pos_v[7]
.sym 59343 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 59344 $PACKER_VCC_NET
.sym 59345 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 59346 vga.paddle_r_pos_v[5]
.sym 59349 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59350 vga.paddle_r_pos_v[3]
.sym 59351 vga.ball_pos_v[2]
.sym 59357 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59359 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59360 vga.right_down_pressed
.sym 59365 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59367 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59369 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59371 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59376 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59377 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59378 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59379 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59380 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59381 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59383 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59384 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59385 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59386 vga.right_down_pressed
.sym 59387 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59388 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59396 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 59397 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 59398 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59399 vga.right_down_pressed
.sym 59402 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59403 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 59404 vga.right_down_pressed
.sym 59405 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 59408 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 59409 vga.right_down_pressed
.sym 59410 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 59411 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59414 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 59415 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59416 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59417 vga.right_down_pressed
.sym 59420 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59421 vga.right_down_pressed
.sym 59422 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 59423 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 59426 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 59427 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59428 vga.right_down_pressed
.sym 59429 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59432 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 59433 vga.right_down_pressed
.sym 59434 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 59435 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59436 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59437 P1B9$SB_IO_OUT_$glb_clk
.sym 59438 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 59439 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 59453 vga.paddle_r_pos_v[7]
.sym 59457 vga.paddle_r_pos_v[6]
.sym 59461 vga.paddle_r_pos_v[8]
.sym 59464 vga.paddle_r_pos_v[6]
.sym 59465 vga.paddle_l_pos_v[4]
.sym 59466 vga.paddle_r_pos_v[4]
.sym 59467 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 59468 vga.paddle_r_pos_v[8]
.sym 59469 vga.ball_pos_v[7]
.sym 59470 vga.paddle_r_pos_v[7]
.sym 59471 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 59480 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59482 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59485 vga.right_down_pressed
.sym 59490 P2_7_SB_LUT4_I1_O[3]
.sym 59493 vga.right_up_pressed
.sym 59494 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 59496 vga.right_down_pressed
.sym 59498 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59499 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59500 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59504 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 59505 $PACKER_VCC_NET
.sym 59506 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59511 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59513 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 59515 $PACKER_VCC_NET
.sym 59519 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59521 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 59522 vga.right_down_pressed
.sym 59531 P2_7_SB_LUT4_I1_O[3]
.sym 59532 vga.right_up_pressed
.sym 59534 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 59537 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 59538 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 59539 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 59540 vga.right_down_pressed
.sym 59552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 59555 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 59556 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59559 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59560 P1B9$SB_IO_OUT_$glb_clk
.sym 59561 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 59562 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59564 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 59565 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 59566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59568 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 59569 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 59578 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59582 vga.right_down_pressed
.sym 59594 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59595 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59596 vga.ball_pos_v[8]
.sym 59603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 59604 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 59605 vga.paddle_r_pos_v[3]
.sym 59606 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59609 vga.paddle_r_pos_v[5]
.sym 59610 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59613 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 59615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59616 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59617 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59624 vga.paddle_r_pos_v[6]
.sym 59625 $PACKER_VCC_NET
.sym 59626 vga.paddle_r_pos_v[4]
.sym 59630 vga.paddle_r_pos_v[7]
.sym 59631 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 59635 $nextpnr_ICESTORM_LC_46$O
.sym 59638 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 59641 vga.right_up_pressed_SB_LUT4_I2_I1[1]
.sym 59644 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 59647 vga.right_up_pressed_SB_LUT4_I2_I1[2]
.sym 59649 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 59650 $PACKER_VCC_NET
.sym 59651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59653 vga.right_up_pressed_SB_LUT4_I2_I1[3]
.sym 59656 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 59657 vga.paddle_r_pos_v[3]
.sym 59659 vga.right_up_pressed_SB_LUT4_I2_I1[4]
.sym 59661 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 59662 $PACKER_VCC_NET
.sym 59663 vga.paddle_r_pos_v[4]
.sym 59665 vga.right_up_pressed_SB_LUT4_I2_I1[5]
.sym 59667 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 59669 vga.paddle_r_pos_v[5]
.sym 59671 vga.right_up_pressed_SB_LUT4_I2_I1[6]
.sym 59673 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 59675 vga.paddle_r_pos_v[6]
.sym 59677 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 59680 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 59681 vga.paddle_r_pos_v[7]
.sym 59685 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59686 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 59687 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59688 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 59689 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 59690 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 59691 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59692 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59697 vga.ball_pos_v[6]
.sym 59701 P2_7_SB_LUT4_I1_O[2]
.sym 59704 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 59708 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 59712 vga.ball_pos_v[2]
.sym 59713 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 59721 vga.right_up_pressed_SB_LUT4_I2_I1[7]
.sym 59726 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59728 vga.ball_pos_v[2]
.sym 59729 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 59731 vga.ball_pos_v[6]
.sym 59733 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 59734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59736 P2_7_SB_LUT4_I1_O[0]
.sym 59737 vga.ball_pos_v[7]
.sym 59738 vga.paddle_r_pos_v[8]
.sym 59740 vga.paddle_r_pos_v[7]
.sym 59744 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59751 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59753 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 59754 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59756 vga.ball_pos_v[8]
.sym 59757 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 59758 $nextpnr_ICESTORM_LC_47$I3
.sym 59761 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 59762 vga.paddle_r_pos_v[8]
.sym 59768 $nextpnr_ICESTORM_LC_47$I3
.sym 59771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59772 vga.paddle_r_pos_v[7]
.sym 59773 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 59774 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 59778 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 59779 P2_7_SB_LUT4_I1_O[0]
.sym 59780 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 59785 vga.ball_pos_v[2]
.sym 59789 vga.ball_pos_v[6]
.sym 59790 vga.ball_pos_v[7]
.sym 59791 vga.ball_pos_v[8]
.sym 59796 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 59797 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 59798 P2_7_SB_LUT4_I1_O[0]
.sym 59801 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 59802 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 59803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 59804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59805 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 59806 P1B9$SB_IO_OUT_$glb_clk
.sym 59807 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 59810 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59811 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59812 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59813 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59814 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59815 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 59821 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 59832 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 59834 vga.paddle_r_pos_v[5]
.sym 59835 vga.ball_pos_v[7]
.sym 59837 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 59838 vga.ball_pos_v[2]
.sym 59839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 59842 $PACKER_VCC_NET
.sym 59843 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 59850 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59865 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59870 vga.interval_counter[5]
.sym 59871 vga.interval_counter[6]
.sym 59875 vga.interval_counter[2]
.sym 59876 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59877 vga.interval_counter[4]
.sym 59880 vga.interval_counter[7]
.sym 59881 $nextpnr_ICESTORM_LC_51$O
.sym 59884 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59887 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59890 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 59891 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 59893 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59895 vga.interval_counter[2]
.sym 59897 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59899 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59901 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 59903 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59905 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59907 vga.interval_counter[4]
.sym 59909 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 59911 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59914 vga.interval_counter[5]
.sym 59915 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 59917 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59920 vga.interval_counter[6]
.sym 59921 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 59923 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59925 vga.interval_counter[7]
.sym 59927 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 59929 P1B9$SB_IO_OUT_$glb_clk
.sym 59930 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 59931 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 59932 vga.ball_pos_v[2]
.sym 59933 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 59934 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 59935 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 59936 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 59937 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 59938 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 59955 vga.interval_counter[12]
.sym 59961 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 59965 vga.interval_counter[9]
.sym 59966 vga.ball_pos_v[2]
.sym 59967 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 59972 vga.interval_counter[8]
.sym 59973 vga.interval_counter[9]
.sym 59974 vga.interval_counter[10]
.sym 59978 vga.interval_counter[14]
.sym 59985 vga.interval_counter[13]
.sym 59992 vga.interval_counter[12]
.sym 59999 vga.interval_counter[11]
.sym 60003 vga.interval_counter[15]
.sym 60004 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60007 vga.interval_counter[8]
.sym 60008 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 60010 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60013 vga.interval_counter[9]
.sym 60014 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 60016 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60019 vga.interval_counter[10]
.sym 60020 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 60022 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60024 vga.interval_counter[11]
.sym 60026 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 60028 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60031 vga.interval_counter[12]
.sym 60032 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 60034 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60036 vga.interval_counter[13]
.sym 60038 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 60040 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60043 vga.interval_counter[14]
.sym 60044 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 60046 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60048 vga.interval_counter[15]
.sym 60050 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 60052 P1B9$SB_IO_OUT_$glb_clk
.sym 60053 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 60054 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 60056 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 60057 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 60058 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 60059 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 60061 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 60068 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 60083 vga.ball_pos_v[8]
.sym 60087 vga.interval_counter[14]
.sym 60090 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60096 vga.interval_counter[17]
.sym 60115 vga.interval_counter[20]
.sym 60116 vga.interval_counter[21]
.sym 60117 vga.interval_counter[22]
.sym 60118 vga.interval_counter[23]
.sym 60119 vga.interval_counter[16]
.sym 60121 vga.interval_counter[18]
.sym 60122 vga.interval_counter[19]
.sym 60127 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60129 vga.interval_counter[16]
.sym 60131 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 60133 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60136 vga.interval_counter[17]
.sym 60137 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 60139 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60141 vga.interval_counter[18]
.sym 60143 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 60145 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60147 vga.interval_counter[19]
.sym 60149 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 60151 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60154 vga.interval_counter[20]
.sym 60155 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 60157 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60160 vga.interval_counter[21]
.sym 60161 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 60163 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60166 vga.interval_counter[22]
.sym 60167 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 60169 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60172 vga.interval_counter[23]
.sym 60173 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 60175 P1B9$SB_IO_OUT_$glb_clk
.sym 60176 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 60192 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 60196 P2_7_SB_LUT4_I1_O[2]
.sym 60213 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60218 vga.interval_counter[16]
.sym 60219 vga.interval_counter[17]
.sym 60221 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60222 vga.interval_counter[20]
.sym 60224 vga.interval_counter[15]
.sym 60225 vga.interval_counter[23]
.sym 60227 vga.interval_counter[12]
.sym 60230 vga.interval_counter[10]
.sym 60231 vga.interval_counter[21]
.sym 60232 vga.interval_counter[22]
.sym 60234 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60237 vga.interval_counter[9]
.sym 60239 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 60247 vga.interval_counter[14]
.sym 60249 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60253 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 60254 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 60257 vga.interval_counter[9]
.sym 60258 vga.interval_counter[16]
.sym 60259 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60260 vga.interval_counter[14]
.sym 60264 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 60265 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 60266 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 60269 vga.interval_counter[22]
.sym 60270 vga.interval_counter[20]
.sym 60271 vga.interval_counter[23]
.sym 60272 vga.interval_counter[21]
.sym 60275 vga.interval_counter[15]
.sym 60276 vga.interval_counter[17]
.sym 60277 vga.interval_counter[12]
.sym 60278 vga.interval_counter[10]
.sym 60281 vga.interval_counter[9]
.sym 60282 vga.interval_counter[14]
.sym 60283 vga.interval_counter[10]
.sym 60284 vga.interval_counter[12]
.sym 60293 vga.interval_counter[17]
.sym 60294 vga.interval_counter[16]
.sym 60296 vga.interval_counter[15]
.sym 60298 P1B9$SB_IO_OUT_$glb_clk
.sym 60299 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_sr
.sym 62559 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62561 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62563 vga.paddle_l_pos_v[4]
.sym 62565 vga.paddle_l_pos_v[5]
.sym 62566 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62654 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62658 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 62659 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 62660 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 62679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 62680 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62681 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62683 $PACKER_VCC_NET
.sym 62685 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62687 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62689 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62697 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62700 vga.paddle_l_pos_v[5]
.sym 62702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62706 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62707 vga.paddle_l_pos_v[4]
.sym 62711 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 62723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 62727 $nextpnr_ICESTORM_LC_11$O
.sym 62730 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 62733 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 62739 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62743 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62745 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 62747 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62749 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62751 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 62753 vga.paddle_l_pos_v[4]
.sym 62755 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 62757 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 62760 vga.paddle_l_pos_v[5]
.sym 62761 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 62763 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 62766 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62767 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 62769 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 62771 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 62773 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 62779 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 62780 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 62781 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 62782 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 62783 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 62784 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 62787 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 62796 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 62803 vga.paddle_l_pos_v[5]
.sym 62810 vga.left_up_pressed
.sym 62813 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 62818 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 62822 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 62823 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 62825 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 62828 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 62829 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 62834 vga.left_down_pressed
.sym 62836 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62837 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 62840 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 62842 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 62844 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 62845 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62846 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 62847 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 62848 vga.left_down_pressed
.sym 62849 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 62851 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 62854 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 62863 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 62864 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 62865 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62866 vga.left_down_pressed
.sym 62869 vga.left_down_pressed
.sym 62870 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 62871 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 62872 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62875 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62876 vga.left_down_pressed
.sym 62877 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 62878 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 62881 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 62882 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 62883 vga.left_down_pressed
.sym 62884 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62887 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 62888 vga.left_down_pressed
.sym 62889 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62890 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 62893 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 62894 vga.left_down_pressed
.sym 62895 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 62896 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 62897 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62898 P1B9$SB_IO_OUT_$glb_clk
.sym 62899 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 62900 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 62901 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 62905 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 62920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 62926 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 62931 vga.ball_pos_v[8]
.sym 62946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 62949 vga.paddle_r_pos_v[5]
.sym 62960 vga.paddle_r_pos_v[3]
.sym 62962 vga.paddle_r_pos_v[6]
.sym 62968 vga.paddle_r_pos_v[7]
.sym 62969 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 62970 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62972 vga.paddle_r_pos_v[4]
.sym 62973 $nextpnr_ICESTORM_LC_43$O
.sym 62975 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 62979 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62982 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 62985 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62988 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 62989 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 62991 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 62994 vga.paddle_r_pos_v[3]
.sym 62995 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 62997 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63000 vga.paddle_r_pos_v[4]
.sym 63001 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 63003 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63006 vga.paddle_r_pos_v[5]
.sym 63007 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 63009 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63011 vga.paddle_r_pos_v[6]
.sym 63013 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 63015 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63017 vga.paddle_r_pos_v[7]
.sym 63019 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 63024 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 63025 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 63026 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 63027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 63028 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 63029 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 63030 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 63035 vga.paddle_r_pos_v[5]
.sym 63049 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63050 vga.paddle_l_pos_v[5]
.sym 63051 vga.paddle_l_pos_v[4]
.sym 63053 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63055 P2_7_SB_LUT4_I1_O[3]
.sym 63056 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 63057 vga.ball_pos_v[2]
.sym 63059 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63084 vga.paddle_r_pos_v[8]
.sym 63097 vga.paddle_r_pos_v[8]
.sym 63100 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 63146 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 63158 vga.ball_pos_v[7]
.sym 63161 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 63167 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 63169 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 63170 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63172 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63173 $PACKER_VCC_NET
.sym 63174 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63175 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 63178 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63181 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63189 vga.paddle_r_pos_v[6]
.sym 63190 vga.paddle_r_pos_v[4]
.sym 63193 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63196 vga.paddle_r_pos_v[3]
.sym 63200 vga.paddle_r_pos_v[7]
.sym 63202 vga.paddle_r_pos_v[5]
.sym 63204 $PACKER_VCC_NET
.sym 63207 $PACKER_VCC_NET
.sym 63208 $PACKER_VCC_NET
.sym 63209 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 63215 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 63216 $PACKER_VCC_NET
.sym 63219 $nextpnr_ICESTORM_LC_28$O
.sym 63222 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 63225 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63227 $PACKER_VCC_NET
.sym 63228 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 63231 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63233 $PACKER_VCC_NET
.sym 63234 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 63235 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 63237 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63239 vga.paddle_r_pos_v[3]
.sym 63240 $PACKER_VCC_NET
.sym 63241 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 63243 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63245 vga.paddle_r_pos_v[4]
.sym 63246 $PACKER_VCC_NET
.sym 63247 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 63249 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63251 vga.paddle_r_pos_v[5]
.sym 63252 $PACKER_VCC_NET
.sym 63253 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 63255 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63257 $PACKER_VCC_NET
.sym 63258 vga.paddle_r_pos_v[6]
.sym 63259 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 63261 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63263 vga.paddle_r_pos_v[7]
.sym 63264 $PACKER_VCC_NET
.sym 63265 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 63276 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 63288 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 63297 vga.left_up_pressed
.sym 63298 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63300 vga.paddle_l_pos_v[5]
.sym 63302 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63305 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63310 $PACKER_VCC_NET
.sym 63330 vga.paddle_r_pos_v[8]
.sym 63343 $PACKER_VCC_NET
.sym 63345 vga.paddle_r_pos_v[8]
.sym 63346 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 63414 vga.right_down_pressed
.sym 63417 vga.ball_pos_v[8]
.sym 63436 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 63437 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 63439 vga.paddle_l_pos_v[4]
.sym 63440 vga.paddle_r_pos_v[4]
.sym 63443 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 63444 vga.paddle_r_pos_v[3]
.sym 63447 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 63451 P2_7_SB_LUT4_I1_O[0]
.sym 63452 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 63453 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 63454 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63455 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 63456 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 63458 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63459 P2_7_SB_LUT4_I1_O[0]
.sym 63463 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 63467 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 63468 P2_7_SB_LUT4_I1_O[0]
.sym 63469 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 63479 P2_7_SB_LUT4_I1_O[0]
.sym 63480 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 63481 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 63484 vga.paddle_r_pos_v[4]
.sym 63485 vga.paddle_l_pos_v[4]
.sym 63486 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 63487 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63491 P2_7_SB_LUT4_I1_O[0]
.sym 63492 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 63493 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 63502 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 63503 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 63504 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63505 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 63508 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 63509 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 63511 vga.paddle_r_pos_v[3]
.sym 63512 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 63513 P1B9$SB_IO_OUT_$glb_clk
.sym 63514 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 63516 P2_9_SB_LUT4_I1_O[0]
.sym 63519 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 63520 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 63521 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 63527 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63530 $PACKER_VCC_NET
.sym 63537 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63539 vga.ball_pos_v[6]
.sym 63540 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63541 vga.ball_pos_v[2]
.sym 63542 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 63544 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63546 P2_7_SB_LUT4_I1_O[3]
.sym 63550 P2_9_SB_LUT4_I1_O[0]
.sym 63558 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63560 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63561 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63562 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63566 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63570 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63571 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63572 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63573 P2_9_SB_LUT4_I1_O[0]
.sym 63577 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 63579 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63581 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63582 vga.ball_pos_v[2]
.sym 63583 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63585 P2_9_SB_LUT4_I1_O[1]
.sym 63586 $PACKER_VCC_NET
.sym 63589 P2_9_SB_LUT4_I1_O[1]
.sym 63590 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63591 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63592 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63596 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63598 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63601 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63602 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 63603 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63604 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 63608 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63609 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63610 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63613 P2_9_SB_LUT4_I1_O[1]
.sym 63614 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63615 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63616 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63619 vga.ball_pos_v[2]
.sym 63620 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63621 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63625 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63627 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63628 $PACKER_VCC_NET
.sym 63632 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 63633 P2_9_SB_LUT4_I1_O[0]
.sym 63634 P2_9_SB_LUT4_I1_O[1]
.sym 63639 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63640 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63642 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63643 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63644 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63645 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63652 P2_2$SB_IO_IN
.sym 63663 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63665 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63670 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63671 P2_9_SB_LUT4_I1_O[1]
.sym 63679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63680 vga.ball_pos_v[2]
.sym 63687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63698 vga.ball_pos_v[7]
.sym 63699 vga.ball_pos_v[6]
.sym 63700 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63701 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63705 $PACKER_VCC_NET
.sym 63706 $PACKER_VCC_NET
.sym 63709 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63711 $nextpnr_ICESTORM_LC_10$O
.sym 63713 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 63717 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63719 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 63720 $PACKER_VCC_NET
.sym 63723 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63725 vga.ball_pos_v[2]
.sym 63726 $PACKER_VCC_NET
.sym 63727 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 63729 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63731 $PACKER_VCC_NET
.sym 63732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 63733 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 63735 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63737 $PACKER_VCC_NET
.sym 63738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 63739 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 63741 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63743 $PACKER_VCC_NET
.sym 63744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63745 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 63747 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63749 $PACKER_VCC_NET
.sym 63750 vga.ball_pos_v[6]
.sym 63751 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 63753 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63755 $PACKER_VCC_NET
.sym 63756 vga.ball_pos_v[7]
.sym 63757 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 63763 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 63765 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 63766 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 63767 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 63768 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 63775 P2_2$SB_IO_IN
.sym 63792 vga.paddle_l_pos_v[5]
.sym 63794 P2_9_SB_LUT4_I1_O[0]
.sym 63796 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 63797 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63802 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 63803 vga.ball_pos_v[2]
.sym 63804 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63805 P2_7_SB_LUT4_I1_O[0]
.sym 63806 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63808 $PACKER_VCC_NET
.sym 63812 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63813 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63814 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63819 vga.ball_pos_v[8]
.sym 63820 P2_9_SB_LUT4_I1_O[0]
.sym 63822 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 63825 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 63826 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 63827 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63828 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63830 P2_9_SB_LUT4_I1_O[1]
.sym 63831 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63835 $PACKER_VCC_NET
.sym 63836 vga.ball_pos_v[8]
.sym 63838 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 63841 P2_7_SB_LUT4_I1_O[0]
.sym 63842 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 63843 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 63847 P2_9_SB_LUT4_I1_O[0]
.sym 63848 P2_9_SB_LUT4_I1_O[1]
.sym 63849 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 63850 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 63853 P2_9_SB_LUT4_I1_O[1]
.sym 63855 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 63856 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63859 P2_9_SB_LUT4_I1_O[0]
.sym 63860 P2_9_SB_LUT4_I1_O[1]
.sym 63862 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 63865 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63866 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63867 P2_9_SB_LUT4_I1_O[1]
.sym 63868 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63871 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 63872 vga.ball_pos_v[8]
.sym 63873 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63874 P2_7_SB_LUT4_I1_O[0]
.sym 63877 vga.ball_pos_v[2]
.sym 63878 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63880 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63881 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 63882 P1B9$SB_IO_OUT_$glb_clk
.sym 63883 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 63884 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 63885 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63886 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 63887 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63888 P2_9_SB_LUT4_I1_O[1]
.sym 63889 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63891 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 63897 P2_9$SB_IO_IN
.sym 63899 P2_7_SB_LUT4_I1_O[0]
.sym 63915 vga.ball_pos_v[8]
.sym 63925 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63926 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 63927 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63928 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63933 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63935 vga.ball_pos_v[7]
.sym 63936 vga.paddle_r_pos_v[5]
.sym 63937 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63938 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 63940 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 63944 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63945 P2_9_SB_LUT4_I1_O[1]
.sym 63946 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63948 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 63950 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63951 P2_7_SB_LUT4_I1_O[0]
.sym 63952 vga.paddle_l_pos_v[5]
.sym 63956 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 63958 P2_9_SB_LUT4_I1_O[1]
.sym 63959 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63960 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 63961 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63971 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63972 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 63973 vga.ball_pos_v[7]
.sym 63977 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 63978 P2_7_SB_LUT4_I1_O[0]
.sym 63979 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 63982 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 63983 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 63984 P2_9_SB_LUT4_I1_O[1]
.sym 63985 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 63989 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 63990 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 63991 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 64000 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64001 vga.paddle_r_pos_v[5]
.sym 64002 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 64003 vga.paddle_l_pos_v[5]
.sym 64004 vga.ball_pos_v_SB_DFFESS_Q_E_$glb_ce
.sym 64005 P1B9$SB_IO_OUT_$glb_clk
.sym 64006 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 64020 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 64027 P2_9$SB_IO_IN
.sym 64029 P2_8$SB_IO_IN
.sym 64031 $PACKER_VCC_NET
.sym 64041 P2_7_SB_LUT4_I1_O[3]
.sym 64174 $PACKER_GND_NET
.sym 64187 $PACKER_GND_NET
.sym 66391 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 66509 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66531 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 66532 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 66540 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 66544 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 66545 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66546 $PACKER_VCC_NET
.sym 66548 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66551 vga.left_down_pressed
.sym 66552 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 66554 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66556 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 66559 vga.left_down_pressed
.sym 66560 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66561 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 66562 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 66583 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66584 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 66585 vga.left_down_pressed
.sym 66586 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 66589 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 66591 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66596 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 66597 $PACKER_VCC_NET
.sym 66598 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66605 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 66606 P1B9$SB_IO_OUT_$glb_clk
.sym 66607 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 66637 vga.left_down_pressed
.sym 66638 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66649 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 66650 $PACKER_VCC_NET
.sym 66652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 66653 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66654 vga.paddle_l_pos_v[5]
.sym 66656 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66658 $PACKER_VCC_NET
.sym 66659 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 66660 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 66661 vga.paddle_l_pos_v[4]
.sym 66681 $nextpnr_ICESTORM_LC_19$O
.sym 66683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 66687 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66689 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 66690 $PACKER_VCC_NET
.sym 66693 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 66696 $PACKER_VCC_NET
.sym 66697 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 66699 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 66701 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 66702 $PACKER_VCC_NET
.sym 66703 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 66705 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 66707 vga.paddle_l_pos_v[4]
.sym 66708 $PACKER_VCC_NET
.sym 66709 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 66711 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 66713 $PACKER_VCC_NET
.sym 66714 vga.paddle_l_pos_v[5]
.sym 66715 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 66717 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 66719 $PACKER_VCC_NET
.sym 66720 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 66721 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 66723 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 66725 $PACKER_VCC_NET
.sym 66726 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 66727 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 66767 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 66774 $PACKER_VCC_NET
.sym 66775 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66781 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 66785 vga.left_up_pressed
.sym 66794 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 66797 vga.left_down_pressed
.sym 66798 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 66800 P2_7_SB_LUT4_I1_O[3]
.sym 66805 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 66807 $PACKER_VCC_NET
.sym 66808 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 66811 P2_7_SB_LUT4_I1_O[3]
.sym 66813 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 66814 vga.left_up_pressed
.sym 66836 vga.left_down_pressed
.sym 66837 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66838 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 66868 $PACKER_VCC_NET
.sym 66871 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 66879 vga.left_down_pressed
.sym 66886 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 66889 P2_4$SB_IO_IN
.sym 66898 vga.ball_pos_v[8]
.sym 66908 vga.ball_pos_v[7]
.sym 66910 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66914 vga.ball_pos_v[2]
.sym 66915 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66918 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 66921 vga.ball_pos_v[6]
.sym 66923 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66927 $nextpnr_ICESTORM_LC_55$O
.sym 66930 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66933 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 66936 vga.ball_pos_v[2]
.sym 66937 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 66939 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 66942 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 66943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 66945 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 66948 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 66949 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 66951 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 66953 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 66955 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 66957 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 66960 vga.ball_pos_v[6]
.sym 66961 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 66963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 66966 vga.ball_pos_v[7]
.sym 66967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 66969 $nextpnr_ICESTORM_LC_56$I3
.sym 66972 vga.ball_pos_v[8]
.sym 66973 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 67009 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67010 P2_4$SB_IO_IN
.sym 67013 $nextpnr_ICESTORM_LC_56$I3
.sym 67054 $nextpnr_ICESTORM_LC_56$I3
.sym 67100 vga.right_down_pressed
.sym 67128 vga.ball_pos_v[7]
.sym 67130 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67132 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67133 vga.left_down_pressed
.sym 67141 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 67142 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 67143 vga.paddle_l_pos_v[5]
.sym 67148 $PACKER_VCC_NET
.sym 67149 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67152 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 67154 vga.paddle_l_pos_v[4]
.sym 67158 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67173 $nextpnr_ICESTORM_LC_21$O
.sym 67175 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 67179 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 67181 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 67185 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 67187 $PACKER_VCC_NET
.sym 67188 vga.paddle_l_pos_v[4]
.sym 67191 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 67193 vga.paddle_l_pos_v[5]
.sym 67194 $PACKER_VCC_NET
.sym 67197 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 67199 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 67203 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 67205 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 67209 $nextpnr_ICESTORM_LC_22$I3
.sym 67211 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 67219 $nextpnr_ICESTORM_LC_22$I3
.sym 67225 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 67227 vga.right_down_1d
.sym 67242 vga.right_down_pressed
.sym 67264 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 67268 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67272 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67274 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 67278 $PACKER_VCC_NET
.sym 67280 vga.ball_pos_v[6]
.sym 67288 vga.ball_pos_v[7]
.sym 67290 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67294 vga.ball_pos_v[2]
.sym 67296 $nextpnr_ICESTORM_LC_53$O
.sym 67298 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 67302 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[1]
.sym 67305 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67308 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[2]
.sym 67310 vga.ball_pos_v[2]
.sym 67314 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[3]
.sym 67317 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67320 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[4]
.sym 67323 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67326 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[5]
.sym 67328 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 67329 $PACKER_VCC_NET
.sym 67332 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[6]
.sym 67335 vga.ball_pos_v[6]
.sym 67338 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 67341 vga.ball_pos_v[7]
.sym 67350 vga.left_down_pressed
.sym 67358 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 67371 vga.left_down_pressed
.sym 67382 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[7]
.sym 67392 vga.ball_pos_v[8]
.sym 67396 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67401 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67402 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67403 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67407 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67410 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67412 vga.ball_pos_v[6]
.sym 67419 $nextpnr_ICESTORM_LC_54$I3
.sym 67421 vga.ball_pos_v[8]
.sym 67429 $nextpnr_ICESTORM_LC_54$I3
.sym 67444 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67445 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67446 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67450 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67451 vga.ball_pos_v[6]
.sym 67452 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67456 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 67457 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 67458 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67471 vga.left_down_1d
.sym 67481 vga.left_up_pressed
.sym 67485 P2_9_SB_LUT4_I1_O[0]
.sym 67496 P2_7_SB_LUT4_I1_O[2]
.sym 67511 P2_9_SB_LUT4_I1_O[0]
.sym 67513 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67514 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 67516 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 67521 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 67522 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67524 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67526 P2_9_SB_LUT4_I1_O[1]
.sym 67528 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67534 P2_9_SB_LUT4_I1_O[1]
.sym 67536 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67538 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67539 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67549 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67550 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67551 P2_9_SB_LUT4_I1_O[1]
.sym 67552 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67555 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 67556 P2_9_SB_LUT4_I1_O[0]
.sym 67557 P2_9_SB_LUT4_I1_O[1]
.sym 67567 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 67568 P2_9_SB_LUT4_I1_O[0]
.sym 67569 P2_9_SB_LUT4_I1_O[1]
.sym 67574 P2_9_SB_LUT4_I1_O[1]
.sym 67575 P2_9_SB_LUT4_I1_O[0]
.sym 67576 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 67579 P2_9_SB_LUT4_I1_O[1]
.sym 67580 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67581 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67582 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67585 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 67586 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67587 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 67588 P2_9_SB_LUT4_I1_O[1]
.sym 67594 P2_7_SB_LUT4_I0_O[1]
.sym 67595 P2_9_SB_LUT4_I1_O[3]
.sym 67596 vga.ball_ratio[1]
.sym 67597 P2_7_SB_LUT4_I0_O[2]
.sym 67599 vga.ball_ratio[0]
.sym 67619 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 67626 vga.ball_pos_v[7]
.sym 67633 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 67634 vga.ball_pos_v[6]
.sym 67637 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67642 vga.ball_pos_v[2]
.sym 67645 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67651 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67652 vga.ball_pos_v[7]
.sym 67660 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 67665 $nextpnr_ICESTORM_LC_48$O
.sym 67668 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 67671 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67673 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 67677 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 67680 vga.ball_pos_v[2]
.sym 67681 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 67683 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 67686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 67687 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 67689 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 67692 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 67693 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 67695 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 67697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 67699 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 67701 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 67703 vga.ball_pos_v[6]
.sym 67705 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 67707 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 67710 vga.ball_pos_v[7]
.sym 67711 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 67715 P2_7_SB_LUT4_I1_O[1]
.sym 67739 P2_8$SB_IO_IN
.sym 67751 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 67759 P2_9_SB_LUT4_I1_O[3]
.sym 67760 P2_9_SB_LUT4_I1_O[1]
.sym 67761 P2_9_SB_LUT4_I1_O[0]
.sym 67763 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 67764 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67767 P2_9_SB_LUT4_I1_O[3]
.sym 67769 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 67771 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 67772 P2_7_SB_LUT4_I1_O[1]
.sym 67774 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 67778 vga.ball_pos_v[8]
.sym 67780 P2_7_SB_LUT4_I1_O[1]
.sym 67785 P2_7_SB_LUT4_I1_O[2]
.sym 67786 P2_7_SB_LUT4_I1_O[3]
.sym 67787 P2_7_SB_LUT4_I1_O[0]
.sym 67791 vga.ball_pos_v[8]
.sym 67792 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 67795 P2_9_SB_LUT4_I1_O[0]
.sym 67796 P2_9_SB_LUT4_I1_O[1]
.sym 67797 P2_9_SB_LUT4_I1_O[3]
.sym 67798 P2_7_SB_LUT4_I1_O[1]
.sym 67802 P2_7_SB_LUT4_I1_O[3]
.sym 67803 P2_9_SB_LUT4_I1_O[3]
.sym 67804 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 67808 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 67809 P2_9_SB_LUT4_I1_O[0]
.sym 67810 P2_9_SB_LUT4_I1_O[1]
.sym 67813 P2_9_SB_LUT4_I1_O[1]
.sym 67814 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 67816 P2_9_SB_LUT4_I1_O[0]
.sym 67820 P2_9_SB_LUT4_I1_O[1]
.sym 67821 P2_9_SB_LUT4_I1_O[0]
.sym 67822 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 67831 P2_7_SB_LUT4_I1_O[3]
.sym 67832 P2_7_SB_LUT4_I1_O[2]
.sym 67833 P2_7_SB_LUT4_I1_O[1]
.sym 67834 P2_7_SB_LUT4_I1_O[0]
.sym 67835 vga.ball_motion_d_SB_DFFESS_Q_E
.sym 67836 P1B9$SB_IO_OUT_$glb_clk
.sym 67837 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68017 P1B9$SB_IO_OUT
.sym 68020 P1B4$SB_IO_OUT
.sym 68027 $PACKER_VCC_NET
.sym 68033 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 70576 P2_4$SB_IO_IN
.sym 70701 P2_4$SB_IO_IN
.sym 70709 vga.right_down_pressed
.sym 70933 vga.right_up_pressed
.sym 70964 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 70974 P2_4$SB_IO_IN
.sym 70976 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 70984 vga.right_down_1d
.sym 71007 P2_4$SB_IO_IN
.sym 71008 vga.right_down_1d
.sym 71052 P1B9$SB_IO_OUT_$glb_clk
.sym 71053 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71057 vga.right_up_1d
.sym 71066 vga.right_down_pressed
.sym 71077 vga.right_up_pressed
.sym 71083 P2_1$SB_IO_IN
.sym 71097 P2_7_SB_LUT4_I1_O[2]
.sym 71103 P2_4$SB_IO_IN
.sym 71126 P2_7_SB_LUT4_I1_O[2]
.sym 71142 P2_7_SB_LUT4_I1_O[2]
.sym 71155 P2_4$SB_IO_IN
.sym 71174 P2_7_SB_LUT4_I1_O[2]
.sym 71175 P1B9$SB_IO_OUT_$glb_clk
.sym 71181 vga.left_up_pressed
.sym 71193 P2_7_SB_LUT4_I1_O[2]
.sym 71195 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71202 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71220 vga.left_down_1d
.sym 71238 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71244 P2_2$SB_IO_IN
.sym 71275 vga.left_down_1d
.sym 71276 P2_2$SB_IO_IN
.sym 71298 P1B9$SB_IO_OUT_$glb_clk
.sym 71299 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71303 vga.left_up_1d
.sym 71323 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 71334 P2_7_SB_LUT4_I1_O[2]
.sym 71359 P2_7_SB_LUT4_I1_O[2]
.sym 71367 P2_2$SB_IO_IN
.sym 71387 P2_2$SB_IO_IN
.sym 71420 P2_7_SB_LUT4_I1_O[2]
.sym 71421 P1B9$SB_IO_OUT_$glb_clk
.sym 71466 P2_7_SB_LUT4_I0_O[1]
.sym 71471 vga.ball_ratio[0]
.sym 71482 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 71484 vga.ball_ratio[1]
.sym 71485 P2_7_SB_LUT4_I0_O[2]
.sym 71489 P2_9$SB_IO_IN
.sym 71491 P2_9_SB_LUT4_I1_O[3]
.sym 71492 P2_8$SB_IO_IN
.sym 71493 P2_7$SB_IO_IN
.sym 71496 $nextpnr_ICESTORM_LC_15$O
.sym 71498 vga.ball_ratio[0]
.sym 71502 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71504 vga.ball_ratio[1]
.sym 71509 P2_7_SB_LUT4_I0_O[1]
.sym 71511 P2_9_SB_LUT4_I1_O[3]
.sym 71512 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71516 P2_9$SB_IO_IN
.sym 71517 P2_7_SB_LUT4_I0_O[2]
.sym 71518 P2_7_SB_LUT4_I0_O[1]
.sym 71521 vga.ball_ratio[1]
.sym 71522 vga.ball_ratio[0]
.sym 71523 P2_9_SB_LUT4_I1_O[3]
.sym 71527 vga.ball_ratio[0]
.sym 71528 P2_7$SB_IO_IN
.sym 71529 P2_8$SB_IO_IN
.sym 71530 vga.ball_ratio[1]
.sym 71541 vga.ball_ratio[0]
.sym 71542 P2_9_SB_LUT4_I1_O[3]
.sym 71543 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 71544 P1B9$SB_IO_OUT_$glb_clk
.sym 71545 P2_7_SB_LUT4_I1_O[3]_$glb_sr
.sym 71575 P2_1$SB_IO_IN
.sym 71579 P2_7$SB_IO_IN
.sym 71590 P2_7$SB_IO_IN
.sym 71603 P2_8$SB_IO_IN
.sym 71609 P2_9$SB_IO_IN
.sym 71620 P2_9$SB_IO_IN
.sym 71622 P2_8$SB_IO_IN
.sym 71623 P2_7$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71832 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71850 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71862 P2_8$SB_IO_IN
.sym 71918 P2_3$SB_IO_IN
.sym 72018 P2_9$SB_IO_IN
.sym 72083 P2_9$SB_IO_IN
.sym 72313 P2_3$SB_IO_IN
.sym 72576 P2_9$SB_IO_IN
.sym 73068 P2_9$SB_IO_IN
.sym 73560 P2_9$SB_IO_IN
.sym 73789 P2_3$SB_IO_IN
.sym 74052 P2_9$SB_IO_IN
.sym 74544 P2_9$SB_IO_IN
.sym 74806 vga.right_up_1d
.sym 74816 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74826 P2_3$SB_IO_IN
.sym 74849 P2_3$SB_IO_IN
.sym 74851 vga.right_up_1d
.sym 74883 P1B9$SB_IO_OUT_$glb_clk
.sym 74884 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74904 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 74928 P2_7_SB_LUT4_I1_O[2]
.sym 74946 P2_3$SB_IO_IN
.sym 74980 P2_3$SB_IO_IN
.sym 75005 P2_7_SB_LUT4_I1_O[2]
.sym 75006 P1B9$SB_IO_OUT_$glb_clk
.sym 75024 P2_7_SB_LUT4_I1_O[2]
.sym 75041 P2_9$SB_IO_IN
.sym 75050 P2_1$SB_IO_IN
.sym 75052 vga.left_up_1d
.sym 75053 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 75107 P2_1$SB_IO_IN
.sym 75109 vga.left_up_1d
.sym 75129 P1B9$SB_IO_OUT_$glb_clk
.sym 75130 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 75162 P2_9$SB_IO_IN
.sym 75181 P2_1$SB_IO_IN
.sym 75199 P2_7_SB_LUT4_I1_O[2]
.sym 75224 P2_1$SB_IO_IN
.sym 75251 P2_7_SB_LUT4_I1_O[2]
.sym 75252 P1B9$SB_IO_OUT_$glb_clk
.sym 75277 P2_1$SB_IO_IN
.sym 75283 P2_2$SB_IO_IN
.sym 75406 P2_2$SB_IO_IN
.sym 75623 P2_8$SB_IO_IN
.sym 75625 P2_2$SB_IO_IN
.sym 75652 P2_8$SB_IO_IN
.sym 75744 P2_9$SB_IO_IN
.sym 76896 P2_9$SB_IO_IN
.sym 78120 P2_9$SB_IO_IN
.sym 78855 P2_2$SB_IO_IN
.sym 78867 P1B9$SB_IO_OUT
.sym 78891 P1B9$SB_IO_OUT
.sym 79049 P2_4$SB_IO_IN
.sym 79105 P2_4$SB_IO_IN
.sym 79611 P2_4$SB_IO_IN
.sym 80103 P2_4$SB_IO_IN
.sym 80595 P2_4$SB_IO_IN
.sym 81083 P2_4$SB_IO_IN
.sym 81205 P2_4$SB_IO_IN
.sym 82775 P2_4$SB_IO_IN
.sym 84159 P2_4$SB_IO_IN
.sym 104256 rst_counter_SB_LUT4_O_6_I3[2]
.sym 104258 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 104262 rst_counter[8]
.sym 104263 $PACKER_VCC_NET
.sym 104264 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 104266 rst_counter[7]
.sym 104267 $PACKER_VCC_NET
.sym 104268 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[2]
.sym 104270 rst_counter[6]
.sym 104271 $PACKER_VCC_NET
.sym 104272 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[3]
.sym 104274 rst_counter[5]
.sym 104275 $PACKER_VCC_NET
.sym 104276 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[4]
.sym 104278 rst_counter[4]
.sym 104279 $PACKER_VCC_NET
.sym 104280 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[5]
.sym 104282 rst_counter[3]
.sym 104283 $PACKER_VCC_NET
.sym 104284 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[6]
.sym 104286 rst_counter[2]
.sym 104287 $PACKER_VCC_NET
.sym 104288 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[7]
.sym 104290 rst_counter[1]
.sym 104291 $PACKER_VCC_NET
.sym 104292 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[8]
.sym 104293 rst_counter_SB_LUT4_O_I3[3]
.sym 104295 $PACKER_VCC_NET
.sym 104296 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[9]
.sym 104300 rst_counter_SB_LUT4_O_2_I3
.sym 104305 rst_counter_SB_LUT4_O_2_I3
.sym 104306 rst_counter_SB_LUT4_O_I3[1]
.sym 104307 rst_counter_SB_LUT4_O_I3[2]
.sym 104308 rst_counter_SB_LUT4_O_I3[3]
.sym 104316 rst_counter_SB_LUT4_O_I3[2]
.sym 104320 rst_counter_SB_LUT4_O_I3[1]
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 105220 rst_counter_SB_LUT4_O_6_I3[0]
.sym 105224 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 105225 rst_counter_SB_LUT4_O_6_I3[0]
.sym 105226 rst_counter_SB_LUT4_O_6_I3[1]
.sym 105227 rst_counter_SB_LUT4_O_6_I3[2]
.sym 105228 rst_counter_SB_LUT4_O_6_I3[3]
.sym 105232 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 105233 locked_SB_LUT4_I3_O_SB_DFFE_E_D_SB_LUT4_O_I3[1]
.sym 105240 rst_counter_SB_LUT4_O_6_I3[1]
.sym 105241 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[0]
.sym 105242 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[1]
.sym 105243 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[2]
.sym 105244 rst_counter_SB_LUT4_O_2_I3_SB_LUT4_I0_O[3]
.sym 105248 rst_counter_SB_LUT4_O_6_I3[3]
.sym 106114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 106118 vga.count_h[1]
.sym 106122 vga.count_h[2]
.sym 106126 vga.count_h[3]
.sym 106127 $PACKER_VCC_NET
.sym 106130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 106134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 106143 $PACKER_VCC_NET
.sym 106146 vga.count_h[8]
.sym 106147 $PACKER_VCC_NET
.sym 106150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 106153 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 106154 vga.count_h[1]
.sym 106155 vga.count_h[2]
.sym 106156 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 106165 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 106166 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 106167 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106168 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 106169 vga.count_h[3]
.sym 106170 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 106171 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 106172 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 106175 vga.count_h[8]
.sym 106176 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 106888 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[0]
.sym 106918 $PACKER_VCC_NET
.sym 106919 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106920 vga.count_v[1]
.sym 106923 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106924 vga.count_v[2]
.sym 106926 $PACKER_VCC_NET
.sym 106927 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106928 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 106930 $PACKER_VCC_NET
.sym 106931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106934 $PACKER_VCC_NET
.sym 106935 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106936 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106938 $PACKER_VCC_NET
.sym 106939 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106940 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106942 $PACKER_VCC_NET
.sym 106943 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106944 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106946 $PACKER_VCC_NET
.sym 106947 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106948 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106949 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 106950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 106951 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106952 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 106963 P2_7_SB_LUT4_I1_O[3]
.sym 106964 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 106978 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106982 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106986 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106990 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 106994 $PACKER_VCC_NET
.sym 106996 $nextpnr_ICESTORM_LC_36$I3
.sym 106999 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107000 $nextpnr_ICESTORM_LC_36$COUT
.sym 107010 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107011 vga.blank_v_SB_DFFESS_Q_D[1]
.sym 107012 P2_7_SB_LUT4_I1_O[3]
.sym 107027 vga.blank_h
.sym 107028 vga.blank_v
.sym 107029 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107038 P2_7_SB_LUT4_I1_O[3]
.sym 107039 vga.blank_v_SB_DFFESS_Q_D[0]
.sym 107040 vga.blank_v_SB_DFFESS_Q_E[2]
.sym 107042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107047 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107051 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107055 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107059 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 107068 $nextpnr_ICESTORM_LC_17$I3
.sym 107074 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 107079 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 107083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 107086 $PACKER_VCC_NET
.sym 107087 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 107090 $PACKER_VCC_NET
.sym 107091 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 107093 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107094 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 107096 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 107097 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107098 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 107099 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 107100 vga.count_h[8]
.sym 107106 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 107110 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 107111 $PACKER_VCC_NET
.sym 107114 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 107115 $PACKER_VCC_NET
.sym 107118 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107122 vga.count_h[8]
.sym 107123 $PACKER_VCC_NET
.sym 107126 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 107130 $PACKER_VCC_NET
.sym 107132 $nextpnr_ICESTORM_LC_67$I3
.sym 107136 $nextpnr_ICESTORM_LC_67$COUT
.sym 107151 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2[0]
.sym 107152 P2_7_SB_LUT4_I1_O[3]
.sym 107157 rst_SB_DFF_Q_D[0]
.sym 107170 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 107174 vga.count_h[8]
.sym 107175 $PACKER_VCC_NET
.sym 107178 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 107182 $PACKER_VCC_NET
.sym 107184 $nextpnr_ICESTORM_LC_6$I3
.sym 107185 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107186 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 107187 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107188 $nextpnr_ICESTORM_LC_6$COUT
.sym 107189 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[0]
.sym 107190 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107191 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[2]
.sym 107192 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107198 P2_7_SB_LUT4_I1_O[3]
.sym 107199 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[1]
.sym 107200 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1[3]
.sym 107810 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107814 vga.count_v[1]
.sym 107815 $PACKER_VCC_NET
.sym 107818 vga.count_v[2]
.sym 107819 $PACKER_VCC_NET
.sym 107822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 107826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107838 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107848 $nextpnr_ICESTORM_LC_34$I3
.sym 107869 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107871 vga.count_v[1]
.sym 107872 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107874 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107879 vga.count_v[1]
.sym 107881 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107883 vga.count_v[2]
.sym 107884 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 107885 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107887 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 107888 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107889 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107891 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107892 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 107893 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107895 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107896 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 107897 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107899 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107900 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 107901 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107903 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107904 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 107905 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107907 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107908 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[3]
.sym 107911 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[0]
.sym 107912 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107914 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 107915 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107916 vga.count_v[1]
.sym 107917 vga.count_v[2]
.sym 107918 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107919 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107920 vga.count_v[1]
.sym 107921 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107922 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 107923 vga.count_v[2]
.sym 107924 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107929 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107930 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107931 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107932 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107938 vga.count_v[1]
.sym 107942 vga.count_v[2]
.sym 107946 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 107947 $PACKER_VCC_NET
.sym 107950 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107954 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107958 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107962 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107966 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 107970 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 107971 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 107972 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108002 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 108006 $PACKER_VCC_NET
.sym 108007 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 108010 $PACKER_VCC_NET
.sym 108011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 108014 $PACKER_VCC_NET
.sym 108015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108018 $PACKER_VCC_NET
.sym 108019 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108023 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 108024 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108027 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 108030 $PACKER_VCC_NET
.sym 108031 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 108035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 108036 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 108040 $nextpnr_ICESTORM_LC_39$I3
.sym 108044 vga.count_h[1]
.sym 108055 vga.count_h[2]
.sym 108056 vga.count_h[3]
.sym 108057 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108058 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108059 vga.count_h[1]
.sym 108060 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108066 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108071 vga.count_h[1]
.sym 108073 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108075 vga.count_h[2]
.sym 108076 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 108077 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108079 vga.count_h[3]
.sym 108080 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 108081 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108083 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 108084 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 108085 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108087 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108088 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 108089 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108091 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108092 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 108093 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108095 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108096 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 108097 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108099 vga.count_h[8]
.sym 108100 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 108101 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108103 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 108104 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 108109 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108111 vga.count_h[1]
.sym 108112 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108115 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 108116 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 108130 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 108134 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108138 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 108142 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108146 vga.count_h[8]
.sym 108147 $PACKER_VCC_NET
.sym 108150 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 108154 $PACKER_VCC_NET
.sym 108156 $nextpnr_ICESTORM_LC_13$I3
.sym 108160 $nextpnr_ICESTORM_LC_13$COUT
.sym 108802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108803 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 108806 vga.count_v[1]
.sym 108807 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 108810 vga.count_v[2]
.sym 108811 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 108812 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 108814 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 108815 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 108816 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 108818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108819 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 108820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 108822 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108823 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 108824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 108826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108827 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 108828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 108830 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 108832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 108834 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 108835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 108836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 108839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108891 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108899 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108907 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108911 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108919 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108923 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108927 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 108929 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[11]
.sym 108930 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 108931 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 108932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[31]
.sym 108962 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 108967 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 108968 vga.count_h[3]
.sym 108971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108972 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 108975 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 108976 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 108978 $PACKER_VCC_NET
.sym 108979 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 108983 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 108984 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 108986 $PACKER_VCC_NET
.sym 108987 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 108988 vga.count_h[8]
.sym 108991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 108993 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 108994 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 108996 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 109005 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 109006 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.sym 109008 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109010 vga.count_h[8]
.sym 109011 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 109012 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109029 vga.count_h[8]
.sym 109030 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 109031 vga.count_h[1]
.sym 109032 vga.ball_pos_h[1]
.sym 109033 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109034 vga.count_h[2]
.sym 109035 vga.count_h[3]
.sym 109036 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109037 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 109038 vga.count_h[8]
.sym 109039 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109040 vga.count_h[1]
.sym 109041 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 109042 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.sym 109043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.sym 109044 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.sym 109045 vga.count_h[3]
.sym 109046 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 109047 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109048 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 109049 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109050 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 109051 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 109052 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 109053 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 109054 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 109056 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I2[3]
.sym 109068 vga.vs_out
.sym 109112 vga.hs_out
.sym 109762 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 109766 vga.ball_pos_v[2]
.sym 109767 $PACKER_VCC_NET
.sym 109770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 109771 $PACKER_VCC_NET
.sym 109772 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 109775 $PACKER_VCC_NET
.sym 109776 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 109778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 109779 $PACKER_VCC_NET
.sym 109780 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 109782 vga.ball_pos_v[6]
.sym 109783 $PACKER_VCC_NET
.sym 109784 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 109786 vga.ball_pos_v[7]
.sym 109787 $PACKER_VCC_NET
.sym 109788 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 109790 vga.ball_pos_v[8]
.sym 109791 $PACKER_VCC_NET
.sym 109792 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 109796 $nextpnr_ICESTORM_LC_69$I3
.sym 109801 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109802 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109803 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109804 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109806 vga.ball_pos_v[2]
.sym 109807 $PACKER_VCC_NET
.sym 109808 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 109817 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109818 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109819 vga.count_v[2]
.sym 109820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109821 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109823 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109826 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109827 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 109828 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 109830 vga.count_v[1]
.sym 109831 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 109834 vga.count_v[2]
.sym 109835 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[2]
.sym 109838 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109839 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[3]
.sym 109842 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[4]
.sym 109846 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[5]
.sym 109850 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[6]
.sym 109854 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[7]
.sym 109858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 109859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[8]
.sym 109863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1[9]
.sym 109864 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 109868 $nextpnr_ICESTORM_LC_45$I3
.sym 109869 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109870 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 109871 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109872 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109873 vga.count_v[1]
.sym 109874 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 109875 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 109876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109877 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109878 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 109879 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 109880 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 109881 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109883 vga.count_v[1]
.sym 109884 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 109885 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109886 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 109887 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 109888 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 109893 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 109894 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 109895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 109896 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 109901 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 109902 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 109903 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 109904 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 109913 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 109914 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 109915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 109916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 109919 P2_7_SB_LUT4_I1_O[3]
.sym 109920 P1A9$SB_IO_OUT
.sym 109941 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 109942 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 109943 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 109944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 109954 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 109955 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 109958 vga.count_h[1]
.sym 109959 vga.ball_pos_h[1]
.sym 109962 vga.count_h[2]
.sym 109963 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[2]
.sym 109964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 109966 vga.count_h[3]
.sym 109967 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[3]
.sym 109968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[3]
.sym 109970 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 109971 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[4]
.sym 109972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 109974 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 109975 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[5]
.sym 109976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 109978 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 109979 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[6]
.sym 109980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[6]
.sym 109982 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 109983 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[7]
.sym 109984 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[7]
.sym 109986 vga.count_h[8]
.sym 109987 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[8]
.sym 109988 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[8]
.sym 109990 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 109991 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_I3_O[9]
.sym 109992 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[9]
.sym 109995 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 109999 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110003 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110007 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110011 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110015 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110019 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110023 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110027 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110031 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110035 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110039 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110043 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110047 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110051 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110055 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110059 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110063 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110067 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110071 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110075 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110079 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 110084 $nextpnr_ICESTORM_LC_57$I3
.sym 110722 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110723 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 110724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 110726 vga.count_v[1]
.sym 110727 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 110728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 110730 vga.count_v[2]
.sym 110731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 110734 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 110735 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 110738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 110742 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110743 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 110746 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 110750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 110752 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 110754 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 110755 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 110759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110819 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110823 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 110850 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[8]
.sym 110851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[10]
.sym 110852 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[31]
.sym 110853 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110854 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 110855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 110856 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 110857 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 110858 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 110860 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110865 vga.count_v[1]
.sym 110866 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 110867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 110868 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 110882 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 110887 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[2]
.sym 110888 vga.count_h[2]
.sym 110890 $PACKER_VCC_NET
.sym 110891 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[3]
.sym 110895 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 110899 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110903 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[2]
.sym 110907 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[7]
.sym 110911 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[4]
.sym 110915 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_I1[7]
.sym 110920 $nextpnr_ICESTORM_LC_59$I3
.sym 110926 vga.ball_pos_h[2]
.sym 110927 $PACKER_VCC_NET
.sym 110928 vga.ball_pos_h[1]
.sym 110937 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 110938 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[4]
.sym 110939 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 110940 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[5]
.sym 110941 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 110942 vga.ball_pos_h[0]
.sym 110943 vga.count_h[2]
.sym 110944 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3[2]
.sym 110946 vga.ball_pos_h[1]
.sym 110950 vga.ball_pos_h[2]
.sym 110951 $PACKER_VCC_NET
.sym 110954 vga.ball_pos_h[3]
.sym 110955 $PACKER_VCC_NET
.sym 110956 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 110958 vga.ball_pos_h[4]
.sym 110959 $PACKER_VCC_NET
.sym 110960 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[3]
.sym 110962 vga.ball_pos_h[5]
.sym 110963 $PACKER_VCC_NET
.sym 110964 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[4]
.sym 110966 vga.ball_pos_h[6]
.sym 110967 $PACKER_VCC_NET
.sym 110968 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[5]
.sym 110970 vga.ball_pos_h[7]
.sym 110971 $PACKER_VCC_NET
.sym 110972 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[6]
.sym 110974 vga.ball_pos_h[8]
.sym 110975 $PACKER_VCC_NET
.sym 110976 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[7]
.sym 110978 vga.ball_pos_h[9]
.sym 110979 $PACKER_VCC_NET
.sym 110980 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[8]
.sym 110984 $nextpnr_ICESTORM_LC_50$I3
.sym 110986 vga.ball_pos_h[1]
.sym 110987 $PACKER_VCC_NET
.sym 110988 vga.ball_pos_h[0]
.sym 110990 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 110991 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 110992 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 110994 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 110995 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 110996 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 110998 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 110999 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111000 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111002 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111003 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 111004 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111006 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[5]
.sym 111007 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111008 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 111010 vga.ball_pos_h[0]
.sym 111015 vga.ball_pos_h[1]
.sym 111019 vga.ball_pos_h[2]
.sym 111020 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 111023 vga.ball_pos_h[3]
.sym 111024 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 111027 vga.ball_pos_h[4]
.sym 111028 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 111031 vga.ball_pos_h[5]
.sym 111032 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 111035 vga.ball_pos_h[6]
.sym 111036 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 111039 vga.ball_pos_h[7]
.sym 111040 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 111043 vga.ball_pos_h[8]
.sym 111044 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 111045 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111046 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111047 vga.ball_pos_h[9]
.sym 111048 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 111054 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 111055 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111056 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111682 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 111683 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 111686 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 111687 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 111690 vga.ball_pos_v[2]
.sym 111691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111695 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[3]
.sym 111696 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 111698 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111699 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[4]
.sym 111700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 111702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 111703 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[5]
.sym 111704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 111706 vga.ball_pos_v[6]
.sym 111707 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[6]
.sym 111708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 111710 vga.ball_pos_v[7]
.sym 111711 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[7]
.sym 111714 vga.ball_pos_v[8]
.sym 111715 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O[8]
.sym 111716 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 111719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111735 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111739 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111751 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111755 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111759 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111795 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111803 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111807 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111809 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 111810 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 111811 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 111812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 111813 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111814 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 111815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 111816 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 111817 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111818 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 111819 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111820 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 111821 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 111822 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[5]
.sym 111823 vga.ball_pos_v[6]
.sym 111824 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 111825 vga.count_v[2]
.sym 111826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111827 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 111828 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 111829 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 111830 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 111831 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 111832 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 111833 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 111834 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 111835 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111836 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[4]
.sym 111837 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 111838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 111839 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 111840 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111842 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 111846 vga.count_h[1]
.sym 111847 $PACKER_VCC_NET
.sym 111850 vga.count_h[2]
.sym 111851 $PACKER_VCC_NET
.sym 111854 vga.count_h[3]
.sym 111855 $PACKER_VCC_NET
.sym 111858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 111862 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 111866 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 111870 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 111871 $PACKER_VCC_NET
.sym 111874 vga.count_h[8]
.sym 111875 $PACKER_VCC_NET
.sym 111878 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 111882 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[10]
.sym 111883 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[31]
.sym 111884 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[9]
.sym 111891 vga.ball_pos_v[2]
.sym 111892 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 111922 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111923 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111924 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 111930 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111931 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 111932 vga.ball_pos_h_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 111938 vga.ball_pos_h[0]
.sym 111942 vga.ball_pos_h[1]
.sym 111943 $PACKER_VCC_NET
.sym 111946 vga.ball_pos_h[2]
.sym 111947 $PACKER_VCC_NET
.sym 111948 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 111950 vga.ball_pos_h[3]
.sym 111951 $PACKER_VCC_NET
.sym 111952 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 111954 vga.ball_pos_h[4]
.sym 111955 $PACKER_VCC_NET
.sym 111956 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 111958 vga.ball_pos_h[5]
.sym 111959 $PACKER_VCC_NET
.sym 111960 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 111962 vga.ball_pos_h[6]
.sym 111963 $PACKER_VCC_NET
.sym 111964 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 111966 vga.ball_pos_h[7]
.sym 111967 $PACKER_VCC_NET
.sym 111968 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 111970 vga.ball_pos_h[8]
.sym 111971 $PACKER_VCC_NET
.sym 111972 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 111973 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111974 vga.ball_pos_h[9]
.sym 111975 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 111976 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 111977 vga.ball_pos_h[8]
.sym 111978 vga.ball_pos_h[4]
.sym 111979 vga.ball_pos_h[5]
.sym 111980 vga.ball_pos_h[9]
.sym 111982 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[6]
.sym 111983 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111984 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 111985 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[7]
.sym 111986 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111987 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 111988 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 111989 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[8]
.sym 111990 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 111991 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 111992 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 111994 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111995 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 111996 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 111998 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 111999 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 112000 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112011 vga.ball_pos_h[1]
.sym 112012 vga.ball_pos_h[0]
.sym 112023 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 112024 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112026 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112027 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 112028 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112578 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 112579 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 112582 vga.count_v[1]
.sym 112583 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 112586 vga.count_v[2]
.sym 112587 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112590 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112591 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 112592 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 112594 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 112595 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 112596 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 112598 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 112599 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 112600 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 112602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 112603 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 112604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 112606 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 112607 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 112608 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 112610 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 112611 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 112612 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 112615 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 112616 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 112620 $nextpnr_ICESTORM_LC_7$I3
.sym 112642 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112646 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 112647 $PACKER_VCC_NET
.sym 112650 vga.paddle_l_pos_v[4]
.sym 112652 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 112654 vga.paddle_l_pos_v[5]
.sym 112655 $PACKER_VCC_NET
.sym 112656 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 112658 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 112659 $PACKER_VCC_NET
.sym 112660 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[4]
.sym 112662 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 112663 $PACKER_VCC_NET
.sym 112664 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[5]
.sym 112666 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 112667 $PACKER_VCC_NET
.sym 112668 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[6]
.sym 112670 $PACKER_VCC_NET
.sym 112672 $nextpnr_ICESTORM_LC_24$I3
.sym 112673 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[6]
.sym 112674 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 112675 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112676 $nextpnr_ICESTORM_LC_24$COUT
.sym 112677 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 112678 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 112679 vga.count_v[2]
.sym 112680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112685 vga.ball_pos_v[7]
.sym 112686 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[7]
.sym 112687 vga.ball_pos_v[8]
.sym 112688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[8]
.sym 112702 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[9]
.sym 112703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[6]
.sym 112704 vga.ball_pos_v[6]
.sym 112706 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112711 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 112712 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112714 $PACKER_VCC_NET
.sym 112715 vga.paddle_l_pos_v[4]
.sym 112716 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 112719 vga.paddle_l_pos_v[5]
.sym 112720 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 112723 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 112724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 112727 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 112728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 112731 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 112732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 112736 $nextpnr_ICESTORM_LC_62$I3
.sym 112738 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 112739 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 112742 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 112743 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 112746 vga.ball_pos_v[2]
.sym 112747 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112750 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112751 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[3]
.sym 112754 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112755 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[4]
.sym 112758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 112759 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[5]
.sym 112762 vga.ball_pos_v[6]
.sym 112763 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[6]
.sym 112766 vga.ball_pos_v[7]
.sym 112767 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[7]
.sym 112770 vga.ball_pos_v[8]
.sym 112771 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[8]
.sym 112775 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D[9]
.sym 112777 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[0]
.sym 112778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[1]
.sym 112779 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[2]
.sym 112780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0[3]
.sym 112782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 112783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[4]
.sym 112784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 112786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 112787 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1]
.sym 112788 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]
.sym 112789 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 112790 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 112791 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 112792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 112793 vga.ball_pos_v[7]
.sym 112794 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[7]
.sym 112795 vga.ball_pos_v[8]
.sym 112796 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[8]
.sym 112797 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[0]
.sym 112798 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 112799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[2]
.sym 112800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 112802 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112806 vga.paddle_r_pos_v[3]
.sym 112810 vga.paddle_r_pos_v[4]
.sym 112811 $PACKER_VCC_NET
.sym 112814 vga.paddle_r_pos_v[5]
.sym 112815 $PACKER_VCC_NET
.sym 112818 vga.paddle_r_pos_v[6]
.sym 112822 vga.paddle_r_pos_v[7]
.sym 112826 vga.paddle_r_pos_v[8]
.sym 112832 $nextpnr_ICESTORM_LC_27$I3
.sym 112834 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_CI[0]
.sym 112835 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112836 vga.ball_pos_h[0]
.sym 112838 vga.count_h[1]
.sym 112839 vga.ball_pos_h[1]
.sym 112841 vga.ball_pos_h[2]
.sym 112842 vga.count_h[2]
.sym 112843 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[2]
.sym 112844 vga.ball_pos_h[1]
.sym 112846 vga.count_h[3]
.sym 112847 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[3]
.sym 112850 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[0]
.sym 112851 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[4]
.sym 112854 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 112855 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[5]
.sym 112858 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 112859 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[6]
.sym 112862 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[3]
.sym 112863 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[7]
.sym 112866 vga.count_h[8]
.sym 112867 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[8]
.sym 112870 vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI[5]
.sym 112871 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[9]
.sym 112875 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1[10]
.sym 112876 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_8_I3[10]
.sym 112880 $nextpnr_ICESTORM_LC_52$I3
.sym 112883 P2_7_SB_LUT4_I1_O[0]
.sym 112884 vga.ball_pos_h[0]
.sym 112898 vga.ball_pos_h[1]
.sym 112903 vga.ball_pos_h[2]
.sym 112907 vga.ball_pos_h[3]
.sym 112908 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 112911 vga.ball_pos_h[4]
.sym 112912 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 112915 vga.ball_pos_h[5]
.sym 112916 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 112919 vga.ball_pos_h[6]
.sym 112920 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 112923 vga.ball_pos_h[7]
.sym 112924 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 112927 vga.ball_pos_h[8]
.sym 112928 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 112931 vga.ball_pos_h[9]
.sym 112932 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[8]
.sym 112936 $nextpnr_ICESTORM_LC_42$I3
.sym 112937 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 112938 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 112939 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 112940 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112942 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 112943 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 112944 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 112945 vga.ball_pos_h[8]
.sym 112946 vga.ball_pos_h[4]
.sym 112947 vga.ball_pos_h[5]
.sym 112948 vga.ball_pos_h[9]
.sym 112949 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.sym 112950 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 112951 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.sym 112952 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 112953 vga.ball_pos_h[6]
.sym 112954 vga.ball_pos_h[1]
.sym 112955 vga.ball_pos_h[2]
.sym 112956 vga.ball_pos_h[3]
.sym 112957 vga.ball_pos_h[1]
.sym 112958 vga.ball_pos_h[2]
.sym 112959 vga.ball_pos_h[3]
.sym 112960 vga.ball_pos_h[6]
.sym 112967 vga.ball_pos_h[0]
.sym 112968 vga.ball_pos_h[7]
.sym 113602 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 113603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 113606 vga.count_v[1]
.sym 113607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 113610 vga.count_v[2]
.sym 113611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113614 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113615 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 113616 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113618 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113619 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 113620 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 113622 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 113623 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 113624 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 113626 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 113627 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 113628 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 113630 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 113631 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 113632 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 113634 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 113635 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 113636 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 113639 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113699 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113703 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113727 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113732 $nextpnr_ICESTORM_LC_30$I3
.sym 113738 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113739 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 113740 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113741 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 113742 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 113743 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 113744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 113745 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113746 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 113747 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 113748 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 113749 vga.count_v[2]
.sym 113750 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 113751 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 113752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113753 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 113754 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 113755 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 113756 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 113757 vga.count_v[1]
.sym 113758 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 113759 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113760 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 113762 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 113763 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 113766 vga.count_v[1]
.sym 113767 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 113770 vga.count_v[2]
.sym 113771 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113774 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 113775 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 113778 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 113779 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 113782 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 113783 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 113786 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 113787 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 113790 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 113791 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 113794 vga.blank_v_SB_DFFESS_Q_D_SB_LUT4_I2_O[2]
.sym 113795 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 113799 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 113804 $nextpnr_ICESTORM_LC_31$I3
.sym 113814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 113815 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 113816 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]
.sym 113825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 113826 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 113827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 113830 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[31]
.sym 113831 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 113832 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 113834 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 113835 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 113836 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2]
.sym 113839 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 113840 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 113841 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113842 vga.paddle_r_pos_v[8]
.sym 113843 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113844 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 113854 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 113855 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 113856 vga.ball_pos_v[6]
.sym 113857 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 113858 P2_7_SB_LUT4_I1_O[2]
.sym 113859 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113860 P2_7_SB_LUT4_I1_O[3]
.sym 113861 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113862 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 113863 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 113864 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 113867 P2_7_SB_LUT4_I1_O[2]
.sym 113868 P2_7_SB_LUT4_I1_O[3]
.sym 113870 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113872 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113886 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113887 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 113888 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 113890 vga.score_l[0]
.sym 113895 vga.score_l[1]
.sym 113899 vga.score_l[2]
.sym 113900 vga.score_l_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113901 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 113902 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 113903 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 113904 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 113908 vga.score_l[0]
.sym 113911 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 113912 P2_7_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 113915 vga.score_l[1]
.sym 113916 vga.score_l[0]
.sym 113918 vga.score_l[0]
.sym 113919 vga.score_l[1]
.sym 113920 vga.score_l[2]
.sym 113922 vga.score_r[0]
.sym 113927 vga.score_r[1]
.sym 113931 vga.score_r[2]
.sym 113932 vga.score_r_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 113934 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 113935 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 113936 P2_7_SB_LUT4_I1_O[3]
.sym 113940 vga.score_r[0]
.sym 113943 vga.score_r[1]
.sym 113944 vga.score_r[0]
.sym 113945 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 113946 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 113947 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 113948 P2_7_SB_LUT4_I1_O[3]
.sym 113950 vga.score_r[0]
.sym 113951 vga.score_r[1]
.sym 113952 vga.score_r[2]
.sym 114562 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 114563 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 114566 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 114567 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 114570 vga.ball_pos_v[2]
.sym 114571 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114574 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114575 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114578 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114579 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 114582 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 114583 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 114586 vga.ball_pos_v[6]
.sym 114587 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 114590 vga.ball_pos_v[7]
.sym 114591 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 114594 vga.ball_pos_v[8]
.sym 114595 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 114599 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114603 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114611 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114615 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114619 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114623 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114627 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114631 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114635 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114639 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114643 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114647 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114663 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114675 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114683 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114687 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]
.sym 114692 $nextpnr_ICESTORM_LC_29$I3
.sym 114694 vga.paddle_r_pos_v[3]
.sym 114695 $PACKER_VCC_NET
.sym 114696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114697 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114698 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 114699 vga.ball_pos_v[8]
.sym 114700 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 114701 vga.ball_pos_v[6]
.sym 114702 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 114703 vga.ball_pos_v[7]
.sym 114704 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 114705 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114706 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 114707 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 114708 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 114709 vga.paddle_r_pos_v[6]
.sym 114710 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 114711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 114712 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 114714 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 114715 P2_7_SB_LUT4_I1_O[0]
.sym 114716 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 114722 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 114723 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 114724 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 114726 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 114727 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 114728 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 114730 vga.ball_pos_v[2]
.sym 114731 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114734 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114735 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[3]
.sym 114736 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 114738 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114739 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[4]
.sym 114740 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 114742 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 114743 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[5]
.sym 114744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[1]
.sym 114746 vga.ball_pos_v[6]
.sym 114747 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[6]
.sym 114748 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[6]
.sym 114750 vga.ball_pos_v[7]
.sym 114751 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[7]
.sym 114752 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 114754 vga.ball_pos_v[8]
.sym 114755 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[8]
.sym 114756 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 114759 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[9]
.sym 114760 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[9]
.sym 114761 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[0]
.sym 114762 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[1]
.sym 114763 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[2]
.sym 114764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0[3]
.sym 114765 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114766 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 114767 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 114768 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 114769 vga.ball_pos_v[7]
.sym 114770 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[7]
.sym 114771 vga.ball_pos_v[8]
.sym 114772 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[8]
.sym 114774 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114775 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[4]
.sym 114776 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 114777 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 114778 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 114779 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 114780 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 114781 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 114782 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 114783 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.sym 114784 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 114786 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114791 vga.paddle_r_pos_v[3]
.sym 114792 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114794 $PACKER_VCC_NET
.sym 114795 vga.paddle_r_pos_v[4]
.sym 114796 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114799 vga.paddle_r_pos_v[5]
.sym 114800 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 114803 vga.paddle_r_pos_v[6]
.sym 114804 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 114807 vga.paddle_r_pos_v[7]
.sym 114808 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 114811 vga.paddle_r_pos_v[8]
.sym 114812 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 114816 $nextpnr_ICESTORM_LC_64$I3
.sym 114820 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114822 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 114823 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 114824 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 114825 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114826 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 114827 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 114828 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114829 vga.interval_counter[2]
.sym 114830 vga.interval_counter[5]
.sym 114831 vga.interval_counter[6]
.sym 114832 vga.interval_counter[8]
.sym 114837 vga.interval_counter[2]
.sym 114838 vga.interval_counter[5]
.sym 114839 vga.interval_counter[6]
.sym 114840 vga.interval_counter[8]
.sym 114843 vga.interval_counter[11]
.sym 114844 vga.interval_counter[13]
.sym 114845 vga.interval_counter[4]
.sym 114846 vga.interval_counter[7]
.sym 114847 vga.interval_counter[18]
.sym 114848 vga.interval_counter[19]
.sym 114849 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 114850 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114851 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 114852 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 114861 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 114862 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114863 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 114864 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 114866 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 114867 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114868 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 114869 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114870 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114871 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 114872 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114873 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114874 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 114875 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 114876 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 114887 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 114888 P2_7_SB_LUT4_I1_O[3]
.sym 114901 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 114902 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 114903 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 114904 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 115522 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 115527 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[1]
.sym 115530 $PACKER_VCC_NET
.sym 115531 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[2]
.sym 115532 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115535 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 115536 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 115538 $PACKER_VCC_NET
.sym 115539 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 115540 vga.paddle_l_pos_v[4]
.sym 115543 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 115544 vga.paddle_l_pos_v[5]
.sym 115547 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 115548 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 115551 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 115552 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 115555 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 115556 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 115560 $nextpnr_ICESTORM_LC_9$I3
.sym 115562 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 115563 $PACKER_VCC_NET
.sym 115564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115573 vga.left_up_pressed_SB_LUT4_I2_I1[0]
.sym 115586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115590 vga.paddle_r_pos_v[3]
.sym 115591 $PACKER_VCC_NET
.sym 115594 vga.paddle_r_pos_v[4]
.sym 115596 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 115598 vga.paddle_r_pos_v[5]
.sym 115599 $PACKER_VCC_NET
.sym 115600 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 115602 vga.paddle_r_pos_v[6]
.sym 115603 $PACKER_VCC_NET
.sym 115604 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 115606 vga.paddle_r_pos_v[7]
.sym 115607 $PACKER_VCC_NET
.sym 115608 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 115610 vga.paddle_r_pos_v[8]
.sym 115611 $PACKER_VCC_NET
.sym 115612 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 115616 $nextpnr_ICESTORM_LC_2$I3
.sym 115621 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 115622 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 115623 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115624 vga.right_down_pressed
.sym 115625 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 115626 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 115627 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115628 vga.right_down_pressed
.sym 115629 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 115630 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 115631 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115632 vga.right_down_pressed
.sym 115633 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 115634 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 115635 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115636 vga.right_down_pressed
.sym 115637 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 115638 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 115639 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115640 vga.right_down_pressed
.sym 115641 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 115642 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 115643 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115644 vga.right_down_pressed
.sym 115645 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 115646 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 115647 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115648 vga.right_down_pressed
.sym 115650 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 115651 $PACKER_VCC_NET
.sym 115652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 115654 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115655 vga.right_down_pressed
.sym 115656 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 115662 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 115663 vga.right_up_pressed
.sym 115664 P2_7_SB_LUT4_I1_O[3]
.sym 115665 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 115666 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 115667 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 115668 vga.right_down_pressed
.sym 115673 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 115679 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 115680 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 115682 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[0]
.sym 115687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D[1]
.sym 115690 $PACKER_VCC_NET
.sym 115691 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.sym 115692 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115695 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 115696 vga.paddle_r_pos_v[3]
.sym 115698 $PACKER_VCC_NET
.sym 115699 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 115700 vga.paddle_r_pos_v[4]
.sym 115703 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 115704 vga.paddle_r_pos_v[5]
.sym 115707 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 115708 vga.paddle_r_pos_v[6]
.sym 115711 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 115712 vga.paddle_r_pos_v[7]
.sym 115715 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 115716 vga.paddle_r_pos_v[8]
.sym 115720 $nextpnr_ICESTORM_LC_47$I3
.sym 115721 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 115722 vga.paddle_r_pos_v[7]
.sym 115723 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 115724 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 115726 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 115727 P2_7_SB_LUT4_I1_O[0]
.sym 115728 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 115731 vga.ball_pos_v[2]
.sym 115732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 115734 vga.ball_pos_v[6]
.sym 115735 vga.ball_pos_v[7]
.sym 115736 vga.ball_pos_v[8]
.sym 115738 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 115739 P2_7_SB_LUT4_I1_O[0]
.sym 115740 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 115741 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 115742 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 115743 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 115744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 115746 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115751 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 115752 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 115755 vga.interval_counter[2]
.sym 115756 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 115759 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 115760 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 115763 vga.interval_counter[4]
.sym 115764 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 115767 vga.interval_counter[5]
.sym 115768 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 115771 vga.interval_counter[6]
.sym 115772 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 115775 vga.interval_counter[7]
.sym 115776 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 115779 vga.interval_counter[8]
.sym 115780 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 115783 vga.interval_counter[9]
.sym 115784 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 115787 vga.interval_counter[10]
.sym 115788 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 115791 vga.interval_counter[11]
.sym 115792 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 115795 vga.interval_counter[12]
.sym 115796 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 115799 vga.interval_counter[13]
.sym 115800 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 115803 vga.interval_counter[14]
.sym 115804 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 115807 vga.interval_counter[15]
.sym 115808 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 115811 vga.interval_counter[16]
.sym 115812 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 115815 vga.interval_counter[17]
.sym 115816 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 115819 vga.interval_counter[18]
.sym 115820 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 115823 vga.interval_counter[19]
.sym 115824 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 115827 vga.interval_counter[20]
.sym 115828 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 115831 vga.interval_counter[21]
.sym 115832 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 115835 vga.interval_counter[22]
.sym 115836 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 115839 vga.interval_counter[23]
.sym 115840 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 115843 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 115844 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 115845 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 115846 vga.interval_counter[9]
.sym 115847 vga.interval_counter[14]
.sym 115848 vga.interval_counter[16]
.sym 115850 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 115851 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 115852 P2_7_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 115853 vga.interval_counter[20]
.sym 115854 vga.interval_counter[21]
.sym 115855 vga.interval_counter[22]
.sym 115856 vga.interval_counter[23]
.sym 115857 vga.interval_counter[10]
.sym 115858 vga.interval_counter[12]
.sym 115859 vga.interval_counter[15]
.sym 115860 vga.interval_counter[17]
.sym 115861 vga.interval_counter[9]
.sym 115862 vga.interval_counter[10]
.sym 115863 vga.interval_counter[12]
.sym 115864 vga.interval_counter[14]
.sym 115870 vga.interval_counter[15]
.sym 115871 vga.interval_counter[16]
.sym 115872 vga.interval_counter[17]
.sym 116450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 116455 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 116459 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116460 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116463 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116464 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116467 vga.paddle_l_pos_v[4]
.sym 116468 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 116471 vga.paddle_l_pos_v[5]
.sym 116472 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116475 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 116476 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 116479 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 116480 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 116483 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 116484 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 116489 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 116490 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 116491 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116492 vga.left_down_pressed
.sym 116493 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 116494 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 116495 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116496 vga.left_down_pressed
.sym 116497 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 116498 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 116499 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116500 vga.left_down_pressed
.sym 116501 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 116502 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 116503 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116504 vga.left_down_pressed
.sym 116505 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 116506 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 116507 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116508 vga.left_down_pressed
.sym 116509 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 116510 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 116511 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 116512 vga.left_down_pressed
.sym 116514 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 116519 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 116523 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116524 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116527 vga.paddle_r_pos_v[3]
.sym 116528 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 116531 vga.paddle_r_pos_v[4]
.sym 116532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 116535 vga.paddle_r_pos_v[5]
.sym 116536 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 116539 vga.paddle_r_pos_v[6]
.sym 116540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 116543 vga.paddle_r_pos_v[7]
.sym 116544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 116547 vga.paddle_r_pos_v[8]
.sym 116548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 116578 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 116582 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
.sym 116583 $PACKER_VCC_NET
.sym 116586 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 116587 $PACKER_VCC_NET
.sym 116588 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 116590 vga.paddle_r_pos_v[3]
.sym 116591 $PACKER_VCC_NET
.sym 116592 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 116594 vga.paddle_r_pos_v[4]
.sym 116595 $PACKER_VCC_NET
.sym 116596 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 116598 vga.paddle_r_pos_v[5]
.sym 116599 $PACKER_VCC_NET
.sym 116600 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 116602 vga.paddle_r_pos_v[6]
.sym 116603 $PACKER_VCC_NET
.sym 116604 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 116606 vga.paddle_r_pos_v[7]
.sym 116607 $PACKER_VCC_NET
.sym 116608 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 116610 vga.paddle_r_pos_v[8]
.sym 116611 $PACKER_VCC_NET
.sym 116612 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 116642 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 116643 P2_7_SB_LUT4_I1_O[0]
.sym 116644 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 116650 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[0]
.sym 116651 P2_7_SB_LUT4_I1_O[0]
.sym 116652 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I1[2]
.sym 116653 vga.paddle_r_pos_v[4]
.sym 116654 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116655 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 116656 vga.paddle_l_pos_v[4]
.sym 116658 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 116659 P2_7_SB_LUT4_I1_O[0]
.sym 116660 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 116665 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
.sym 116666 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116667 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 116668 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 116669 vga.paddle_r_pos_v[3]
.sym 116670 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116671 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 116672 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 116673 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116674 P2_9_SB_LUT4_I1_O[1]
.sym 116675 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 116676 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116679 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116680 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 116681 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 116682 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116683 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 116684 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 116686 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116687 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116688 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116689 P2_9_SB_LUT4_I1_O[1]
.sym 116690 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116691 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116692 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 116693 vga.ball_pos_v[2]
.sym 116694 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116695 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116696 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 116698 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116699 $PACKER_VCC_NET
.sym 116700 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 116702 P2_9_SB_LUT4_I1_O[0]
.sym 116703 P2_9_SB_LUT4_I1_O[1]
.sym 116704 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 116706 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 116710 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 116711 $PACKER_VCC_NET
.sym 116714 vga.ball_pos_v[2]
.sym 116715 $PACKER_VCC_NET
.sym 116716 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 116718 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 116719 $PACKER_VCC_NET
.sym 116720 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 116722 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 116723 $PACKER_VCC_NET
.sym 116724 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 116726 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 116727 $PACKER_VCC_NET
.sym 116728 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 116730 vga.ball_pos_v[6]
.sym 116731 $PACKER_VCC_NET
.sym 116732 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 116734 vga.ball_pos_v[7]
.sym 116735 $PACKER_VCC_NET
.sym 116736 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 116738 vga.ball_pos_v[8]
.sym 116739 $PACKER_VCC_NET
.sym 116740 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 116742 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 116743 P2_7_SB_LUT4_I1_O[0]
.sym 116744 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 116745 P2_9_SB_LUT4_I1_O[0]
.sym 116746 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 116747 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[8]
.sym 116748 P2_9_SB_LUT4_I1_O[1]
.sym 116750 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116751 P2_9_SB_LUT4_I1_O[1]
.sym 116752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 116754 P2_9_SB_LUT4_I1_O[0]
.sym 116755 P2_9_SB_LUT4_I1_O[1]
.sym 116756 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 116757 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116758 P2_9_SB_LUT4_I1_O[1]
.sym 116759 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 116760 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116761 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 116762 vga.ball_pos_v[8]
.sym 116763 P2_7_SB_LUT4_I1_O[0]
.sym 116764 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116766 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116767 vga.ball_pos_v[2]
.sym 116768 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116769 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116770 P2_9_SB_LUT4_I1_O[1]
.sym 116771 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 116772 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116778 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116779 vga.ball_pos_v[7]
.sym 116780 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116782 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 116783 P2_7_SB_LUT4_I1_O[0]
.sym 116784 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 116785 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 116786 P2_9_SB_LUT4_I1_O[1]
.sym 116787 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[7]
.sym 116788 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 116790 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 116791 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 116792 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 116797 vga.paddle_r_pos_v[5]
.sym 116798 vga.score_r_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 116799 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 116800 vga.paddle_l_pos_v[5]
.sym 117409 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 117410 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 117411 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117412 vga.left_down_pressed
.sym 117425 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 117426 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 117427 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117428 vga.left_down_pressed
.sym 117431 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 117432 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 117434 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 117435 $PACKER_VCC_NET
.sym 117436 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 117442 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[0]
.sym 117446 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2[1]
.sym 117447 $PACKER_VCC_NET
.sym 117450 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117451 $PACKER_VCC_NET
.sym 117452 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117454 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 117455 $PACKER_VCC_NET
.sym 117456 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117458 vga.paddle_l_pos_v[4]
.sym 117459 $PACKER_VCC_NET
.sym 117460 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 117462 vga.paddle_l_pos_v[5]
.sym 117463 $PACKER_VCC_NET
.sym 117464 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 117466 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 117467 $PACKER_VCC_NET
.sym 117468 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 117470 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 117471 $PACKER_VCC_NET
.sym 117472 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 117474 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 117475 $PACKER_VCC_NET
.sym 117476 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 117478 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 117479 vga.left_up_pressed
.sym 117480 P2_7_SB_LUT4_I1_O[3]
.sym 117494 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 117495 vga.left_down_pressed
.sym 117496 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 117506 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117511 vga.ball_pos_v[2]
.sym 117512 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117515 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117516 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 117519 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117520 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 117523 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 117524 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 117527 vga.ball_pos_v[6]
.sym 117528 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 117531 vga.ball_pos_v[7]
.sym 117532 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 117535 vga.ball_pos_v[8]
.sym 117536 vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 117540 $nextpnr_ICESTORM_LC_56$I3
.sym 117570 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 117574 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[1]
.sym 117578 vga.paddle_l_pos_v[4]
.sym 117579 $PACKER_VCC_NET
.sym 117582 vga.paddle_l_pos_v[5]
.sym 117583 $PACKER_VCC_NET
.sym 117586 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[4]
.sym 117590 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[5]
.sym 117594 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1[6]
.sym 117600 $nextpnr_ICESTORM_LC_22$I3
.sym 117602 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 117606 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117610 vga.ball_pos_v[2]
.sym 117614 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117618 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117622 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 117623 $PACKER_VCC_NET
.sym 117626 vga.ball_pos_v[6]
.sym 117630 vga.ball_pos_v[7]
.sym 117634 vga.ball_pos_v[8]
.sym 117640 $nextpnr_ICESTORM_LC_54$I3
.sym 117650 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 117651 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117652 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117654 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 117655 vga.ball_pos_v[6]
.sym 117656 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117658 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 117659 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117660 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 117669 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117670 P2_9_SB_LUT4_I1_O[1]
.sym 117671 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 117672 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 117674 P2_9_SB_LUT4_I1_O[0]
.sym 117675 P2_9_SB_LUT4_I1_O[1]
.sym 117676 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 117682 P2_9_SB_LUT4_I1_O[0]
.sym 117683 P2_9_SB_LUT4_I1_O[1]
.sym 117684 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 117686 P2_9_SB_LUT4_I1_O[0]
.sym 117687 P2_9_SB_LUT4_I1_O[1]
.sym 117688 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 117689 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117690 P2_9_SB_LUT4_I1_O[1]
.sym 117691 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 117692 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 117693 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117694 P2_9_SB_LUT4_I1_O[1]
.sym 117695 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 117696 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 117698 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_I0[0]
.sym 117703 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 117707 vga.ball_pos_v[2]
.sym 117708 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 117711 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 117712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 117715 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 117716 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 117719 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[0]
.sym 117720 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 117723 vga.ball_pos_v[6]
.sym 117724 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 117727 vga.ball_pos_v[7]
.sym 117728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 117731 vga.ball_pos_v[8]
.sym 117732 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 117733 P2_9_SB_LUT4_I1_O[0]
.sym 117734 P2_9_SB_LUT4_I1_O[1]
.sym 117735 P2_7_SB_LUT4_I1_O[1]
.sym 117736 P2_9_SB_LUT4_I1_O[3]
.sym 117738 P2_7_SB_LUT4_I1_O[3]
.sym 117739 P2_9_SB_LUT4_I1_O[3]
.sym 117740 vga.ball_ratio_SB_DFFESR_Q_E[2]
.sym 117742 P2_9_SB_LUT4_I1_O[0]
.sym 117743 P2_9_SB_LUT4_I1_O[1]
.sym 117744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 117746 P2_9_SB_LUT4_I1_O[0]
.sym 117747 P2_9_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 117748 P2_9_SB_LUT4_I1_O[1]
.sym 117750 P2_9_SB_LUT4_I1_O[0]
.sym 117751 P2_9_SB_LUT4_I1_O[1]
.sym 117752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 117757 P2_7_SB_LUT4_I1_O[0]
.sym 117758 P2_7_SB_LUT4_I1_O[1]
.sym 117759 P2_7_SB_LUT4_I1_O[2]
.sym 117760 P2_7_SB_LUT4_I1_O[3]
.sym 118531 P2_4$SB_IO_IN
.sym 118532 vga.right_down_1d
.sym 118572 P2_7_SB_LUT4_I1_O[2]
.sym 118580 P2_4$SB_IO_IN
.sym 118611 P2_2$SB_IO_IN
.sym 118612 vga.left_down_1d
.sym 118636 P2_2$SB_IO_IN
.sym 118658 vga.ball_ratio[0]
.sym 118663 vga.ball_ratio[1]
.sym 118665 P2_9_SB_LUT4_I1_O[3]
.sym 118667 P2_7_SB_LUT4_I0_O[1]
.sym 118668 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 118670 P2_9$SB_IO_IN
.sym 118671 P2_7_SB_LUT4_I0_O[1]
.sym 118672 P2_7_SB_LUT4_I0_O[2]
.sym 118673 P2_9_SB_LUT4_I1_O[3]
.sym 118675 vga.ball_ratio[1]
.sym 118676 vga.ball_ratio[0]
.sym 118677 P2_7$SB_IO_IN
.sym 118678 P2_8$SB_IO_IN
.sym 118679 vga.ball_ratio[1]
.sym 118680 vga.ball_ratio[0]
.sym 118687 P2_9_SB_LUT4_I1_O[3]
.sym 118688 vga.ball_ratio[0]
.sym 118690 P2_7$SB_IO_IN
.sym 118691 P2_8$SB_IO_IN
.sym 118692 P2_9$SB_IO_IN
.sym 119499 P2_3$SB_IO_IN
.sym 119500 vga.right_up_1d
.sym 119536 P2_3$SB_IO_IN
.sym 119571 P2_1$SB_IO_IN
.sym 119572 vga.left_up_1d
.sym 119600 P2_1$SB_IO_IN
