

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:56:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.009 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 9 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i12 %p_Val2_s to i18" [firmware/myproject.cpp:52]   --->   Operation 14 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_5, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 15 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i18 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 16 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln1192_8 = add i18 %mul_ln1192_6, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 17 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_PartSelect.i11.i192.i32.i32(i192 %x_V_read, i32 36, i32 46)" [firmware/myproject.cpp:51]   --->   Operation 18 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%ret_V_38 = add i18 -4544, %mul_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_38' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_38, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 20 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_16 = sext i12 %p_Val2_1 to i24" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %p_Val2_1 to i18" [firmware/myproject.cpp:54]   --->   Operation 22 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i24 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 23 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i18 210, %sext_ln703_4" [firmware/myproject.cpp:53]   --->   Operation 24 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln703_1 = mul i18 59, %sext_ln703_4" [firmware/myproject.cpp:54]   --->   Operation 25 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i18 4096, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 26 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_2 to i18" [firmware/myproject.cpp:53]   --->   Operation 27 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_1, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 28 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln1193 = mul i18 -39, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 29 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = add i18 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 30 'add' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_30, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_3 = sext i12 %p_Val2_4 to i24" [firmware/myproject.cpp:50]   --->   Operation 32 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 33 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_2, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 34 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i18 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 35 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_35 = add i18 -6400, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 36 'add' 'ret_V_35' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_35, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 37 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.95ns)   --->   "%p_Val2_s_22 = call fastcc i7 @"operator()"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 38 'call' 'p_Val2_s_22' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_s = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_9, i7 0)" [firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln1192_7 = add i18 -896, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_7, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 41 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.95ns)   --->   "%p_5 = call fastcc i7 @"operator()"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 42 'call' 'p_5' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (2.95ns)   --->   "%p_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 43 'call' 'p_7' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_1, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 44 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:52]   --->   Operation 45 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %shl_ln1118_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%r_V_29 = add i18 %sext_ln1118_15, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 48 'add' 'r_V_29' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 49 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i17 %shl_ln1118_9 to i18" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_2, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 51 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_s to i18" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%r_V_30 = add i18 %sext_ln1118_17, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 53 'add' 'r_V_30' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %r_V_29 to i19" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i18 %r_V_30 to i19" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_39 = sub i19 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:52]   --->   Operation 56 'sub' 'ret_V_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i19 4096, %ret_V_39" [firmware/myproject.cpp:52]   --->   Operation 57 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i19 %add_ln1192_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i36 %sext_ln1118_19, %sext_ln1118_19" [firmware/myproject.cpp:52]   --->   Operation 59 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_2 = mul i24 210, %r_V_17" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln700_3, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i18 420, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728_1, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 64 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%ret_V_41 = add i24 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_41' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_41, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i18 -6976, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 67 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i18 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 68 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %add_ln1192_28, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 69 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.95ns)   --->   "%p_2 = call fastcc i7 @"operator()"(i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 70 'call' 'p_2' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i18 %ret_V_25 to i36" [firmware/myproject.cpp:54]   --->   Operation 71 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i36 %sext_ln1118_25, %sext_ln1118_25" [firmware/myproject.cpp:54]   --->   Operation 72 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_8 = mul i18 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 73 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i18 -2112, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 74 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_46, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 75 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.70>
ST_3 : Operation 76 [2/2] (2.95ns)   --->   "%p_s = call fastcc i7 @"operator()"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 76 'call' 'p_s' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_5 = sext i12 %p_Val2_s to i24" [firmware/myproject.cpp:50]   --->   Operation 77 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1192 = mul i24 %r_V_5, %r_V_4" [firmware/myproject.cpp:50]   --->   Operation 78 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_5, i12 0)" [firmware/myproject.cpp:50]   --->   Operation 79 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i24 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 80 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_31, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 81 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i18 49, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 82 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [2/2] (2.95ns)   --->   "%p_Val2_12 = call fastcc i7 @"operator()"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 83 'call' 'p_Val2_12' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [1/2] (1.15ns)   --->   "%p_Val2_s_22 = call fastcc i7 @"operator()"(i12 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 84 'call' 'p_Val2_s_22' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [1/2] (1.15ns)   --->   "%p_5 = call fastcc i7 @"operator()"(i12 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_5' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [2/2] (2.95ns)   --->   "%p_6 = call fastcc i7 @"operator()"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 86 'call' 'p_6' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/2] (1.15ns)   --->   "%p_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 87 'call' 'p_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %p_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %tmp_s to i11" [firmware/myproject.cpp:52]   --->   Operation 89 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_7, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 90 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %tmp_1 to i11" [firmware/myproject.cpp:52]   --->   Operation 91 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.72ns)   --->   "%r_V_27 = sub i11 %sext_ln1118_8, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 92 'sub' 'r_V_27' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.07ns)   --->   "%r_V_31 = mul i36 156, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 93 'mul' 'r_V_31' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_31, i32 24, i32 35)" [firmware/myproject.cpp:52]   --->   Operation 94 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 -45, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 95 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [2/2] (2.95ns)   --->   "%p_9 = call fastcc i7 @"operator()"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 96 'call' 'p_9' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 97 [2/2] (2.95ns)   --->   "%p_1 = call fastcc i7 @"operator()"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 97 'call' 'p_1' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [1/1] (0.74ns)   --->   "%add_ln703_1 = add i12 %p_Val2_5, %p_Val2_2" [firmware/myproject.cpp:53]   --->   Operation 98 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [2/2] (2.95ns)   --->   "%p_Val2_32 = call fastcc i7 @"operator()"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 99 'call' 'p_Val2_32' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%p_2 = call fastcc i7 @"operator()"(i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_2' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 101 [1/1] (3.07ns)   --->   "%r_V_37 = mul i36 293, %mul_ln1118_5" [firmware/myproject.cpp:54]   --->   Operation 101 'mul' 'r_V_37' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i12 @_ssdm_op_PartSelect.i12.i36.i32.i32(i36 %r_V_37, i32 24, i32 35)" [firmware/myproject.cpp:54]   --->   Operation 102 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.95ns)   --->   "%p_Val2_43 = call fastcc i7 @"operator()"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 103 'call' 'p_Val2_43' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %p_Val2_s to i13" [firmware/myproject.cpp:50]   --->   Operation 104 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i13 -59, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 105 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i13 %ret_V to i26" [firmware/myproject.cpp:50]   --->   Operation 106 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i26 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 107 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i26 %r_V_1 to i27" [firmware/myproject.cpp:50]   --->   Operation 108 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i26 %r_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 109 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %trunc_ln1193, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 110 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193 = sub i27 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 111 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i27 110592, %sub_ln1193" [firmware/myproject.cpp:50]   --->   Operation 112 'add' 'ret_V_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i12 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 113 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (1.15ns)   --->   "%p_s = call fastcc i7 @"operator()"(i12 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 114 'call' 'p_s' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %p_s to i14" [firmware/myproject.cpp:50]   --->   Operation 115 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_23 = mul i14 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 116 'mul' 'r_V_23' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i14 -576, %r_V_23" [firmware/myproject.cpp:50]   --->   Operation 117 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [2/2] (2.95ns)   --->   "%p_Val2_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 118 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %p_Val2_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 119 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i18 -49, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 120 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i18 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 121 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.79ns)   --->   "%ret_V_33 = add i18 3136, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 122 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_33, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 123 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (1.15ns)   --->   "%p_Val2_12 = call fastcc i7 @"operator()"(i12 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 124 'call' 'p_Val2_12' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i7 %p_Val2_12 to i9" [firmware/myproject.cpp:51]   --->   Operation 125 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%ret_V_8 = add i9 -88, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 126 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i7 %p_Val2_s_22 to i8" [firmware/myproject.cpp:51]   --->   Operation 127 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.70ns)   --->   "%ret_V_10 = add i8 -60, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 128 'add' 'ret_V_10' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%sext_ln1116_2 = sext i9 %ret_V_8 to i17" [firmware/myproject.cpp:51]   --->   Operation 129 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %ret_V_10 to i17" [firmware/myproject.cpp:51]   --->   Operation 130 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i17 %sext_ln1116_2, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 131 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %p_Val2_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 132 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_24 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_Val2_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 133 'bitconcatenate' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %r_V_24 to i18" [firmware/myproject.cpp:51]   --->   Operation 134 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i13 %r_V_24 to i16" [firmware/myproject.cpp:51]   --->   Operation 135 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i7 %p_5 to i13" [firmware/myproject.cpp:51]   --->   Operation 136 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.49ns) (grouped into DSP with root node ret_V_36)   --->   "%mul_ln703 = mul i13 19, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 137 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into DSP with root node ret_V_36)   --->   "%sext_ln703_7 = sext i13 %mul_ln703 to i14" [firmware/myproject.cpp:51]   --->   Operation 138 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i13 %r_V_24 to i14" [firmware/myproject.cpp:51]   --->   Operation 139 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_36 = add i14 %sext_ln1192, %sext_ln703_7" [firmware/myproject.cpp:51]   --->   Operation 140 'add' 'ret_V_36' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/2] (1.15ns)   --->   "%p_6 = call fastcc i7 @"operator()"(i12 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 141 'call' 'p_6' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %shl_ln to i17" [firmware/myproject.cpp:52]   --->   Operation 143 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i17 0, %sext_ln1118_5" [firmware/myproject.cpp:52]   --->   Operation 144 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_25 = sub i17 %sub_ln1118, %sext_ln727" [firmware/myproject.cpp:52]   --->   Operation 145 'sub' 'r_V_25' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 146 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i17 %shl_ln1118_1 to i18" [firmware/myproject.cpp:52]   --->   Operation 147 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%r_V_8 = add i18 %sext_ln1118_6, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 148 'add' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_5, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 149 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i15 %shl_ln1118_2 to i16" [firmware/myproject.cpp:52]   --->   Operation 150 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_26 = sub i16 %sext_ln1118_7, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 151 'sub' 'r_V_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %r_V_27 to i16" [firmware/myproject.cpp:52]   --->   Operation 152 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i16 %r_V_26, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 153 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%sext_ln1192_7 = sext i18 %r_V_8 to i30" [firmware/myproject.cpp:52]   --->   Operation 154 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %add_ln1192_12 to i30" [firmware/myproject.cpp:52]   --->   Operation 155 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_1)   --->   "%mul_ln1192_5 = mul i30 %sext_ln1192_7, %sext_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 156 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i29 @_ssdm_op_BitConcatenate.i29.i17.i12(i17 %r_V_25, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 157 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i29 %lhs_V_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 158 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_1 = sub i30 %sext_ln1192_9, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 159 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 35, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 160 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i18.i12(i18 %mul_ln728, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 161 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i30 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 162 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i7 %p_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_6, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 164 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i12 %tmp_2 to i13" [firmware/myproject.cpp:52]   --->   Operation 165 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_6, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 166 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %tmp_3 to i13" [firmware/myproject.cpp:52]   --->   Operation 167 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.74ns)   --->   "%r_V_28 = add i13 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 168 'add' 'r_V_28' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_4 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_28, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i25 %tmp_4 to i30" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i30 %add_ln1192_17, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 171 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/2] (2.95ns)   --->   "%p_8 = call fastcc i7 @"operator()"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 172 'call' 'p_8' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 173 [1/2] (1.15ns)   --->   "%p_9 = call fastcc i7 @"operator()"(i12 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_9' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i7 %p_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 174 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (1.15ns)   --->   "%p_1 = call fastcc i7 @"operator()"(i12 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 175 'call' 'p_1' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i7 %p_1 to i8" [firmware/myproject.cpp:53]   --->   Operation 176 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%add_ln1192_22 = add i8 %sext_ln1116_5, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 177 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node ret_V_18)   --->   "%sext_ln1192_15 = sext i8 %add_ln1192_22 to i12" [firmware/myproject.cpp:53]   --->   Operation 178 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.49ns) (grouped into DSP with root node ret_V_18)   --->   "%mul_ln1192_11 = mul i12 11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 179 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_18 = add i12 -128, %mul_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 180 'add' 'ret_V_18' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %p_Val2_1 to i13" [firmware/myproject.cpp:53]   --->   Operation 181 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i12 %p_Val2_5 to i13" [firmware/myproject.cpp:53]   --->   Operation 182 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.74ns)   --->   "%ret_V_42 = add nsw i13 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 183 'add' 'ret_V_42' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%r_V_33 = mul i14 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:53]   --->   Operation 184 'mul' 'r_V_33' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into DSP with root node ret_V_43)   --->   "%sext_ln1118_22 = sext i14 %r_V_33 to i20" [firmware/myproject.cpp:53]   --->   Operation 185 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i19 @_ssdm_op_BitConcatenate.i19.i13.i6(i13 %ret_V_42, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 186 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i19 %lhs_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 187 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i20 %sext_ln1118_22, %sext_ln728_5" [firmware/myproject.cpp:53]   --->   Operation 188 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 189 [1/2] (1.15ns)   --->   "%p_Val2_32 = call fastcc i7 @"operator()"(i12 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 189 'call' 'p_Val2_32' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %p_Val2_5, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 190 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %shl_ln1118_3 to i17" [firmware/myproject.cpp:54]   --->   Operation 191 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.78ns)   --->   "%r_V_34 = sub i17 %sext_ln1118_23, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 192 'sub' 'r_V_34' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i17.i32.i32(i17 %r_V_34, i32 6, i32 16)" [firmware/myproject.cpp:54]   --->   Operation 193 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i11 %trunc_ln708_10 to i12" [firmware/myproject.cpp:54]   --->   Operation 194 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (2.95ns)   --->   "%p_Val2_37 = call fastcc i7 @"operator()"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 195 'call' 'p_Val2_37' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 196 [2/2] (2.95ns)   --->   "%p_Val2_41 = call fastcc i7 @"operator()"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 196 'call' 'p_Val2_41' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 197 [1/2] (1.15ns)   --->   "%p_Val2_43 = call fastcc i7 @"operator()"(i12 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 197 'call' 'p_Val2_43' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 198 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 94, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 198 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [2/2] (2.95ns)   --->   "%p_0 = call fastcc i7 @"operator()"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 199 'call' 'p_0' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i27 %ret_V_1 to i41" [firmware/myproject.cpp:50]   --->   Operation 200 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %ret_V_3 to i41" [firmware/myproject.cpp:50]   --->   Operation 201 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i41 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 202 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/2] (1.15ns)   --->   "%p_Val2_7 = call fastcc i7 @"operator()"(i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 203 'call' 'p_Val2_7' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %p_Val2_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 204 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %p_Val2_7 to i13" [firmware/myproject.cpp:50]   --->   Operation 205 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i13 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 206 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i13 250, %ret_V_32" [firmware/myproject.cpp:50]   --->   Operation 207 'add' 'add_ln1192' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [2/2] (2.95ns)   --->   "%p_Val2_10 = call fastcc i7 @"operator()"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 208 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 209 [1/1] (0.76ns)   --->   "%ret_V_12 = add i14 -384, %ret_V_36" [firmware/myproject.cpp:51]   --->   Operation 209 'add' 'ret_V_12' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i17 %r_V_6 to i32" [firmware/myproject.cpp:51]   --->   Operation 210 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %ret_V_12 to i32" [firmware/myproject.cpp:51]   --->   Operation 211 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i32 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 212 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/2] (1.15ns)   --->   "%p_8 = call fastcc i7 @"operator()"(i12 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 213 'call' 'p_8' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %p_8, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 214 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i12 %tmp_6 to i13" [firmware/myproject.cpp:52]   --->   Operation 215 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %p_8, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 216 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i8 %tmp_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 217 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.74ns)   --->   "%r_V_32 = add i13 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:52]   --->   Operation 218 'add' 'r_V_32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_8 = call i25 @_ssdm_op_BitConcatenate.i25.i13.i12(i13 %r_V_32, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 219 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i25 %tmp_8 to i30" [firmware/myproject.cpp:52]   --->   Operation 220 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i30 %add_ln1192_18, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 221 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i30 -11010048, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 222 'add' 'ret_V_40' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_40, i32 18, i32 29)" [firmware/myproject.cpp:52]   --->   Operation 223 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %p_Val2_32, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 224 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i13 %tmp_10 to i20" [firmware/myproject.cpp:53]   --->   Operation 225 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_44 = add i20 %ret_V_43, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 226 'add' 'ret_V_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 227 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_22 = add i20 -15232, %ret_V_44" [firmware/myproject.cpp:53]   --->   Operation 227 'add' 'ret_V_22' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i12 %ret_V_18 to i30" [firmware/myproject.cpp:53]   --->   Operation 228 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i20 %ret_V_22 to i30" [firmware/myproject.cpp:53]   --->   Operation 229 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_7 = mul i30 %sext_ln1192_10, %sext_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 230 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i30 -15990784, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 231 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i30.i32.i32(i30 %ret_V_45, i32 18, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 232 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (1.15ns)   --->   "%p_Val2_37 = call fastcc i7 @"operator()"(i12 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 233 'call' 'p_Val2_37' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 234 [1/2] (1.15ns)   --->   "%p_Val2_41 = call fastcc i7 @"operator()"(i12 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 234 'call' 'p_Val2_41' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i7 %p_Val2_41 to i8" [firmware/myproject.cpp:54]   --->   Operation 235 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i7 %p_Val2_43 to i8" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.70ns)   --->   "%ret_V_47 = sub i8 %sext_ln703_10, %sext_ln703_11" [firmware/myproject.cpp:54]   --->   Operation 237 'sub' 'ret_V_47' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/2] (1.15ns)   --->   "%p_0 = call fastcc i7 @"operator()"(i12 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 238 'call' 'p_0' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i41 %mul_ln700 to i42" [firmware/myproject.cpp:50]   --->   Operation 239 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i13 %add_ln1192 to i42" [firmware/myproject.cpp:50]   --->   Operation 240 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (3.45ns)   --->   "%mul_ln700_1 = mul i42 %sext_ln700_2, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 241 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/2] (1.15ns)   --->   "%p_Val2_10 = call fastcc i7 @"operator()"(i12 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 242 'call' 'p_Val2_10' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %mul_ln1192_3 to i34" [firmware/myproject.cpp:51]   --->   Operation 243 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i7 %p_6 to i34" [firmware/myproject.cpp:51]   --->   Operation 244 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (3.09ns)   --->   "%mul_ln1192_4 = mul i34 %sext_ln1192_6, %sext_ln1192_12" [firmware/myproject.cpp:51]   --->   Operation 245 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.90ns)   --->   "%ret_V_37 = add i34 -922746880, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 246 'add' 'ret_V_37' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_37, i32 24, i32 33)" [firmware/myproject.cpp:51]   --->   Operation 247 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i7 %p_Val2_37 to i8" [firmware/myproject.cpp:54]   --->   Operation 248 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.70ns)   --->   "%r_V_35 = sub i8 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 249 'sub' 'r_V_35' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i7 %p_2 to i14" [firmware/myproject.cpp:54]   --->   Operation 250 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (1.27ns)   --->   "%r_V_36 = mul i14 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 251 'mul' 'r_V_36' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %r_V_36 to i16" [firmware/myproject.cpp:54]   --->   Operation 252 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %r_V_35, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 253 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i14 %tmp_11 to i16" [firmware/myproject.cpp:54]   --->   Operation 254 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%ret_V_24 = add i16 %sext_ln1118_24, %sext_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 255 'add' 'ret_V_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i8 %ret_V_47 to i9" [firmware/myproject.cpp:54]   --->   Operation 256 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.70ns)   --->   "%ret_V_28 = add i9 14, %sext_ln703_12" [firmware/myproject.cpp:54]   --->   Operation 257 'add' 'ret_V_28' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1192_17 = sext i16 %ret_V_24 to i25" [firmware/myproject.cpp:54]   --->   Operation 258 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i9 %ret_V_28 to i25" [firmware/myproject.cpp:54]   --->   Operation 259 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i25 %sext_ln1192_18, %sext_ln1192_17" [firmware/myproject.cpp:54]   --->   Operation 260 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.53>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !268"   --->   Operation 261 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !274"   --->   Operation 262 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !280"   --->   Operation 263 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !286"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !292"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !298"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 267 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 270 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = call i37 @_ssdm_op_BitConcatenate.i37.i7.i30(i7 %p_Val2_10, i30 0)" [firmware/myproject.cpp:50]   --->   Operation 271 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V = sext i37 %tmp_5 to i42" [firmware/myproject.cpp:50]   --->   Operation 272 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.96ns)   --->   "%ret_V_34 = sub i42 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 273 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i42.i32.i32(i42 %ret_V_34, i32 30, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 274 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %tmp to i12" [firmware/myproject.cpp:51]   --->   Operation 276 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i25 %mul_ln1192_9 to i29" [firmware/myproject.cpp:54]   --->   Operation 280 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i7 %p_0 to i29" [firmware/myproject.cpp:54]   --->   Operation 281 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.49ns) (grouped into DSP with root node ret_V_48)   --->   "%mul_ln1192_10 = mul i29 %sext_ln1192_14, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 282 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_48 = add i29 -14417920, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 283 'add' 'ret_V_48' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i29.i32.i32(i29 %ret_V_48, i32 18, i32 28)" [firmware/myproject.cpp:54]   --->   Operation 284 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i11 %tmp_12 to i12" [firmware/myproject.cpp:54]   --->   Operation 285 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %sext_ln708_2)" [firmware/myproject.cpp:54]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 287 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.33ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [19]  (0 ns)
	'mul' operation of DSP[79] ('mul_ln1192_6', firmware/myproject.cpp:51) [79]  (2.53 ns)
	'add' operation ('add_ln1192_8', firmware/myproject.cpp:51) [80]  (0.797 ns)

 <State 2>: 4.01ns
The critical path consists of the following:
	'add' operation ('r.V', firmware/myproject.cpp:52) [161]  (0.791 ns)
	'sub' operation ('ret.V', firmware/myproject.cpp:52) [169]  (0 ns)
	'add' operation ('add_ln1192_15', firmware/myproject.cpp:52) [170]  (0.685 ns)
	'mul' operation of DSP[172] ('mul_ln1118', firmware/myproject.cpp:52) [172]  (2.53 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	'add' operation ('add_ln703', firmware/myproject.cpp:53) [187]  (0.745 ns)
	'call' operation ('p_9', firmware/myproject.cpp:53) to 'operator()' [188]  (2.96 ns)

 <State 4>: 3.93ns
The critical path consists of the following:
	'sub' operation ('r.V', firmware/myproject.cpp:52) [126]  (0 ns)
	'add' operation ('add_ln1192_12', firmware/myproject.cpp:52) [136]  (0.675 ns)
	'mul' operation of DSP[142] ('mul_ln1192_5', firmware/myproject.cpp:52) [139]  (0.494 ns)
	'sub' operation of DSP[142] ('sub_ln1192_1', firmware/myproject.cpp:52) [142]  (2.04 ns)
	'add' operation ('add_ln1192_17', firmware/myproject.cpp:52) [145]  (0 ns)
	'add' operation ('add_ln1192_18', firmware/myproject.cpp:52) [154]  (0.724 ns)

 <State 5>: 3.3ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/myproject.cpp:51) [105]  (0.765 ns)
	'mul' operation of DSP[108] ('mul_ln1192_3', firmware/myproject.cpp:51) [108]  (2.53 ns)

 <State 6>: 4ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_4', firmware/myproject.cpp:51) [112]  (3.1 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [113]  (0.901 ns)

 <State 7>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[267] ('mul_ln1192_10', firmware/myproject.cpp:54) [266]  (0.494 ns)
	'add' operation of DSP[267] ('ret.V', firmware/myproject.cpp:54) [267]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
