{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:04:27 2019 " "Info: Processing started: Wed Dec 11 18:04:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dicegame -c dicegame " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dicegame -c dicegame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file radom.v" { { "Info" "ISGN_ENTITY_NAME" "1 radom " "Info: Found entity 1: radom" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file turn_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 turn_control " "Info: Found entity 1: turn_control" {  } { { "turn_control.v" "" { Text "E:/Work/Verilog/dicegame/turn_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Info: Found entity 1: add" {  } { { "add.v" "" { Text "E:/Work/Verilog/dicegame/add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dicegame.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dicegame.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dicegame " "Info: Found entity 1: dicegame" {  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_turn.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file count_turn.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_turn " "Info: Found entity 1: count_turn" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rules.v" { { "Info" "ISGN_ENTITY_NAME" "1 rules " "Info: Found entity 1: rules" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10.v" { { "Info" "ISGN_ENTITY_NAME" "1 div10 " "Info: Found entity 1: div10" {  } { { "div10.v" "" { Text "E:/Work/Verilog/dicegame/div10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div50.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div50.v" { { "Info" "ISGN_ENTITY_NAME" "1 div50 " "Info: Found entity 1: div50" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div100.v" { { "Info" "ISGN_ENTITY_NAME" "1 div100 " "Info: Found entity 1: div100" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianxuan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pianxuan.v" { { "Info" "ISGN_ENTITY_NAME" "1 pianxuan " "Info: Found entity 1: pianxuan" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/Work/Verilog/dicegame/decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dicegame " "Info: Elaborating entity \"dicegame\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rules rules:inst34 " "Info: Elaborating entity \"rules\" for hierarchy \"rules:inst34\"" {  } { { "dicegame.bdf" "inst34" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -256 704 872 -128 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst10 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst10\"" {  } { { "dicegame.bdf" "inst10" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -496 24 120 -400 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.v(11) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(11): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div100 div100:inst23 " "Info: Elaborating entity \"div100\" for hierarchy \"div100:inst23\"" {  } { { "dicegame.bdf" "inst23" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -48 -152 -24 48 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div100.v(14) " "Warning (10230): Verilog HDL assignment warning at div100.v(14): truncated value with size 32 to match size of target (16)" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div50 div50:inst21 " "Info: Elaborating entity \"div50\" for hierarchy \"div50:inst21\"" {  } { { "dicegame.bdf" "inst21" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -48 -448 -320 48 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div50.v(14) " "Warning (10230): Verilog HDL assignment warning at div50.v(14): truncated value with size 32 to match size of target (16)" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:inst8 " "Info: Elaborating entity \"add\" for hierarchy \"add:inst8\"" {  } { { "dicegame.bdf" "inst8" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -224 456 632 -128 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "radom radom:inst5 " "Info: Elaborating entity \"radom\" for hierarchy \"radom:inst5\"" {  } { { "dicegame.bdf" "inst5" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -224 248 376 -96 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 radom.v(25) " "Warning (10230): Verilog HDL assignment warning at radom.v(25): truncated value with size 32 to match size of target (4)" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_turn count_turn:inst16 " "Info: Elaborating entity \"count_turn\" for hierarchy \"count_turn:inst16\"" {  } { { "dicegame.bdf" "inst16" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -512 224 352 -416 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_turn.v(10) " "Warning (10230): Verilog HDL assignment warning at count_turn.v(10): truncated value with size 32 to match size of target (4)" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pianxuan pianxuan:inst20 " "Info: Elaborating entity \"pianxuan\" for hierarchy \"pianxuan:inst20\"" {  } { { "dicegame.bdf" "inst20" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -304 1224 1344 -144 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "dicegame.bdf" "inst1" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -304 936 1120 -208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "pianxuan:inst20\|e\[7\] data_in GND " "Warning (14130): Reduced register \"pianxuan:inst20\|e\[7\]\" with stuck data_in port to stuck value GND" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 16 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "count_turn:inst16\|count\[3\] data_in GND " "Warning (14130): Reduced register \"count_turn:inst16\|count\[3\]\" with stuck data_in port to stuck value GND" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "count_turn:inst16\|count\[2\] data_in GND " "Warning (14130): Reduced register \"count_turn:inst16\|count\[2\]\" with stuck data_in port to stuck value GND" {  } { { "count_turn.v" "" { Text "E:/Work/Verilog/dicegame/count_turn.v" 10 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[0\] radom:inst2\|save_num\[0\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[0\]\" merged to single register \"radom:inst2\|save_num\[0\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[3\] radom:inst2\|save_num\[3\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[3\]\" merged to single register \"radom:inst2\|save_num\[3\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[2\] radom:inst2\|save_num\[2\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[2\]\" merged to single register \"radom:inst2\|save_num\[2\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radom:inst5\|save_num\[1\] radom:inst2\|save_num\[1\] " "Info (13350): Duplicate register \"radom:inst5\|save_num\[1\]\" merged to single register \"radom:inst2\|save_num\[1\]\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|pianxuan:inst20\|f 5 " "Info: State machine \"\|dicegame\|pianxuan:inst20\|f\" contains 5 states" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|radom:inst2\|state 3 " "Info: State machine \"\|dicegame\|radom:inst2\|state\" contains 3 states" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|rules:inst35\|a 7 " "Info: State machine \"\|dicegame\|rules:inst35\|a\" contains 7 states" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|radom:inst5\|state 3 " "Info: State machine \"\|dicegame\|radom:inst5\|state\" contains 3 states" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|dicegame\|rules:inst34\|a 7 " "Info: State machine \"\|dicegame\|rules:inst34\|a\" contains 7 states" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|pianxuan:inst20\|f " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|pianxuan:inst20\|f\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|pianxuan:inst20\|f " "Info: Encoding result for state machine \"\|dicegame\|pianxuan:inst20\|f\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0011 " "Info: Encoded state bit \"pianxuan:inst20\|f.0011\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0010 " "Info: Encoded state bit \"pianxuan:inst20\|f.0010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0001 " "Info: Encoded state bit \"pianxuan:inst20\|f.0001\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0000 " "Info: Encoded state bit \"pianxuan:inst20\|f.0000\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "pianxuan:inst20\|f.0100 " "Info: Encoded state bit \"pianxuan:inst20\|f.0100\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0000 00000 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0000\" uses code string \"00000\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0001 00110 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0001\" uses code string \"00110\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0010 01010 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0010\" uses code string \"01010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0011 10010 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0011\" uses code string \"10010\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|pianxuan:inst20\|f.0100 00011 " "Info: State \"\|dicegame\|pianxuan:inst20\|f.0100\" uses code string \"00011\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|radom:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|radom:inst2\|state\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|radom:inst2\|state " "Info: Encoding result for state machine \"\|dicegame\|radom:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0000 " "Info: Encoded state bit \"radom:inst2\|state.0000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0010 " "Info: Encoded state bit \"radom:inst2\|state.0010\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst2\|state.0001 " "Info: Encoded state bit \"radom:inst2\|state.0001\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0000 000 " "Info: State \"\|dicegame\|radom:inst2\|state.0000\" uses code string \"000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0001 101 " "Info: State \"\|dicegame\|radom:inst2\|state.0001\" uses code string \"101\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst2\|state.0010 110 " "Info: State \"\|dicegame\|radom:inst2\|state.0010\" uses code string \"110\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|rules:inst35\|a " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|rules:inst35\|a\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|rules:inst35\|a " "Info: Encoding result for state machine \"\|dicegame\|rules:inst35\|a\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0110 " "Info: Encoded state bit \"rules:inst35\|a.0110\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0101 " "Info: Encoded state bit \"rules:inst35\|a.0101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0100 " "Info: Encoded state bit \"rules:inst35\|a.0100\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0011 " "Info: Encoded state bit \"rules:inst35\|a.0011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0010 " "Info: Encoded state bit \"rules:inst35\|a.0010\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0001 " "Info: Encoded state bit \"rules:inst35\|a.0001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst35\|a.0000 " "Info: Encoded state bit \"rules:inst35\|a.0000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0000 0000000 " "Info: State \"\|dicegame\|rules:inst35\|a.0000\" uses code string \"0000000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0001 0000011 " "Info: State \"\|dicegame\|rules:inst35\|a.0001\" uses code string \"0000011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0010 0000101 " "Info: State \"\|dicegame\|rules:inst35\|a.0010\" uses code string \"0000101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0011 0001001 " "Info: State \"\|dicegame\|rules:inst35\|a.0011\" uses code string \"0001001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0100 0010001 " "Info: State \"\|dicegame\|rules:inst35\|a.0100\" uses code string \"0010001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0101 0100001 " "Info: State \"\|dicegame\|rules:inst35\|a.0101\" uses code string \"0100001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst35\|a.0110 1000001 " "Info: State \"\|dicegame\|rules:inst35\|a.0110\" uses code string \"1000001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|radom:inst5\|state " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|radom:inst5\|state\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|radom:inst5\|state " "Info: Encoding result for state machine \"\|dicegame\|radom:inst5\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0000 " "Info: Encoded state bit \"radom:inst5\|state.0000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0010 " "Info: Encoded state bit \"radom:inst5\|state.0010\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "radom:inst5\|state.0001 " "Info: Encoded state bit \"radom:inst5\|state.0001\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0000 000 " "Info: State \"\|dicegame\|radom:inst5\|state.0000\" uses code string \"000\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0001 101 " "Info: State \"\|dicegame\|radom:inst5\|state.0001\" uses code string \"101\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|radom:inst5\|state.0010 110 " "Info: State \"\|dicegame\|radom:inst5\|state.0010\" uses code string \"110\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 14 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|dicegame\|rules:inst34\|a " "Info: Selected Auto state machine encoding method for state machine \"\|dicegame\|rules:inst34\|a\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|dicegame\|rules:inst34\|a " "Info: Encoding result for state machine \"\|dicegame\|rules:inst34\|a\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0110 " "Info: Encoded state bit \"rules:inst34\|a.0110\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0101 " "Info: Encoded state bit \"rules:inst34\|a.0101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0100 " "Info: Encoded state bit \"rules:inst34\|a.0100\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0011 " "Info: Encoded state bit \"rules:inst34\|a.0011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0010 " "Info: Encoded state bit \"rules:inst34\|a.0010\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0001 " "Info: Encoded state bit \"rules:inst34\|a.0001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "rules:inst34\|a.0000 " "Info: Encoded state bit \"rules:inst34\|a.0000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0000 0000000 " "Info: State \"\|dicegame\|rules:inst34\|a.0000\" uses code string \"0000000\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0001 0000011 " "Info: State \"\|dicegame\|rules:inst34\|a.0001\" uses code string \"0000011\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0010 0000101 " "Info: State \"\|dicegame\|rules:inst34\|a.0010\" uses code string \"0000101\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0011 0001001 " "Info: State \"\|dicegame\|rules:inst34\|a.0011\" uses code string \"0001001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0100 0010001 " "Info: State \"\|dicegame\|rules:inst34\|a.0100\" uses code string \"0010001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0101 0100001 " "Info: State \"\|dicegame\|rules:inst34\|a.0101\" uses code string \"0100001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|dicegame\|rules:inst34\|a.0110 1000001 " "Info: State \"\|dicegame\|rules:inst34\|a.0110\" uses code string \"1000001\"" {  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "rules.v" "" { Text "E:/Work/Verilog/dicegame/rules.v" 10 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0100 pianxuan:inst20\|n\[4\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0100\" merged to single register \"pianxuan:inst20\|n\[4\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "pianxuan:inst20\|f.0000 pianxuan:inst20\|n\[3\] " "Info (13350): Duplicate register \"pianxuan:inst20\|f.0000\" merged to single register \"pianxuan:inst20\|n\[3\]\"" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0001 pianxuan:inst20\|n\[2\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0001\" merged to single register \"pianxuan:inst20\|n\[2\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0010 pianxuan:inst20\|n\[1\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0010\" merged to single register \"pianxuan:inst20\|n\[1\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "pianxuan:inst20\|f.0011 pianxuan:inst20\|n\[0\] " "Info (13360): Duplicate register \"pianxuan:inst20\|f.0011\" merged to single register \"pianxuan:inst20\|n\[0\]\", power-up level changed" {  } { { "pianxuan.v" "" { Text "E:/Work/Verilog/dicegame/pianxuan.v" 12 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "radom:inst2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"radom:inst2\|Mod0\"" {  } { { "radom.v" "Mod0" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "radom:inst2\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"radom:inst2\|lpm_divide:Mod0\"" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "radom:inst2\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"radom:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 25 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Info: Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "E:/Work/Verilog/dicegame/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Info: Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "E:/Work/Verilog/dicegame/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Info: Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "E:/Work/Verilog/dicegame/db/alt_u_div_eve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Work/Verilog/dicegame/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Work/Verilog/dicegame/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst10\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst10\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst3\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst3\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "keyboard:inst14\|num\[3\] data_in GND " "Warning (14130): Reduced register \"keyboard:inst14\|num\[3\]\" with stuck data_in port to stuck value GND" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 9 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[7\] GND " "Warning (13410): Pin \"led\[7\]\" is stuck at GND" {  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -280 1376 1552 -264 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 15 " "Info: 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~7 " "Info: Register \"pianxuan:inst20\|f~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~8 " "Info: Register \"pianxuan:inst20\|f~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pianxuan:inst20\|f~10 " "Info: Register \"pianxuan:inst20\|f~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst2\|state~16 " "Info: Register \"radom:inst2\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst2\|state~17 " "Info: Register \"radom:inst2\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~188 " "Info: Register \"rules:inst35\|a~188\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~189 " "Info: Register \"rules:inst35\|a~189\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~190 " "Info: Register \"rules:inst35\|a~190\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst35\|a~191 " "Info: Register \"rules:inst35\|a~191\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst5\|state~16 " "Info: Register \"radom:inst5\|state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "radom:inst5\|state~17 " "Info: Register \"radom:inst5\|state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~188 " "Info: Register \"rules:inst34\|a~188\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~189 " "Info: Register \"rules:inst34\|a~189\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~190 " "Info: Register \"rules:inst34\|a~190\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rules:inst34\|a~191 " "Info: Register \"rules:inst34\|a~191\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Info: Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Info: Implemented 296 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:04:31 2019 " "Info: Processing ended: Wed Dec 11 18:04:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:04:33 2019 " "Info: Processing started: Wed Dec 11 18:04:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dicegame -c dicegame " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dicegame -c dicegame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "dicegame EP3C55F484C8 " "Info: Selected device EP3C55F484C8 for design \"dicegame\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Info: Device EP3C16F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Info: Device EP3C40F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dicegame.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'dicegame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div100:inst22\|clockout div100:inst22\|clockout " "Info: create_clock -period 1.000 -name div100:inst22\|clockout div100:inst22\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div50:inst21\|clockout div50:inst21\|clockout " "Info: create_clock -period 1.000 -name div50:inst21\|clockout div50:inst21\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div100:inst23\|clockout div100:inst23\|clockout " "Info: create_clock -period 1.000 -name div100:inst23\|clockout div100:inst23\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst3\|keyf keyboard:inst3\|keyf " "Info: create_clock -period 1.000 -name keyboard:inst3\|keyf keyboard:inst3\|keyf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -24 -656 -488 -8 "clk" "" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div100:inst22\|clockout  " "Info: Automatically promoted node div100:inst22\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div100:inst22\|clockout~49 " "Info: Destination node div100:inst22\|clockout~49" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div100:inst22|clockout~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div100:inst22|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div50:inst21\|clockout  " "Info: Automatically promoted node div50:inst21\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50:inst21\|clockout~49 " "Info: Destination node div50:inst21\|clockout~49" {  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div50:inst21|clockout~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "div50.v" "" { Text "E:/Work/Verilog/dicegame/div50.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div50:inst21|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div100:inst23\|clockout  " "Info: Automatically promoted node div100:inst23\|clockout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div100:inst23\|clockout~49 " "Info: Destination node div100:inst23\|clockout~49" {  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div100:inst23|clockout~49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "div100.v" "" { Text "E:/Work/Verilog/dicegame/div100.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { div100:inst23|clockout } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst3\|keyf  " "Info: Automatically promoted node keyboard:inst3\|keyf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst2\|num2\[1\]~95 " "Info: Destination node radom:inst2\|num2\[1\]~95" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst2|num2[1]~95 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst2\|num1\[1\]~81 " "Info: Destination node radom:inst2\|num1\[1\]~81" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst2|num1[1]~81 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst5\|num2\[3\]~95 " "Info: Destination node radom:inst5\|num2\[3\]~95" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst5|num2[3]~95 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst5\|num1\[3\]~81 " "Info: Destination node radom:inst5\|num1\[3\]~81" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 56 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst5|num1[3]~81 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst2\|Selector0~13 " "Info: Destination node radom:inst2\|Selector0~13" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 26 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst2|Selector0~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst3\|keyf~84 " "Info: Destination node keyboard:inst3\|keyf~84" {  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst3|keyf~84 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst2\|Selector1~8 " "Info: Destination node radom:inst2\|Selector1~8" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 26 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst2|Selector1~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst5\|Selector0~13 " "Info: Destination node radom:inst5\|Selector0~13" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 26 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst5|Selector0~13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "radom:inst5\|Selector1~8 " "Info: Destination node radom:inst5\|Selector1~8" {  } { { "radom.v" "" { Text "E:/Work/Verilog/dicegame/radom.v" 26 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { radom:inst5|Selector1~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "keyboard.v" "" { Text "E:/Work/Verilog/dicegame/keyboard.v" 4 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst3|keyf } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y21 X65_Y31 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y21 to location X65_Y31" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led\[7\] GND " "Info: Pin led\[7\] has GND driving its datain port" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { led[7] } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } } { "dicegame.bdf" "" { Schematic "E:/Work/Verilog/dicegame/dicegame.bdf" { { -280 1376 1552 -264 "led\[7..0\]" "" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Work/Verilog/dicegame/dicegame.fit.smsg " "Info: Generated suppressed messages file E:/Work/Verilog/dicegame/dicegame.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:04:45 2019 " "Info: Processing ended: Wed Dec 11 18:04:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:04:46 2019 " "Info: Processing started: Wed Dec 11 18:04:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dicegame -c dicegame " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dicegame -c dicegame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:04:54 2019 " "Info: Processing ended: Wed Dec 11 18:04:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 18:04:55 2019 " "Info: Processing started: Wed Dec 11 18:04:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dicegame -c dicegame " "Info: Command: quartus_sta dicegame -c dicegame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dicegame.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'dicegame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div100:inst22\|clockout div100:inst22\|clockout " "Info: create_clock -period 1.000 -name div100:inst22\|clockout div100:inst22\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div100:inst23\|clockout div100:inst23\|clockout " "Info: create_clock -period 1.000 -name div100:inst23\|clockout div100:inst23\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div50:inst21\|clockout div50:inst21\|clockout " "Info: create_clock -period 1.000 -name div50:inst21\|clockout div50:inst21\|clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst3\|keyf keyboard:inst3\|keyf " "Info: create_clock -period 1.000 -name keyboard:inst3\|keyf keyboard:inst3\|keyf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "%1!s!" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.230 " "Info: Worst-case setup slack is -6.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.230      -260.347 div100:inst22\|clockout  " "Info:    -6.230      -260.347 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.262       -29.973 clk  " "Info:    -2.262       -29.973 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096       -28.564 div50:inst21\|clockout  " "Info:    -2.096       -28.564 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979        -7.580 div100:inst23\|clockout  " "Info:    -0.979        -7.580 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389        -0.389 keyboard:inst3\|keyf  " "Info:    -0.389        -0.389 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.224 " "Info: Worst-case hold slack is -4.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224        -4.224 div50:inst21\|clockout  " "Info:    -4.224        -4.224 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746       -45.298 div100:inst22\|clockout  " "Info:    -3.746       -45.298 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926        -2.926 clk  " "Info:    -2.926        -2.926 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814        -2.814 div100:inst23\|clockout  " "Info:    -2.814        -2.814 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440         0.000 keyboard:inst3\|keyf  " "Info:     0.440         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.689 " "Info: Worst-case recovery slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689        -9.113 div100:inst22\|clockout  " "Info:    -0.689        -9.113 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087         0.000 keyboard:inst3\|keyf  " "Info:     0.087         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.177 " "Info: Worst-case removal slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 div100:inst22\|clockout  " "Info:     0.177         0.000 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 keyboard:inst3\|keyf  " "Info:     0.270         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.791 " "Info: Worst-case setup slack is -5.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.791      -236.032 div100:inst22\|clockout  " "Info:    -5.791      -236.032 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004       -25.760 clk  " "Info:    -2.004       -25.760 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796       -23.829 div50:inst21\|clockout  " "Info:    -1.796       -23.829 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866        -6.026 div100:inst23\|clockout  " "Info:    -0.866        -6.026 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.270 keyboard:inst3\|keyf  " "Info:    -0.270        -0.270 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.906 " "Info: Worst-case hold slack is -3.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.906        -3.906 div50:inst21\|clockout  " "Info:    -3.906        -3.906 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444       -40.409 div100:inst22\|clockout  " "Info:    -3.444       -40.409 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702        -2.702 clk  " "Info:    -2.702        -2.702 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.573        -2.573 div100:inst23\|clockout  " "Info:    -2.573        -2.573 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 keyboard:inst3\|keyf  " "Info:     0.394         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.587 " "Info: Worst-case recovery slack is -0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587        -7.035 div100:inst22\|clockout  " "Info:    -0.587        -7.035 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 keyboard:inst3\|keyf  " "Info:     0.191         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.145 " "Info: Worst-case removal slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145         0.000 div100:inst22\|clockout  " "Info:     0.145         0.000 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 keyboard:inst3\|keyf  " "Info:     0.184         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst22\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst22\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div100:inst22\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div100:inst22\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) div100:inst23\|clockout (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to div100:inst23\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Fall) div100:inst23\|clockout (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Fall) to div100:inst23\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst22\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div100:inst22\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Rise) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) div50:inst21\|clockout (Fall) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) div50:inst21\|clockout (Fall) setup and hold " "Warning: From clk (Rise) to div50:inst21\|clockout (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Rise) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div50:inst21\|clockout (Fall) clk (Rise) setup and hold " "Warning: From div50:inst21\|clockout (Fall) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Rise) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div100:inst23\|clockout (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From div100:inst23\|clockout (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Rise) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Rise) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "keyboard:inst3\|keyf (Fall) keyboard:inst3\|keyf (Fall) setup and hold " "Warning: From keyboard:inst3\|keyf (Fall) to keyboard:inst3\|keyf (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.080 " "Info: Worst-case setup slack is -2.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080       -69.189 div100:inst22\|clockout  " "Info:    -2.080       -69.189 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.369        -3.426 div50:inst21\|clockout  " "Info:    -0.369        -3.426 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350        -3.023 clk  " "Info:    -0.350        -3.023 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134         0.000 div100:inst23\|clockout  " "Info:     0.134         0.000 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 keyboard:inst3\|keyf  " "Info:     0.416         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.938 " "Info: Worst-case hold slack is -1.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938        -1.938 div50:inst21\|clockout  " "Info:    -1.938        -1.938 div50:inst21\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703       -21.996 div100:inst22\|clockout  " "Info:    -1.703       -21.996 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.384        -1.384 clk  " "Info:    -1.384        -1.384 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284        -1.284 div100:inst23\|clockout  " "Info:    -1.284        -1.284 div100:inst23\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 keyboard:inst3\|keyf  " "Info:     0.180         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.217 " "Info: Worst-case recovery slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 div100:inst22\|clockout  " "Info:     0.217         0.000 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552         0.000 keyboard:inst3\|keyf  " "Info:     0.552         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.080 " "Info: Worst-case removal slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080         0.000 div100:inst22\|clockout  " "Info:     0.080         0.000 div100:inst22\|clockout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 keyboard:inst3\|keyf  " "Info:     0.089         0.000 keyboard:inst3\|keyf " {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 115 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 18:05:01 2019 " "Info: Processing ended: Wed Dec 11 18:05:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Info: Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
