INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/alu_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/binary_to_BCD_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/faster_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faster_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311_Labs/ec311final/ec311final.srcs/sim_1/new/TopModule_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule_tb
