$comment
	File created using the following command:
		vcd file register.msim.vcd -direction
$end
$date
	Wed Dec 09 15:52:56 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module register_vlg_vec_tst $end
$var reg 1 ! CP $end
$var reg 1 " D $end
$var wire 1 # Q [3] $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - CP~combout $end
$var wire 1 . D~combout $end
$var wire 1 / Q[0]~reg0_regout $end
$var wire 1 0 Q[1]~reg0_regout $end
$var wire 1 1 Q[2]~reg0_regout $end
$var wire 1 2 Q[3]~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
$end
#50000
1!
1-
#99000
1"
1.
#100000
0!
0-
#150000
1!
1-
1/
1&
#165000
0"
0.
#200000
0!
0-
#250000
1!
1-
10
0/
1%
0&
#264000
1"
1.
#300000
0!
0-
#330000
0"
0.
#350000
1!
1-
11
00
1$
0%
#400000
0!
0-
#429000
1"
1.
#450000
1!
1-
12
01
1/
1#
0$
1&
#495000
0"
0.
#500000
0!
0-
#550000
1!
1-
02
10
0/
0#
1%
0&
#594000
1"
1.
#600000
0!
0-
#650000
1!
1-
11
00
1/
1$
0%
1&
#660000
0"
0.
#700000
0!
0-
#750000
1!
1-
12
01
10
0/
1#
0$
1%
0&
#759000
1"
1.
#800000
0!
0-
#825000
0"
0.
#850000
1!
1-
02
11
00
0#
1$
0%
#900000
0!
0-
#924000
1"
1.
#950000
1!
1-
12
01
1/
1#
0$
1&
#990000
0"
0.
#1000000
