Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 13 01:10:26 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.258        0.000                      0                   66        0.210        0.000                      0                   66        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.258        0.000                      0                   66        0.210        0.000                      0                   66        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.940ns (27.027%)  route 2.538ns (72.973%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=11, routed)          1.449     7.115    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.152     7.267 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=3, routed)           0.431     7.699    matrixwriter/M_current_address_q[3]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.332     8.031 r  matrixwriter/M_sclk_q_i_2/O
                         net (fo=2, routed)           0.658     8.688    matrixwriter/M_sclk_d1_out
    SLICE_X1Y29          FDRE                                         r  matrixwriter/M_sclk_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.913    matrixwriter/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  matrixwriter/M_sclk_q_reg/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.946    matrixwriter/M_sclk_q_reg
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_q_reg_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.940ns (27.027%)  route 2.538ns (72.973%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=11, routed)          1.449     7.115    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.152     7.267 f  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=3, routed)           0.431     7.699    matrixwriter/M_current_address_q[3]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.332     8.031 r  matrixwriter/M_sclk_q_i_2/O
                         net (fo=2, routed)           0.658     8.688    matrixwriter/M_sclk_d1_out
    SLICE_X1Y29          FDRE                                         r  matrixwriter/M_sclk_q_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.913    matrixwriter/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  matrixwriter/M_sclk_q_reg_lopt_replica/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X1Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.946    matrixwriter/M_sclk_q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.839ns (27.321%)  route 2.232ns (72.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.513     8.281    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.839ns (27.321%)  route 2.232ns (72.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.513     8.281    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.839ns (27.321%)  route 2.232ns (72.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.513     8.281    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.839ns (27.321%)  route 2.232ns (72.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.513     8.281    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.839ns (27.360%)  route 2.228ns (72.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.509     8.277    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.839ns (27.360%)  route 2.228ns (72.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.509     8.277    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.839ns (27.360%)  route 2.228ns (72.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.419     5.629 r  matrixwriter/M_sclk_counter_q_reg[3]/Q
                         net (fo=7, routed)           0.852     6.481    matrixwriter/M_sclk_counter_q_reg[3]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.296     6.777 r  matrixwriter/M_current_address_q[3]_i_5/O
                         net (fo=8, routed)           0.867     7.644    matrixwriter/M_current_address_q[3]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  matrixwriter/M_led_bit_counter_q[6]_i_1/O
                         net (fo=7, routed)           0.509     8.277    matrixwriter/M_led_bit_counter_q[6]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.506    14.911    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.706    matrixwriter/M_led_bit_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_latch_blank_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.940ns (27.508%)  route 2.477ns (72.492%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.626     5.210    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.666 f  matrixwriter/M_sclk_counter_q_reg[0]/Q
                         net (fo=11, routed)          1.449     7.115    matrixwriter/M_sclk_counter_q_reg[0]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.152     7.267 r  matrixwriter/M_current_address_q[3]_i_3/O
                         net (fo=3, routed)           0.833     8.101    matrixwriter/M_current_address_q[3]_i_3_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.332     8.433 r  matrixwriter/M_latch_blank_q[0]_i_2/O
                         net (fo=1, routed)           0.195     8.628    matrixwriter/M_latch_blank_q[0]_i_2_n_0
    SLICE_X0Y29          FDRE                                         r  matrixwriter/M_latch_blank_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.508    14.913    matrixwriter/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  matrixwriter/M_latch_blank_q_reg[0]/C
                         clock pessimism              0.273    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)       -0.067    15.084    matrixwriter/M_latch_blank_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.141     1.810    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.048     1.858 r  matrixwriter/M_led_bit_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    matrixwriter/p_0_in[4]
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.107     1.648    matrixwriter/M_led_bit_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.141     1.810    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  matrixwriter/M_led_bit_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    matrixwriter/p_0_in[3]
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[3]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.632    matrixwriter/M_led_bit_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.142     1.811    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  matrixwriter/M_led_bit_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    matrixwriter/p_0_in[5]
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism             -0.502     1.541    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     1.633    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.563%)  route 0.155ns (45.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.531    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=9, routed)           0.155     1.827    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    matrixwriter/M_sclk_counter_d[5]
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092     1.623    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.560%)  route 0.175ns (48.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[5]/Q
                         net (fo=3, routed)           0.175     1.843    matrixwriter/M_led_bit_counter_q_reg[5]
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.888 r  matrixwriter/M_led_bit_counter_q[6]_i_3/O
                         net (fo=1, routed)           0.000     1.888    matrixwriter/p_0_in[6]
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     1.620    matrixwriter/M_led_bit_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.201     1.869    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.042     1.911 r  matrixwriter/M_led_bit_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    matrixwriter/p_0_in[1]
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[1]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.107     1.635    matrixwriter/M_led_bit_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.606%)  route 0.201ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.531    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=9, routed)           0.201     1.873    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.042     1.915 r  matrixwriter/M_sclk_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    matrixwriter/M_sclk_counter_d[2]
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.107     1.638    matrixwriter/M_sclk_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.184ns (47.604%)  route 0.203ns (52.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 r  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.203     1.871    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X5Y29          LUT3 (Prop_lut3_I0_O)        0.043     1.914 r  matrixwriter/M_led_bit_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    matrixwriter/p_0_in[2]
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.104     1.632    matrixwriter/M_led_bit_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.669 f  matrixwriter/M_led_bit_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.201     1.869    matrixwriter/M_led_bit_counter_q_reg[0]
    SLICE_X5Y29          LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  matrixwriter/M_led_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    matrixwriter/p_0_in[0]
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.043    matrixwriter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[0]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091     1.619    matrixwriter/M_led_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.587     1.531    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=9, routed)           0.201     1.873    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  matrixwriter/M_sclk_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    matrixwriter/M_sclk_counter_d[1]
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    matrixwriter/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091     1.622    matrixwriter/M_sclk_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    matrixwriter/M_current_address_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    matrixwriter/M_current_address_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    matrixwriter/M_latch_blank_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    matrixwriter/M_latch_blank_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    matrixwriter/M_current_address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    matrixwriter/M_current_address_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    matrixwriter/M_rgb_data_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    matrixwriter/M_rgb_data_q_reg[5]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    matrixwriter/M_sclk_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    matrixwriter/M_sclk_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    matrixwriter/M_led_bit_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    matrixwriter/M_led_bit_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    matrixwriter/M_led_bit_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    matrixwriter/M_led_bit_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    matrixwriter/M_led_bit_counter_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    matrixwriter/M_rgb_data_q_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28    matrixwriter/M_rgb_data_q_reg[5]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    matrixwriter/M_current_address_q_reg[0]/C



