<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/ira.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - ira.c<span style="font-size: 80%;"> (source / <a href="ira.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2035</td>
            <td class="headerCovTableEntry">2451</td>
            <td class="headerCovTableEntryMed">83.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">75</td>
            <td class="headerCovTableEntry">93</td>
            <td class="headerCovTableEntryMed">80.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Integrated Register Allocator (IRA) entry point.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 2006-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            :    Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.
<span class="lineNum">       4 </span>            : 
<span class="lineNum">       5 </span>            : This file is part of GCC.
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       8 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">       9 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">      10 </span>            : version.
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      13 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      14 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      15 </span>            : for more details.
<span class="lineNum">      16 </span>            : 
<span class="lineNum">      17 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      18 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      19 </span>            : &lt;http://www.gnu.org/licenses/&gt;.  */
<span class="lineNum">      20 </span>            : 
<span class="lineNum">      21 </span>            : /* The integrated register allocator (IRA) is a
<span class="lineNum">      22 </span>            :    regional register allocator performing graph coloring on a top-down
<span class="lineNum">      23 </span>            :    traversal of nested regions.  Graph coloring in a region is based
<span class="lineNum">      24 </span>            :    on Chaitin-Briggs algorithm.  It is called integrated because
<span class="lineNum">      25 </span>            :    register coalescing, register live range splitting, and choosing a
<span class="lineNum">      26 </span>            :    better hard register are done on-the-fly during coloring.  Register
<span class="lineNum">      27 </span>            :    coalescing and choosing a cheaper hard register is done by hard
<span class="lineNum">      28 </span>            :    register preferencing during hard register assigning.  The live
<span class="lineNum">      29 </span>            :    range splitting is a byproduct of the regional register allocation.
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            :    Major IRA notions are:
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            :      o *Region* is a part of CFG where graph coloring based on
<span class="lineNum">      34 </span>            :        Chaitin-Briggs algorithm is done.  IRA can work on any set of
<span class="lineNum">      35 </span>            :        nested CFG regions forming a tree.  Currently the regions are
<span class="lineNum">      36 </span>            :        the entire function for the root region and natural loops for
<span class="lineNum">      37 </span>            :        the other regions.  Therefore data structure representing a
<span class="lineNum">      38 </span>            :        region is called loop_tree_node.
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            :      o *Allocno class* is a register class used for allocation of
<span class="lineNum">      41 </span>            :        given allocno.  It means that only hard register of given
<span class="lineNum">      42 </span>            :        register class can be assigned to given allocno.  In reality,
<span class="lineNum">      43 </span>            :        even smaller subset of (*profitable*) hard registers can be
<span class="lineNum">      44 </span>            :        assigned.  In rare cases, the subset can be even smaller
<span class="lineNum">      45 </span>            :        because our modification of Chaitin-Briggs algorithm requires
<span class="lineNum">      46 </span>            :        that sets of hard registers can be assigned to allocnos forms a
<span class="lineNum">      47 </span>            :        forest, i.e. the sets can be ordered in a way where any
<span class="lineNum">      48 </span>            :        previous set is not intersected with given set or is a superset
<span class="lineNum">      49 </span>            :        of given set.
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            :      o *Pressure class* is a register class belonging to a set of
<span class="lineNum">      52 </span>            :        register classes containing all of the hard-registers available
<span class="lineNum">      53 </span>            :        for register allocation.  The set of all pressure classes for a
<span class="lineNum">      54 </span>            :        target is defined in the corresponding machine-description file
<span class="lineNum">      55 </span>            :        according some criteria.  Register pressure is calculated only
<span class="lineNum">      56 </span>            :        for pressure classes and it affects some IRA decisions as
<span class="lineNum">      57 </span>            :        forming allocation regions.
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span>            :      o *Allocno* represents the live range of a pseudo-register in a
<span class="lineNum">      60 </span>            :        region.  Besides the obvious attributes like the corresponding
<span class="lineNum">      61 </span>            :        pseudo-register number, allocno class, conflicting allocnos and
<span class="lineNum">      62 </span>            :        conflicting hard-registers, there are a few allocno attributes
<span class="lineNum">      63 </span>            :        which are important for understanding the allocation algorithm:
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span>            :        - *Live ranges*.  This is a list of ranges of *program points*
<span class="lineNum">      66 </span>            :          where the allocno lives.  Program points represent places
<span class="lineNum">      67 </span>            :          where a pseudo can be born or become dead (there are
<span class="lineNum">      68 </span>            :          approximately two times more program points than the insns)
<span class="lineNum">      69 </span>            :          and they are represented by integers starting with 0.  The
<span class="lineNum">      70 </span>            :          live ranges are used to find conflicts between allocnos.
<span class="lineNum">      71 </span>            :          They also play very important role for the transformation of
<span class="lineNum">      72 </span>            :          the IRA internal representation of several regions into a one
<span class="lineNum">      73 </span>            :          region representation.  The later is used during the reload
<span class="lineNum">      74 </span>            :          pass work because each allocno represents all of the
<span class="lineNum">      75 </span>            :          corresponding pseudo-registers.
<span class="lineNum">      76 </span>            : 
<span class="lineNum">      77 </span>            :        - *Hard-register costs*.  This is a vector of size equal to the
<span class="lineNum">      78 </span>            :          number of available hard-registers of the allocno class.  The
<span class="lineNum">      79 </span>            :          cost of a callee-clobbered hard-register for an allocno is
<span class="lineNum">      80 </span>            :          increased by the cost of save/restore code around the calls
<span class="lineNum">      81 </span>            :          through the given allocno's life.  If the allocno is a move
<span class="lineNum">      82 </span>            :          instruction operand and another operand is a hard-register of
<span class="lineNum">      83 </span>            :          the allocno class, the cost of the hard-register is decreased
<span class="lineNum">      84 </span>            :          by the move cost.
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span>            :          When an allocno is assigned, the hard-register with minimal
<span class="lineNum">      87 </span>            :          full cost is used.  Initially, a hard-register's full cost is
<span class="lineNum">      88 </span>            :          the corresponding value from the hard-register's cost vector.
<span class="lineNum">      89 </span>            :          If the allocno is connected by a *copy* (see below) to
<span class="lineNum">      90 </span>            :          another allocno which has just received a hard-register, the
<span class="lineNum">      91 </span>            :          cost of the hard-register is decreased.  Before choosing a
<span class="lineNum">      92 </span>            :          hard-register for an allocno, the allocno's current costs of
<span class="lineNum">      93 </span>            :          the hard-registers are modified by the conflict hard-register
<span class="lineNum">      94 </span>            :          costs of all of the conflicting allocnos which are not
<span class="lineNum">      95 </span>            :          assigned yet.
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            :        - *Conflict hard-register costs*.  This is a vector of the same
<span class="lineNum">      98 </span>            :          size as the hard-register costs vector.  To permit an
<span class="lineNum">      99 </span>            :          unassigned allocno to get a better hard-register, IRA uses
<span class="lineNum">     100 </span>            :          this vector to calculate the final full cost of the
<span class="lineNum">     101 </span>            :          available hard-registers.  Conflict hard-register costs of an
<span class="lineNum">     102 </span>            :          unassigned allocno are also changed with a change of the
<span class="lineNum">     103 </span>            :          hard-register cost of the allocno when a copy involving the
<span class="lineNum">     104 </span>            :          allocno is processed as described above.  This is done to
<span class="lineNum">     105 </span>            :          show other unassigned allocnos that a given allocno prefers
<span class="lineNum">     106 </span>            :          some hard-registers in order to remove the move instruction
<span class="lineNum">     107 </span>            :          corresponding to the copy.
<span class="lineNum">     108 </span>            : 
<span class="lineNum">     109 </span>            :      o *Cap*.  If a pseudo-register does not live in a region but
<span class="lineNum">     110 </span>            :        lives in a nested region, IRA creates a special allocno called
<span class="lineNum">     111 </span>            :        a cap in the outer region.  A region cap is also created for a
<span class="lineNum">     112 </span>            :        subregion cap.
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            :      o *Copy*.  Allocnos can be connected by copies.  Copies are used
<span class="lineNum">     115 </span>            :        to modify hard-register costs for allocnos during coloring.
<span class="lineNum">     116 </span>            :        Such modifications reflects a preference to use the same
<span class="lineNum">     117 </span>            :        hard-register for the allocnos connected by copies.  Usually
<span class="lineNum">     118 </span>            :        copies are created for move insns (in this case it results in
<span class="lineNum">     119 </span>            :        register coalescing).  But IRA also creates copies for operands
<span class="lineNum">     120 </span>            :        of an insn which should be assigned to the same hard-register
<span class="lineNum">     121 </span>            :        due to constraints in the machine description (it usually
<span class="lineNum">     122 </span>            :        results in removing a move generated in reload to satisfy
<span class="lineNum">     123 </span>            :        the constraints) and copies referring to the allocno which is
<span class="lineNum">     124 </span>            :        the output operand of an instruction and the allocno which is
<span class="lineNum">     125 </span>            :        an input operand dying in the instruction (creation of such
<span class="lineNum">     126 </span>            :        copies results in less register shuffling).  IRA *does not*
<span class="lineNum">     127 </span>            :        create copies between the same register allocnos from different
<span class="lineNum">     128 </span>            :        regions because we use another technique for propagating
<span class="lineNum">     129 </span>            :        hard-register preference on the borders of regions.
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span>            :    Allocnos (including caps) for the upper region in the region tree
<span class="lineNum">     132 </span>            :    *accumulate* information important for coloring from allocnos with
<span class="lineNum">     133 </span>            :    the same pseudo-register from nested regions.  This includes
<span class="lineNum">     134 </span>            :    hard-register and memory costs, conflicts with hard-registers,
<span class="lineNum">     135 </span>            :    allocno conflicts, allocno copies and more.  *Thus, attributes for
<span class="lineNum">     136 </span>            :    allocnos in a region have the same values as if the region had no
<span class="lineNum">     137 </span>            :    subregions*.  It means that attributes for allocnos in the
<span class="lineNum">     138 </span>            :    outermost region corresponding to the function have the same values
<span class="lineNum">     139 </span>            :    as though the allocation used only one region which is the entire
<span class="lineNum">     140 </span>            :    function.  It also means that we can look at IRA work as if the
<span class="lineNum">     141 </span>            :    first IRA did allocation for all function then it improved the
<span class="lineNum">     142 </span>            :    allocation for loops then their subloops and so on.
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span>            :    IRA major passes are:
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            :      o Building IRA internal representation which consists of the
<span class="lineNum">     147 </span>            :        following subpasses:
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span>            :        * First, IRA builds regions and creates allocnos (file
<span class="lineNum">     150 </span>            :          ira-build.c) and initializes most of their attributes.
<span class="lineNum">     151 </span>            : 
<span class="lineNum">     152 </span>            :        * Then IRA finds an allocno class for each allocno and
<span class="lineNum">     153 </span>            :          calculates its initial (non-accumulated) cost of memory and
<span class="lineNum">     154 </span>            :          each hard-register of its allocno class (file ira-cost.c).
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            :        * IRA creates live ranges of each allocno, calculates register
<span class="lineNum">     157 </span>            :          pressure for each pressure class in each region, sets up
<span class="lineNum">     158 </span>            :          conflict hard registers for each allocno and info about calls
<span class="lineNum">     159 </span>            :          the allocno lives through (file ira-lives.c).
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span>            :        * IRA removes low register pressure loops from the regions
<span class="lineNum">     162 </span>            :          mostly to speed IRA up (file ira-build.c).
<span class="lineNum">     163 </span>            : 
<span class="lineNum">     164 </span>            :        * IRA propagates accumulated allocno info from lower region
<span class="lineNum">     165 </span>            :          allocnos to corresponding upper region allocnos (file
<span class="lineNum">     166 </span>            :          ira-build.c).
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span>            :        * IRA creates all caps (file ira-build.c).
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :        * Having live-ranges of allocnos and their classes, IRA creates
<span class="lineNum">     171 </span>            :          conflicting allocnos for each allocno.  Conflicting allocnos
<span class="lineNum">     172 </span>            :          are stored as a bit vector or array of pointers to the
<span class="lineNum">     173 </span>            :          conflicting allocnos whatever is more profitable (file
<span class="lineNum">     174 </span>            :          ira-conflicts.c).  At this point IRA creates allocno copies.
<span class="lineNum">     175 </span>            : 
<span class="lineNum">     176 </span>            :      o Coloring.  Now IRA has all necessary info to start graph coloring
<span class="lineNum">     177 </span>            :        process.  It is done in each region on top-down traverse of the
<span class="lineNum">     178 </span>            :        region tree (file ira-color.c).  There are following subpasses:
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            :        * Finding profitable hard registers of corresponding allocno
<span class="lineNum">     181 </span>            :          class for each allocno.  For example, only callee-saved hard
<span class="lineNum">     182 </span>            :          registers are frequently profitable for allocnos living
<span class="lineNum">     183 </span>            :          through colors.  If the profitable hard register set of
<span class="lineNum">     184 </span>            :          allocno does not form a tree based on subset relation, we use
<span class="lineNum">     185 </span>            :          some approximation to form the tree.  This approximation is
<span class="lineNum">     186 </span>            :          used to figure out trivial colorability of allocnos.  The
<span class="lineNum">     187 </span>            :          approximation is a pretty rare case.
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span>            :        * Putting allocnos onto the coloring stack.  IRA uses Briggs
<span class="lineNum">     190 </span>            :          optimistic coloring which is a major improvement over
<span class="lineNum">     191 </span>            :          Chaitin's coloring.  Therefore IRA does not spill allocnos at
<span class="lineNum">     192 </span>            :          this point.  There is some freedom in the order of putting
<span class="lineNum">     193 </span>            :          allocnos on the stack which can affect the final result of
<span class="lineNum">     194 </span>            :          the allocation.  IRA uses some heuristics to improve the
<span class="lineNum">     195 </span>            :          order.  The major one is to form *threads* from colorable
<span class="lineNum">     196 </span>            :          allocnos and push them on the stack by threads.  Thread is a
<span class="lineNum">     197 </span>            :          set of non-conflicting colorable allocnos connected by
<span class="lineNum">     198 </span>            :          copies.  The thread contains allocnos from the colorable
<span class="lineNum">     199 </span>            :          bucket or colorable allocnos already pushed onto the coloring
<span class="lineNum">     200 </span>            :          stack.  Pushing thread allocnos one after another onto the
<span class="lineNum">     201 </span>            :          stack increases chances of removing copies when the allocnos
<span class="lineNum">     202 </span>            :          get the same hard reg.
<span class="lineNum">     203 </span>            :          
<span class="lineNum">     204 </span>            :          We also use a modification of Chaitin-Briggs algorithm which
<span class="lineNum">     205 </span>            :          works for intersected register classes of allocnos.  To
<span class="lineNum">     206 </span>            :          figure out trivial colorability of allocnos, the mentioned
<span class="lineNum">     207 </span>            :          above tree of hard register sets is used.  To get an idea how
<span class="lineNum">     208 </span>            :          the algorithm works in i386 example, let us consider an
<span class="lineNum">     209 </span>            :          allocno to which any general hard register can be assigned.
<span class="lineNum">     210 </span>            :          If the allocno conflicts with eight allocnos to which only
<span class="lineNum">     211 </span>            :          EAX register can be assigned, given allocno is still
<span class="lineNum">     212 </span>            :          trivially colorable because all conflicting allocnos might be
<span class="lineNum">     213 </span>            :          assigned only to EAX and all other general hard registers are
<span class="lineNum">     214 </span>            :          still free.
<span class="lineNum">     215 </span>            : 
<span class="lineNum">     216 </span>            :          To get an idea of the used trivial colorability criterion, it
<span class="lineNum">     217 </span>            :          is also useful to read article &quot;Graph-Coloring Register
<span class="lineNum">     218 </span>            :          Allocation for Irregular Architectures&quot; by Michael D. Smith
<span class="lineNum">     219 </span>            :          and Glen Holloway.  Major difference between the article
<span class="lineNum">     220 </span>            :          approach and approach used in IRA is that Smith's approach
<span class="lineNum">     221 </span>            :          takes register classes only from machine description and IRA
<span class="lineNum">     222 </span>            :          calculate register classes from intermediate code too
<span class="lineNum">     223 </span>            :          (e.g. an explicit usage of hard registers in RTL code for
<span class="lineNum">     224 </span>            :          parameter passing can result in creation of additional
<span class="lineNum">     225 </span>            :          register classes which contain or exclude the hard
<span class="lineNum">     226 </span>            :          registers).  That makes IRA approach useful for improving
<span class="lineNum">     227 </span>            :          coloring even for architectures with regular register files
<span class="lineNum">     228 </span>            :          and in fact some benchmarking shows the improvement for
<span class="lineNum">     229 </span>            :          regular class architectures is even bigger than for irregular
<span class="lineNum">     230 </span>            :          ones.  Another difference is that Smith's approach chooses
<span class="lineNum">     231 </span>            :          intersection of classes of all insn operands in which a given
<span class="lineNum">     232 </span>            :          pseudo occurs.  IRA can use bigger classes if it is still
<span class="lineNum">     233 </span>            :          more profitable than memory usage.
<span class="lineNum">     234 </span>            : 
<span class="lineNum">     235 </span>            :        * Popping the allocnos from the stack and assigning them hard
<span class="lineNum">     236 </span>            :          registers.  If IRA can not assign a hard register to an
<span class="lineNum">     237 </span>            :          allocno and the allocno is coalesced, IRA undoes the
<span class="lineNum">     238 </span>            :          coalescing and puts the uncoalesced allocnos onto the stack in
<span class="lineNum">     239 </span>            :          the hope that some such allocnos will get a hard register
<span class="lineNum">     240 </span>            :          separately.  If IRA fails to assign hard register or memory
<span class="lineNum">     241 </span>            :          is more profitable for it, IRA spills the allocno.  IRA
<span class="lineNum">     242 </span>            :          assigns the allocno the hard-register with minimal full
<span class="lineNum">     243 </span>            :          allocation cost which reflects the cost of usage of the
<span class="lineNum">     244 </span>            :          hard-register for the allocno and cost of usage of the
<span class="lineNum">     245 </span>            :          hard-register for allocnos conflicting with given allocno.
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span>            :        * Chaitin-Briggs coloring assigns as many pseudos as possible
<span class="lineNum">     248 </span>            :          to hard registers.  After coloring we try to improve
<span class="lineNum">     249 </span>            :          allocation with cost point of view.  We improve the
<span class="lineNum">     250 </span>            :          allocation by spilling some allocnos and assigning the freed
<span class="lineNum">     251 </span>            :          hard registers to other allocnos if it decreases the overall
<span class="lineNum">     252 </span>            :          allocation cost.
<span class="lineNum">     253 </span>            : 
<span class="lineNum">     254 </span>            :        * After allocno assigning in the region, IRA modifies the hard
<span class="lineNum">     255 </span>            :          register and memory costs for the corresponding allocnos in
<span class="lineNum">     256 </span>            :          the subregions to reflect the cost of possible loads, stores,
<span class="lineNum">     257 </span>            :          or moves on the border of the region and its subregions.
<span class="lineNum">     258 </span>            :          When default regional allocation algorithm is used
<span class="lineNum">     259 </span>            :          (-fira-algorithm=mixed), IRA just propagates the assignment
<span class="lineNum">     260 </span>            :          for allocnos if the register pressure in the region for the
<span class="lineNum">     261 </span>            :          corresponding pressure class is less than number of available
<span class="lineNum">     262 </span>            :          hard registers for given pressure class.
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            :      o Spill/restore code moving.  When IRA performs an allocation
<span class="lineNum">     265 </span>            :        by traversing regions in top-down order, it does not know what
<span class="lineNum">     266 </span>            :        happens below in the region tree.  Therefore, sometimes IRA
<span class="lineNum">     267 </span>            :        misses opportunities to perform a better allocation.  A simple
<span class="lineNum">     268 </span>            :        optimization tries to improve allocation in a region having
<span class="lineNum">     269 </span>            :        subregions and containing in another region.  If the
<span class="lineNum">     270 </span>            :        corresponding allocnos in the subregion are spilled, it spills
<span class="lineNum">     271 </span>            :        the region allocno if it is profitable.  The optimization
<span class="lineNum">     272 </span>            :        implements a simple iterative algorithm performing profitable
<span class="lineNum">     273 </span>            :        transformations while they are still possible.  It is fast in
<span class="lineNum">     274 </span>            :        practice, so there is no real need for a better time complexity
<span class="lineNum">     275 </span>            :        algorithm.
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            :      o Code change.  After coloring, two allocnos representing the
<span class="lineNum">     278 </span>            :        same pseudo-register outside and inside a region respectively
<span class="lineNum">     279 </span>            :        may be assigned to different locations (hard-registers or
<span class="lineNum">     280 </span>            :        memory).  In this case IRA creates and uses a new
<span class="lineNum">     281 </span>            :        pseudo-register inside the region and adds code to move allocno
<span class="lineNum">     282 </span>            :        values on the region's borders.  This is done during top-down
<span class="lineNum">     283 </span>            :        traversal of the regions (file ira-emit.c).  In some
<span class="lineNum">     284 </span>            :        complicated cases IRA can create a new allocno to move allocno
<span class="lineNum">     285 </span>            :        values (e.g. when a swap of values stored in two hard-registers
<span class="lineNum">     286 </span>            :        is needed).  At this stage, the new allocno is marked as
<span class="lineNum">     287 </span>            :        spilled.  IRA still creates the pseudo-register and the moves
<span class="lineNum">     288 </span>            :        on the region borders even when both allocnos were assigned to
<span class="lineNum">     289 </span>            :        the same hard-register.  If the reload pass spills a
<span class="lineNum">     290 </span>            :        pseudo-register for some reason, the effect will be smaller
<span class="lineNum">     291 </span>            :        because another allocno will still be in the hard-register.  In
<span class="lineNum">     292 </span>            :        most cases, this is better then spilling both allocnos.  If
<span class="lineNum">     293 </span>            :        reload does not change the allocation for the two
<span class="lineNum">     294 </span>            :        pseudo-registers, the trivial move will be removed by
<span class="lineNum">     295 </span>            :        post-reload optimizations.  IRA does not generate moves for
<span class="lineNum">     296 </span>            :        allocnos assigned to the same hard register when the default
<span class="lineNum">     297 </span>            :        regional allocation algorithm is used and the register pressure
<span class="lineNum">     298 </span>            :        in the region for the corresponding pressure class is less than
<span class="lineNum">     299 </span>            :        number of available hard registers for given pressure class.
<span class="lineNum">     300 </span>            :        IRA also does some optimizations to remove redundant stores and
<span class="lineNum">     301 </span>            :        to reduce code duplication on the region borders.
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            :      o Flattening internal representation.  After changing code, IRA
<span class="lineNum">     304 </span>            :        transforms its internal representation for several regions into
<span class="lineNum">     305 </span>            :        one region representation (file ira-build.c).  This process is
<span class="lineNum">     306 </span>            :        called IR flattening.  Such process is more complicated than IR
<span class="lineNum">     307 </span>            :        rebuilding would be, but is much faster.
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span>            :      o After IR flattening, IRA tries to assign hard registers to all
<span class="lineNum">     310 </span>            :        spilled allocnos.  This is implemented by a simple and fast
<span class="lineNum">     311 </span>            :        priority coloring algorithm (see function
<span class="lineNum">     312 </span>            :        ira_reassign_conflict_allocnos::ira-color.c).  Here new allocnos
<span class="lineNum">     313 </span>            :        created during the code change pass can be assigned to hard
<span class="lineNum">     314 </span>            :        registers.
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span>            :      o At the end IRA calls the reload pass.  The reload pass
<span class="lineNum">     317 </span>            :        communicates with IRA through several functions in file
<span class="lineNum">     318 </span>            :        ira-color.c to improve its decisions in
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span>            :        * sharing stack slots for the spilled pseudos based on IRA info
<span class="lineNum">     321 </span>            :          about pseudo-register conflicts.
<span class="lineNum">     322 </span>            : 
<span class="lineNum">     323 </span>            :        * reassigning hard-registers to all spilled pseudos at the end
<span class="lineNum">     324 </span>            :          of each reload iteration.
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span>            :        * choosing a better hard-register to spill based on IRA info
<span class="lineNum">     327 </span>            :          about pseudo-register live ranges and the register pressure
<span class="lineNum">     328 </span>            :          in places where the pseudo-register lives.
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span>            :    IRA uses a lot of data representing the target processors.  These
<span class="lineNum">     331 </span>            :    data are initialized in file ira.c.
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            :    If function has no loops (or the loops are ignored when
<span class="lineNum">     334 </span>            :    -fira-algorithm=CB is used), we have classic Chaitin-Briggs
<span class="lineNum">     335 </span>            :    coloring (only instead of separate pass of coalescing, we use hard
<span class="lineNum">     336 </span>            :    register preferencing).  In such case, IRA works much faster
<span class="lineNum">     337 </span>            :    because many things are not made (like IR flattening, the
<span class="lineNum">     338 </span>            :    spill/restore optimization, and the code change).
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span>            :    Literature is worth to read for better understanding the code:
<span class="lineNum">     341 </span>            : 
<span class="lineNum">     342 </span>            :    o Preston Briggs, Keith D. Cooper, Linda Torczon.  Improvements to
<span class="lineNum">     343 </span>            :      Graph Coloring Register Allocation.
<span class="lineNum">     344 </span>            : 
<span class="lineNum">     345 </span>            :    o David Callahan, Brian Koblenz.  Register allocation via
<span class="lineNum">     346 </span>            :      hierarchical graph coloring.
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            :    o Keith Cooper, Anshuman Dasgupta, Jason Eckhardt. Revisiting Graph
<span class="lineNum">     349 </span>            :      Coloring Register Allocation: A Study of the Chaitin-Briggs and
<span class="lineNum">     350 </span>            :      Callahan-Koblenz Algorithms.
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span>            :    o Guei-Yuan Lueh, Thomas Gross, and Ali-Reza Adl-Tabatabai. Global
<span class="lineNum">     353 </span>            :      Register Allocation Based on Graph Fusion.
<span class="lineNum">     354 </span>            : 
<span class="lineNum">     355 </span>            :    o Michael D. Smith and Glenn Holloway.  Graph-Coloring Register
<span class="lineNum">     356 </span>            :      Allocation for Irregular Architectures
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span>            :    o Vladimir Makarov. The Integrated Register Allocator for GCC.
<span class="lineNum">     359 </span>            : 
<span class="lineNum">     360 </span>            :    o Vladimir Makarov.  The top-down register allocator for irregular
<span class="lineNum">     361 </span>            :      register file architectures.
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span>            : */
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span>            : #include &quot;config.h&quot;
<span class="lineNum">     367 </span>            : #include &quot;system.h&quot;
<span class="lineNum">     368 </span>            : #include &quot;coretypes.h&quot;
<span class="lineNum">     369 </span>            : #include &quot;backend.h&quot;
<span class="lineNum">     370 </span>            : #include &quot;target.h&quot;
<span class="lineNum">     371 </span>            : #include &quot;rtl.h&quot;
<span class="lineNum">     372 </span>            : #include &quot;tree.h&quot;
<span class="lineNum">     373 </span>            : #include &quot;df.h&quot;
<span class="lineNum">     374 </span>            : #include &quot;memmodel.h&quot;
<span class="lineNum">     375 </span>            : #include &quot;tm_p.h&quot;
<span class="lineNum">     376 </span>            : #include &quot;insn-config.h&quot;
<span class="lineNum">     377 </span>            : #include &quot;regs.h&quot;
<span class="lineNum">     378 </span>            : #include &quot;ira.h&quot;
<span class="lineNum">     379 </span>            : #include &quot;ira-int.h&quot;
<span class="lineNum">     380 </span>            : #include &quot;diagnostic-core.h&quot;
<span class="lineNum">     381 </span>            : #include &quot;cfgrtl.h&quot;
<span class="lineNum">     382 </span>            : #include &quot;cfgbuild.h&quot;
<span class="lineNum">     383 </span>            : #include &quot;cfgcleanup.h&quot;
<span class="lineNum">     384 </span>            : #include &quot;expr.h&quot;
<span class="lineNum">     385 </span>            : #include &quot;tree-pass.h&quot;
<span class="lineNum">     386 </span>            : #include &quot;output.h&quot;
<span class="lineNum">     387 </span>            : #include &quot;reload.h&quot;
<span class="lineNum">     388 </span>            : #include &quot;cfgloop.h&quot;
<span class="lineNum">     389 </span>            : #include &quot;lra.h&quot;
<span class="lineNum">     390 </span>            : #include &quot;dce.h&quot;
<span class="lineNum">     391 </span>            : #include &quot;dbgcnt.h&quot;
<span class="lineNum">     392 </span>            : #include &quot;rtl-iter.h&quot;
<span class="lineNum">     393 </span>            : #include &quot;shrink-wrap.h&quot;
<span class="lineNum">     394 </span>            : #include &quot;print-rtl.h&quot;
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span>            : struct target_ira default_target_ira;
<span class="lineNum">     397 </span>            : struct target_ira_int default_target_ira_int;
<span class="lineNum">     398 </span>            : #if SWITCHABLE_TARGET
<span class="lineNum">     399 </span>            : struct target_ira *this_target_ira = &amp;default_target_ira;
<span class="lineNum">     400 </span>            : struct target_ira_int *this_target_ira_int = &amp;default_target_ira_int;
<span class="lineNum">     401 </span>            : #endif
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            : /* A modified value of flag `-fira-verbose' used internally.  */
<span class="lineNum">     404 </span>            : int internal_flag_ira_verbose;
<span class="lineNum">     405 </span>            : 
<span class="lineNum">     406 </span>            : /* Dump file of the allocator if it is not NULL.  */
<span class="lineNum">     407 </span>            : FILE *ira_dump_file;
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span>            : /* The number of elements in the following array.  */
<span class="lineNum">     410 </span>            : int ira_spilled_reg_stack_slots_num;
<span class="lineNum">     411 </span>            : 
<span class="lineNum">     412 </span>            : /* The following array contains info about spilled pseudo-registers
<span class="lineNum">     413 </span>            :    stack slots used in current function so far.  */
<span class="lineNum">     414 </span>            : struct ira_spilled_reg_stack_slot *ira_spilled_reg_stack_slots;
<span class="lineNum">     415 </span>            : 
<span class="lineNum">     416 </span>            : /* Correspondingly overall cost of the allocation, overall cost before
<span class="lineNum">     417 </span>            :    reload, cost of the allocnos assigned to hard-registers, cost of
<span class="lineNum">     418 </span>            :    the allocnos assigned to memory, cost of loads, stores and register
<span class="lineNum">     419 </span>            :    move insns generated for pseudo-register live range splitting (see
<span class="lineNum">     420 </span>            :    ira-emit.c).  */
<span class="lineNum">     421 </span>            : int64_t ira_overall_cost, overall_cost_before;
<span class="lineNum">     422 </span>            : int64_t ira_reg_cost, ira_mem_cost;
<span class="lineNum">     423 </span>            : int64_t ira_load_cost, ira_store_cost, ira_shuffle_cost;
<span class="lineNum">     424 </span>            : int ira_move_loops_num, ira_additional_jumps_num;
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : /* All registers that can be eliminated.  */
<span class="lineNum">     427 </span>            : 
<span class="lineNum">     428 </span>            : HARD_REG_SET eliminable_regset;
<span class="lineNum">     429 </span>            : 
<span class="lineNum">     430 </span>            : /* Value of max_reg_num () before IRA work start.  This value helps
<span class="lineNum">     431 </span>            :    us to recognize a situation when new pseudos were created during
<span class="lineNum">     432 </span>            :    IRA work.  */
<span class="lineNum">     433 </span>            : static int max_regno_before_ira;
<span class="lineNum">     434 </span>            : 
<span class="lineNum">     435 </span>            : /* Temporary hard reg set used for a different calculation.  */
<span class="lineNum">     436 </span>            : static HARD_REG_SET temp_hard_regset;
<span class="lineNum">     437 </span>            : 
<span class="lineNum">     438 </span>            : #define last_mode_for_init_move_cost \
<span class="lineNum">     439 </span>            :   (this_target_ira_int-&gt;x_last_mode_for_init_move_cost)
<span class="lineNum">     440 </span>            : 
<span class="lineNum">     441 </span>            : 
<a name="442"><span class="lineNum">     442 </span>            : /* The function sets up the map IRA_REG_MODE_HARD_REGSET.  */</a>
<span class="lineNum">     443 </span>            : static void
<span class="lineNum">     444 </span><span class="lineCov">     131100 : setup_reg_mode_hard_regset (void)</span>
<span class="lineNum">     445 </span>            : {
<span class="lineNum">     446 </span><span class="lineCov">     131100 :   int i, m, hard_regno;</span>
<span class="lineNum">     447 </span>            : 
<span class="lineNum">     448 </span><span class="lineCov">   13896600 :   for (m = 0; m &lt; NUM_MACHINE_MODES; m++)</span>
<span class="lineNum">     449 </span><span class="lineCov"> 1073709000 :     for (hard_regno = 0; hard_regno &lt; FIRST_PSEUDO_REGISTER; hard_regno++)</span>
<span class="lineNum">     450 </span>            :       {
<span class="lineNum">     451 </span><span class="lineCov"> 1059943500 :         CLEAR_HARD_REG_SET (ira_reg_mode_hard_regset[hard_regno][m]);</span>
<span class="lineNum">     452 </span><span class="lineCov"> 4150261536 :         for (i = hard_regno_nregs (hard_regno, (machine_mode) m) - 1;</span>
<span class="lineNum">     453 </span><span class="lineCov"> 3090318036 :              i &gt;= 0; i--)</span>
<span class="lineNum">     454 </span><span class="lineCov"> 2030374536 :           if (hard_regno + i &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">     455 </span><span class="lineCov"> 2023549716 :             SET_HARD_REG_BIT (ira_reg_mode_hard_regset[hard_regno][m],</span>
<span class="lineNum">     456 </span>            :                               hard_regno + i);
<span class="lineNum">     457 </span>            :       }
<span class="lineNum">     458 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span>            : 
<span class="lineNum">     461 </span>            : #define no_unit_alloc_regs \
<span class="lineNum">     462 </span>            :   (this_target_ira_int-&gt;x_no_unit_alloc_regs)
<span class="lineNum">     463 </span>            : 
<a name="464"><span class="lineNum">     464 </span>            : /* The function sets up the three arrays declared above.  */</a>
<span class="lineNum">     465 </span>            : static void
<span class="lineNum">     466 </span><span class="lineCov">     131100 : setup_class_hard_regs (void)</span>
<span class="lineNum">     467 </span>            : {
<span class="lineNum">     468 </span><span class="lineCov">     131100 :   int cl, i, hard_regno, n;</span>
<span class="lineNum">     469 </span><span class="lineCov">     131100 :   HARD_REG_SET processed_hard_reg_set;</span>
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineCov">     131100 :   ira_assert (SHRT_MAX &gt;= FIRST_PSEUDO_REGISTER);</span>
<span class="lineNum">     472 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">     473 </span>            :     {
<span class="lineNum">     474 </span><span class="lineCov">    4457400 :       COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">     475 </span><span class="lineCov">    4457400 :       AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">     476 </span><span class="lineCov">    4457400 :       CLEAR_HARD_REG_SET (processed_hard_reg_set);</span>
<span class="lineNum">     477 </span><span class="lineCov">  347677200 :       for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     478 </span>            :         {
<span class="lineNum">     479 </span><span class="lineCov">  343219800 :           ira_non_ordered_class_hard_regs[cl][i] = -1;</span>
<span class="lineNum">     480 </span><span class="lineCov">  343219800 :           ira_class_hard_reg_index[cl][i] = -1;</span>
<span class="lineNum">     481 </span>            :         }
<span class="lineNum">     482 </span><span class="lineCov">  347677200 :       for (n = 0, i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     483 </span>            :         {
<span class="lineNum">     484 </span>            : #ifdef REG_ALLOC_ORDER
<span class="lineNum">     485 </span><span class="lineCov">  343219800 :           hard_regno = reg_alloc_order[i];</span>
<span class="lineNum">     486 </span>            : #else
<span class="lineNum">     487 </span>            :           hard_regno = i;
<span class="lineNum">     488 </span>            : #endif
<span class="lineNum">     489 </span><span class="lineCov">  343219800 :           if (TEST_HARD_REG_BIT (processed_hard_reg_set, hard_regno))</span>
<span class="lineNum">     490 </span>            :             continue;
<span class="lineNum">     491 </span><span class="lineCov">  320932800 :           SET_HARD_REG_BIT (processed_hard_reg_set, hard_regno);</span>
<span class="lineNum">     492 </span><span class="lineCov">  320932800 :           if (! TEST_HARD_REG_BIT (temp_hard_regset, hard_regno))</span>
<span class="lineNum">     493 </span><span class="lineCov">  274807575 :             ira_class_hard_reg_index[cl][hard_regno] = -1;</span>
<span class="lineNum">     494 </span>            :           else
<span class="lineNum">     495 </span>            :             {
<span class="lineNum">     496 </span><span class="lineCov">   46125225 :               ira_class_hard_reg_index[cl][hard_regno] = n;</span>
<span class="lineNum">     497 </span><span class="lineCov">   46125225 :               ira_class_hard_regs[cl][n++] = hard_regno;</span>
<span class="lineNum">     498 </span>            :             }
<span class="lineNum">     499 </span>            :         }
<span class="lineNum">     500 </span><span class="lineCov">    4457400 :       ira_class_hard_regs_num[cl] = n;</span>
<span class="lineNum">     501 </span><span class="lineCov">  347677200 :       for (n = 0, i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     502 </span><span class="lineCov">  343219800 :         if (TEST_HARD_REG_BIT (temp_hard_regset, i))</span>
<span class="lineNum">     503 </span><span class="lineCov">   46125225 :           ira_non_ordered_class_hard_regs[cl][n++] = i;</span>
<span class="lineNum">     504 </span><span class="lineCov">    4457400 :       ira_assert (ira_class_hard_regs_num[cl] == n);</span>
<span class="lineNum">     505 </span>            :     }
<span class="lineNum">     506 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span>            : /* Set up global variables defining info about hard registers for the
<span class="lineNum">     509 </span>            :    allocation.  These depend on USE_HARD_FRAME_P whose TRUE value means
<a name="510"><span class="lineNum">     510 </span>            :    that we can use the hard frame pointer for the allocation.  */</a>
<span class="lineNum">     511 </span>            : static void
<span class="lineNum">     512 </span><span class="lineCov">     131100 : setup_alloc_regs (bool use_hard_frame_p)</span>
<span class="lineNum">     513 </span>            : {
<span class="lineNum">     514 </span>            : #ifdef ADJUST_REG_ALLOC_ORDER
<span class="lineNum">     515 </span><span class="lineCov">     131100 :   ADJUST_REG_ALLOC_ORDER;</span>
<span class="lineNum">     516 </span>            : #endif
<span class="lineNum">     517 </span><span class="lineCov">     131100 :   COPY_HARD_REG_SET (no_unit_alloc_regs, fixed_nonglobal_reg_set);</span>
<span class="lineNum">     518 </span><span class="lineCov">     131100 :   if (! use_hard_frame_p)</span>
<span class="lineNum">     519 </span><span class="lineCov">      33200 :     SET_HARD_REG_BIT (no_unit_alloc_regs, HARD_FRAME_POINTER_REGNUM);</span>
<span class="lineNum">     520 </span><span class="lineCov">     131100 :   setup_class_hard_regs ();</span>
<span class="lineNum">     521 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     522 </span>            : 
<span class="lineNum">     523 </span>            : 
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span>            : #define alloc_reg_class_subclasses \
<span class="lineNum">     526 </span>            :   (this_target_ira_int-&gt;x_alloc_reg_class_subclasses)
<span class="lineNum">     527 </span>            : 
<a name="528"><span class="lineNum">     528 </span>            : /* Initialize the table of subclasses of each reg class.  */</a>
<span class="lineNum">     529 </span>            : static void
<span class="lineNum">     530 </span><span class="lineCov">     131100 : setup_reg_subclasses (void)</span>
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span><span class="lineCov">     131100 :   int i, j;</span>
<span class="lineNum">     533 </span><span class="lineCov">     131100 :   HARD_REG_SET temp_hard_regset2;</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span><span class="lineCov">    4588500 :   for (i = 0; i &lt; N_REG_CLASSES; i++)</span>
<span class="lineNum">     536 </span><span class="lineCov">  156009000 :     for (j = 0; j &lt; N_REG_CLASSES; j++)</span>
<span class="lineNum">     537 </span><span class="lineCov">  151551600 :       alloc_reg_class_subclasses[i][j] = LIM_REG_CLASSES;</span>
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span><span class="lineCov">    4588500 :   for (i = 0; i &lt; N_REG_CLASSES; i++)</span>
<span class="lineNum">     540 </span>            :     {
<span class="lineNum">     541 </span><span class="lineCov">    4457400 :       if (i == (int) NO_REGS)</span>
<span class="lineNum">     542 </span>            :         continue;
<span class="lineNum">     543 </span>            : 
<span class="lineNum">     544 </span><span class="lineCov">    4326300 :       COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[i]);</span>
<span class="lineNum">     545 </span><span class="lineCov">    4326300 :       AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">     546 </span><span class="lineCov">    4326300 :       if (hard_reg_set_empty_p (temp_hard_regset))</span>
<span class="lineNum">     547 </span>            :         continue;
<span class="lineNum">     548 </span><span class="lineCov">  137744355 :       for (j = 0; j &lt; N_REG_CLASSES; j++)</span>
<span class="lineNum">     549 </span><span class="lineCov">  133808802 :         if (i != j)</span>
<span class="lineNum">     550 </span>            :           {
<span class="lineNum">     551 </span><span class="lineCov">  129873249 :             enum reg_class *p;</span>
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineCov">  129873249 :             COPY_HARD_REG_SET (temp_hard_regset2, reg_class_contents[j]);</span>
<span class="lineNum">     554 </span><span class="lineCov">  129873249 :             AND_COMPL_HARD_REG_SET (temp_hard_regset2, no_unit_alloc_regs);</span>
<span class="lineNum">     555 </span><span class="lineCov">  129873249 :             if (! hard_reg_set_subset_p (temp_hard_regset,</span>
<span class="lineNum">     556 </span>            :                                          temp_hard_regset2))
<span class="lineNum">     557 </span>            :               continue;
<span class="lineNum">     558 </span><span class="lineCov">   24155476 :             p = &amp;alloc_reg_class_subclasses[j][0];</span>
<span class="lineNum">     559 </span><span class="lineCov">  206077876 :             while (*p != LIM_REG_CLASSES) p++;</span>
<span class="lineNum">     560 </span><span class="lineCov">   24155476 :             *p = (enum reg_class) i;</span>
<span class="lineNum">     561 </span>            :           }
<span class="lineNum">     562 </span>            :     }
<span class="lineNum">     563 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     564 </span>            : 
<span class="lineNum">     565 </span>            : 
<span class="lineNum">     566 </span>            : 
<a name="567"><span class="lineNum">     567 </span>            : /* Set up IRA_MEMORY_MOVE_COST and IRA_MAX_MEMORY_MOVE_COST.  */</a>
<span class="lineNum">     568 </span>            : static void
<span class="lineNum">     569 </span><span class="lineCov">     131100 : setup_class_subset_and_memory_move_costs (void)</span>
<span class="lineNum">     570 </span>            : {
<span class="lineNum">     571 </span><span class="lineCov">     131100 :   int cl, cl2, mode, cost;</span>
<span class="lineNum">     572 </span><span class="lineCov">     131100 :   HARD_REG_SET temp_hard_regset2;</span>
<span class="lineNum">     573 </span>            : 
<span class="lineNum">     574 </span><span class="lineCov">   13896600 :   for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">     575 </span><span class="lineCov">   13765500 :     ira_memory_move_cost[mode][NO_REGS][0]</span>
<span class="lineNum">     576 </span><span class="lineCov">   13765500 :       = ira_memory_move_cost[mode][NO_REGS][1] = SHRT_MAX;</span>
<span class="lineNum">     577 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">     578 </span>            :     {
<span class="lineNum">     579 </span><span class="lineCov">    4457400 :       if (cl != (int) NO_REGS)</span>
<span class="lineNum">     580 </span><span class="lineCov">  458587800 :         for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">     581 </span>            :           {
<span class="lineNum">     582 </span><span class="lineCov">  908523000 :             ira_max_memory_move_cost[mode][cl][0]</span>
<span class="lineNum">     583 </span><span class="lineCov">  908523000 :               = ira_memory_move_cost[mode][cl][0]</span>
<span class="lineNum">     584 </span><span class="lineCov">  454261500 :               = memory_move_cost ((machine_mode) mode,</span>
<span class="lineNum">     585 </span>            :                                   (reg_class_t) cl, false);
<span class="lineNum">     586 </span><span class="lineCov">  908523000 :             ira_max_memory_move_cost[mode][cl][1]</span>
<span class="lineNum">     587 </span><span class="lineCov">  908523000 :               = ira_memory_move_cost[mode][cl][1]</span>
<span class="lineNum">     588 </span><span class="lineCov">  454261500 :               = memory_move_cost ((machine_mode) mode,</span>
<span class="lineNum">     589 </span>            :                                   (reg_class_t) cl, true);
<span class="lineNum">     590 </span>            :             /* Costs for NO_REGS are used in cost calculation on the
<span class="lineNum">     591 </span>            :                1st pass when the preferred register classes are not
<span class="lineNum">     592 </span>            :                known yet.  In this case we take the best scenario.  */
<span class="lineNum">     593 </span><span class="lineCov">  908523000 :             if (ira_memory_move_cost[mode][NO_REGS][0]</span>
<span class="lineNum">     594 </span><span class="lineCov">  454261500 :                 &gt; ira_memory_move_cost[mode][cl][0])</span>
<span class="lineNum">     595 </span><span class="lineCov">   19484606 :               ira_max_memory_move_cost[mode][NO_REGS][0]</span>
<span class="lineNum">     596 </span><span class="lineCov">   19484606 :                 = ira_memory_move_cost[mode][NO_REGS][0]</span>
<span class="lineNum">     597 </span><span class="lineCov">   19484606 :                 = ira_memory_move_cost[mode][cl][0];</span>
<span class="lineNum">     598 </span><span class="lineCov">  908523000 :             if (ira_memory_move_cost[mode][NO_REGS][1]</span>
<span class="lineNum">     599 </span><span class="lineCov">  454261500 :                 &gt; ira_memory_move_cost[mode][cl][1])</span>
<span class="lineNum">     600 </span><span class="lineCov">   19455924 :               ira_max_memory_move_cost[mode][NO_REGS][1]</span>
<span class="lineNum">     601 </span><span class="lineCov">   19455924 :                 = ira_memory_move_cost[mode][NO_REGS][1]</span>
<span class="lineNum">     602 </span><span class="lineCov">   19455924 :                 = ira_memory_move_cost[mode][cl][1];</span>
<span class="lineNum">     603 </span>            :           }
<span class="lineNum">     604 </span>            :     }
<span class="lineNum">     605 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">     606 </span><span class="lineCov">  156009000 :     for (cl2 = (int) N_REG_CLASSES - 1; cl2 &gt;= 0; cl2--)</span>
<span class="lineNum">     607 </span>            :       {
<span class="lineNum">     608 </span><span class="lineCov">  151551600 :         COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">     609 </span><span class="lineCov">  151551600 :         AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">     610 </span><span class="lineCov">  151551600 :         COPY_HARD_REG_SET (temp_hard_regset2, reg_class_contents[cl2]);</span>
<span class="lineNum">     611 </span><span class="lineCov">  151551600 :         AND_COMPL_HARD_REG_SET (temp_hard_regset2, no_unit_alloc_regs);</span>
<span class="lineNum">     612 </span><span class="lineCov">  303103200 :         ira_class_subset_p[cl][cl2]</span>
<span class="lineNum">     613 </span><span class="lineCov">  151551600 :           = hard_reg_set_subset_p (temp_hard_regset, temp_hard_regset2);</span>
<span class="lineNum">     614 </span><span class="lineCov">  151551600 :         if (! hard_reg_set_empty_p (temp_hard_regset2)</span>
<span class="lineNum">     615 </span><span class="lineCov">  133808802 :             &amp;&amp; hard_reg_set_subset_p (reg_class_contents[cl2],</span>
<span class="lineNum">     616 </span>            :                                       reg_class_contents[cl]))
<span class="lineNum">     617 </span><span class="lineCov"> 2876040548 :           for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">     618 </span>            :             {
<span class="lineNum">     619 </span><span class="lineCov"> 2848908090 :               cost = ira_memory_move_cost[mode][cl2][0];</span>
<span class="lineNum">     620 </span><span class="lineCov"> 2848908090 :               if (cost &gt; ira_max_memory_move_cost[mode][cl][0])</span>
<span class="lineNum">     621 </span><span class="lineCov">   82565064 :                 ira_max_memory_move_cost[mode][cl][0] = cost;</span>
<span class="lineNum">     622 </span><span class="lineCov"> 2848908090 :               cost = ira_memory_move_cost[mode][cl2][1];</span>
<span class="lineNum">     623 </span><span class="lineCov"> 2848908090 :               if (cost &gt; ira_max_memory_move_cost[mode][cl][1])</span>
<span class="lineNum">     624 </span><span class="lineCov">   82550701 :                 ira_max_memory_move_cost[mode][cl][1] = cost;</span>
<span class="lineNum">     625 </span>            :             }
<span class="lineNum">     626 </span>            :       }
<span class="lineNum">     627 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">     628 </span><span class="lineCov">  472484400 :     for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">     629 </span>            :       {
<span class="lineNum">     630 </span><span class="lineCov">  936054000 :         ira_memory_move_cost[mode][cl][0]</span>
<span class="lineNum">     631 </span><span class="lineCov">  936054000 :           = ira_max_memory_move_cost[mode][cl][0];</span>
<span class="lineNum">     632 </span><span class="lineCov">  468027000 :         ira_memory_move_cost[mode][cl][1]</span>
<span class="lineNum">     633 </span><span class="lineCov">  468027000 :           = ira_max_memory_move_cost[mode][cl][1];</span>
<span class="lineNum">     634 </span>            :       }
<span class="lineNum">     635 </span><span class="lineCov">     131100 :   setup_reg_subclasses ();</span>
<span class="lineNum">     636 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span>            : 
<span class="lineNum">     640 </span>            : /* Define the following macro if allocation through malloc if
<span class="lineNum">     641 </span>            :    preferable.  */
<span class="lineNum">     642 </span>            : #define IRA_NO_OBSTACK
<span class="lineNum">     643 </span>            : 
<span class="lineNum">     644 </span>            : #ifndef IRA_NO_OBSTACK
<span class="lineNum">     645 </span>            : /* Obstack used for storing all dynamic data (except bitmaps) of the
<span class="lineNum">     646 </span>            :    IRA.  */
<span class="lineNum">     647 </span>            : static struct obstack ira_obstack;
<span class="lineNum">     648 </span>            : #endif
<span class="lineNum">     649 </span>            : 
<span class="lineNum">     650 </span>            : /* Obstack used for storing all bitmaps of the IRA.  */
<span class="lineNum">     651 </span>            : static struct bitmap_obstack ira_bitmap_obstack;
<span class="lineNum">     652 </span>            : 
<a name="653"><span class="lineNum">     653 </span>            : /* Allocate memory of size LEN for IRA data.  */</a>
<span class="lineNum">     654 </span>            : void *
<span class="lineNum">     655 </span><span class="lineCov">  117669918 : ira_allocate (size_t len)</span>
<span class="lineNum">     656 </span>            : {
<span class="lineNum">     657 </span><span class="lineCov">  117669918 :   void *res;</span>
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span>            : #ifndef IRA_NO_OBSTACK
<span class="lineNum">     660 </span>            :   res = obstack_alloc (&amp;ira_obstack, len);
<span class="lineNum">     661 </span>            : #else
<span class="lineNum">     662 </span><span class="lineCov">  117669918 :   res = xmalloc (len);</span>
<span class="lineNum">     663 </span>            : #endif
<span class="lineNum">     664 </span><span class="lineCov">  117669918 :   return res;</span>
<span class="lineNum">     665 </span>            : }
<span class="lineNum">     666 </span>            : 
<a name="667"><span class="lineNum">     667 </span>            : /* Free memory ADDR allocated for IRA data.  */</a>
<span class="lineNum">     668 </span>            : void
<span class="lineNum">     669 </span><span class="lineCov">  117669918 : ira_free (void *addr ATTRIBUTE_UNUSED)</span>
<span class="lineNum">     670 </span>            : {
<span class="lineNum">     671 </span>            : #ifndef IRA_NO_OBSTACK
<span class="lineNum">     672 </span>            :   /* do nothing */
<span class="lineNum">     673 </span>            : #else
<span class="lineNum">     674 </span><span class="lineCov">  117669918 :   free (addr);</span>
<span class="lineNum">     675 </span>            : #endif
<span class="lineNum">     676 </span><span class="lineCov">  117669918 : }</span>
<span class="lineNum">     677 </span>            : 
<span class="lineNum">     678 </span>            : 
<a name="679"><span class="lineNum">     679 </span>            : /* Allocate and returns bitmap for IRA.  */</a>
<span class="lineNum">     680 </span>            : bitmap
<span class="lineNum">     681 </span><span class="lineCov">    5815390 : ira_allocate_bitmap (void)</span>
<span class="lineNum">     682 </span>            : {
<span class="lineNum">     683 </span><span class="lineCov">    5815390 :   return BITMAP_ALLOC (&amp;ira_bitmap_obstack);</span>
<span class="lineNum">     684 </span>            : }
<span class="lineNum">     685 </span>            : 
<a name="686"><span class="lineNum">     686 </span>            : /* Free bitmap B allocated for IRA.  */</a>
<span class="lineNum">     687 </span>            : void
<span class="lineNum">     688 </span><span class="lineCov">    5815390 : ira_free_bitmap (bitmap b ATTRIBUTE_UNUSED)</span>
<span class="lineNum">     689 </span>            : {
<span class="lineNum">     690 </span>            :   /* do nothing */
<span class="lineNum">     691 </span><span class="lineCov">    5815390 : }</span>
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span>            : 
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span>            : /* Output information about allocation of all allocnos (except for
<a name="696"><span class="lineNum">     696 </span>            :    caps) into file F.  */</a>
<span class="lineNum">     697 </span>            : void
<span class="lineNum">     698 </span><span class="lineCov">         94 : ira_print_disposition (FILE *f)</span>
<span class="lineNum">     699 </span>            : {
<span class="lineNum">     700 </span><span class="lineCov">         94 :   int i, n, max_regno;</span>
<span class="lineNum">     701 </span><span class="lineCov">         94 :   ira_allocno_t a;</span>
<span class="lineNum">     702 </span><span class="lineCov">         94 :   basic_block bb;</span>
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span><span class="lineCov">         94 :   fprintf (f, &quot;Disposition:&quot;);</span>
<span class="lineNum">     705 </span><span class="lineCov">         94 :   max_regno = max_reg_num ();</span>
<span class="lineNum">     706 </span><span class="lineCov">       1832 :   for (n = 0, i = FIRST_PSEUDO_REGISTER; i &lt; max_regno; i++)</span>
<span class="lineNum">     707 </span><span class="lineCov">       1738 :     for (a = ira_regno_allocno_map[i];</span>
<span class="lineNum">     708 </span><span class="lineCov">       2331 :          a != NULL;</span>
<span class="lineNum">     709 </span><span class="lineCov">        593 :          a = ALLOCNO_NEXT_REGNO_ALLOCNO (a))</span>
<span class="lineNum">     710 </span>            :       {
<span class="lineNum">     711 </span><span class="lineCov">        593 :         if (n % 4 == 0)</span>
<span class="lineNum">     712 </span><span class="lineCov">        177 :           fprintf (f, &quot;\n&quot;);</span>
<span class="lineNum">     713 </span><span class="lineCov">        593 :         n++;</span>
<span class="lineNum">     714 </span><span class="lineCov">        593 :         fprintf (f, &quot; %4d:r%-4d&quot;, ALLOCNO_NUM (a), ALLOCNO_REGNO (a));</span>
<span class="lineNum">     715 </span><span class="lineCov">        593 :         if ((bb = ALLOCNO_LOOP_TREE_NODE (a)-&gt;bb) != NULL)</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :           fprintf (f, &quot;b%-3d&quot;, bb-&gt;index);</span>
<span class="lineNum">     717 </span>            :         else
<span class="lineNum">     718 </span><span class="lineCov">        593 :           fprintf (f, &quot;l%-3d&quot;, ALLOCNO_LOOP_TREE_NODE (a)-&gt;loop_num);</span>
<span class="lineNum">     719 </span><span class="lineCov">        593 :         if (ALLOCNO_HARD_REGNO (a) &gt;= 0)</span>
<span class="lineNum">     720 </span><span class="lineCov">        560 :           fprintf (f, &quot; %3d&quot;, ALLOCNO_HARD_REGNO (a));</span>
<span class="lineNum">     721 </span>            :         else
<span class="lineNum">     722 </span><span class="lineCov">         33 :           fprintf (f, &quot; mem&quot;);</span>
<span class="lineNum">     723 </span>            :       }
<span class="lineNum">     724 </span><span class="lineCov">         94 :   fprintf (f, &quot;\n&quot;);</span>
<span class="lineNum">     725 </span><span class="lineCov">         94 : }</span>
<span class="lineNum">     726 </span>            : 
<span class="lineNum">     727 </span>            : /* Outputs information about allocation of all allocnos into
<a name="728"><span class="lineNum">     728 </span>            :    stderr.  */</a>
<span class="lineNum">     729 </span>            : void
<span class="lineNum">     730 </span><span class="lineNoCov">          0 : ira_debug_disposition (void)</span>
<span class="lineNum">     731 </span>            : {
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :   ira_print_disposition (stderr);</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span>            : 
<span class="lineNum">     736 </span>            : 
<span class="lineNum">     737 </span>            : /* Set up ira_stack_reg_pressure_class which is the biggest pressure
<span class="lineNum">     738 </span>            :    register class containing stack registers or NO_REGS if there are
<span class="lineNum">     739 </span>            :    no stack registers.  To find this class, we iterate through all
<span class="lineNum">     740 </span>            :    register pressure classes and choose the first register pressure
<span class="lineNum">     741 </span>            :    class containing all the stack registers and having the biggest
<a name="742"><span class="lineNum">     742 </span>            :    size.  */</a>
<span class="lineNum">     743 </span>            : static void
<span class="lineNum">     744 </span><span class="lineCov">     131100 : setup_stack_reg_pressure_class (void)</span>
<span class="lineNum">     745 </span>            : {
<span class="lineNum">     746 </span><span class="lineCov">     131100 :   ira_stack_reg_pressure_class = NO_REGS;</span>
<span class="lineNum">     747 </span>            : #ifdef STACK_REGS
<span class="lineNum">     748 </span><span class="lineCov">     131100 :   {</span>
<span class="lineNum">     749 </span><span class="lineCov">     131100 :     int i, best, size;</span>
<span class="lineNum">     750 </span><span class="lineCov">     131100 :     enum reg_class cl;</span>
<span class="lineNum">     751 </span><span class="lineCov">     131100 :     HARD_REG_SET temp_hard_regset2;</span>
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span><span class="lineCov">     131100 :     CLEAR_HARD_REG_SET (temp_hard_regset);</span>
<span class="lineNum">     754 </span><span class="lineCov">    1179900 :     for (i = FIRST_STACK_REG; i &lt;= LAST_STACK_REG; i++)</span>
<span class="lineNum">     755 </span><span class="lineCov">    1048800 :       SET_HARD_REG_BIT (temp_hard_regset, i);</span>
<span class="lineNum">     756 </span>            :     best = 0;
<span class="lineNum">     757 </span><span class="lineCov">     655754 :     for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">     758 </span>            :       {
<span class="lineNum">     759 </span><span class="lineCov">     524654 :         cl = ira_pressure_classes[i];</span>
<span class="lineNum">     760 </span><span class="lineCov">     524654 :         COPY_HARD_REG_SET (temp_hard_regset2, temp_hard_regset);</span>
<span class="lineNum">     761 </span><span class="lineCov">     524654 :         AND_HARD_REG_SET (temp_hard_regset2, reg_class_contents[cl]);</span>
<span class="lineNum">     762 </span><span class="lineCov">     524654 :         size = hard_reg_set_size (temp_hard_regset2);</span>
<span class="lineNum">     763 </span><span class="lineCov">     524654 :         if (best &lt; size)</span>
<span class="lineNum">     764 </span>            :           {
<span class="lineNum">     765 </span><span class="lineCov">     130872 :             best = size;</span>
<span class="lineNum">     766 </span><span class="lineCov">     130872 :             ira_stack_reg_pressure_class = cl;</span>
<span class="lineNum">     767 </span>            :           }
<span class="lineNum">     768 </span>            :       }
<span class="lineNum">     769 </span>            :   }
<span class="lineNum">     770 </span>            : #endif
<span class="lineNum">     771 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span>            : /* Find pressure classes which are register classes for which we
<span class="lineNum">     774 </span>            :    calculate register pressure in IRA, register pressure sensitive
<span class="lineNum">     775 </span>            :    insn scheduling, and register pressure sensitive loop invariant
<span class="lineNum">     776 </span>            :    motion.
<span class="lineNum">     777 </span>            : 
<span class="lineNum">     778 </span>            :    To make register pressure calculation easy, we always use
<span class="lineNum">     779 </span>            :    non-intersected register pressure classes.  A move of hard
<span class="lineNum">     780 </span>            :    registers from one register pressure class is not more expensive
<span class="lineNum">     781 </span>            :    than load and store of the hard registers.  Most likely an allocno
<span class="lineNum">     782 </span>            :    class will be a subset of a register pressure class and in many
<span class="lineNum">     783 </span>            :    cases a register pressure class.  That makes usage of register
<span class="lineNum">     784 </span>            :    pressure classes a good approximation to find a high register
<a name="785"><span class="lineNum">     785 </span>            :    pressure.  */</a>
<span class="lineNum">     786 </span>            : static void
<span class="lineNum">     787 </span><span class="lineCov">     131100 : setup_pressure_classes (void)</span>
<span class="lineNum">     788 </span>            : {
<span class="lineNum">     789 </span><span class="lineCov">     131100 :   int cost, i, n, curr;</span>
<span class="lineNum">     790 </span><span class="lineCov">     131100 :   int cl, cl2;</span>
<span class="lineNum">     791 </span><span class="lineCov">     131100 :   enum reg_class pressure_classes[N_REG_CLASSES];</span>
<span class="lineNum">     792 </span><span class="lineCov">     131100 :   int m;</span>
<span class="lineNum">     793 </span><span class="lineCov">     131100 :   HARD_REG_SET temp_hard_regset2;</span>
<span class="lineNum">     794 </span><span class="lineCov">     131100 :   bool insert_p;</span>
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineCov">     131100 :   if (targetm.compute_pressure_classes)</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :     n = targetm.compute_pressure_classes (pressure_classes);</span>
<span class="lineNum">     798 </span>            :   else
<span class="lineNum">     799 </span>            :     { 
<span class="lineNum">     800 </span>            :       n = 0;
<span class="lineNum">     801 </span><span class="lineCov">    4588500 :       for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">     802 </span>            :         {
<span class="lineNum">     803 </span><span class="lineCov">    4457400 :           if (ira_class_hard_regs_num[cl] == 0)</span>
<span class="lineNum">     804 </span>            :             continue;
<span class="lineNum">     805 </span><span class="lineCov">    3935553 :           if (ira_class_hard_regs_num[cl] != 1</span>
<span class="lineNum">     806 </span>            :               /* A register class without subclasses may contain a few
<span class="lineNum">     807 </span>            :                  hard registers and movement between them is costly
<span class="lineNum">     808 </span>            :                  (e.g. SPARC FPCC registers).  We still should consider it
<span class="lineNum">     809 </span>            :                  as a candidate for a pressure class.  */
<span class="lineNum">     810 </span><span class="lineCov">    2756013 :               &amp;&amp; alloc_reg_class_subclasses[cl][0] &lt; cl)</span>
<span class="lineNum">     811 </span>            :             {
<span class="lineNum">     812 </span>            :               /* Check that the moves between any hard registers of the
<span class="lineNum">     813 </span>            :                  current class are not more expensive for a legal mode
<span class="lineNum">     814 </span>            :                  than load/store of the hard registers of the current
<span class="lineNum">     815 </span>            :                  class.  Such class is a potential candidate to be a
<span class="lineNum">     816 </span>            :                  register pressure class.  */
<span class="lineNum">     817 </span><span class="lineCov">  128726122 :               for (m = 0; m &lt; NUM_MACHINE_MODES; m++)</span>
<span class="lineNum">     818 </span>            :                 {
<span class="lineNum">     819 </span><span class="lineCov">  127809755 :                   COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">     820 </span><span class="lineCov">  127809755 :                   AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">     821 </span><span class="lineCov">  127809755 :                   AND_COMPL_HARD_REG_SET (temp_hard_regset,</span>
<span class="lineNum">     822 </span>            :                                           ira_prohibited_class_mode_regs[cl][m]);
<span class="lineNum">     823 </span><span class="lineCov">  127809755 :                   if (hard_reg_set_empty_p (temp_hard_regset))</span>
<span class="lineNum">     824 </span>            :                     continue;
<span class="lineNum">     825 </span><span class="lineCov">   27046150 :                   ira_init_register_move_cost_if_necessary ((machine_mode) m);</span>
<span class="lineNum">     826 </span><span class="lineCov">   27046150 :                   cost = ira_register_move_cost[m][cl][cl];</span>
<span class="lineNum">     827 </span><span class="lineCov">   27046150 :                   if (cost &lt;= ira_max_memory_move_cost[m][cl][1]</span>
<span class="lineNum">     828 </span><span class="lineCov">   25341459 :                       || cost &lt;= ira_max_memory_move_cost[m][cl][0])</span>
<span class="lineNum">     829 </span>            :                     break;
<span class="lineNum">     830 </span>            :                 }
<span class="lineNum">     831 </span><span class="lineCov">    2621058 :               if (m &gt;= NUM_MACHINE_MODES)</span>
<span class="lineNum">     832 </span>            :                 continue;
<span class="lineNum">     833 </span>            :             }
<span class="lineNum">     834 </span><span class="lineCov">    3019186 :           curr = 0;</span>
<span class="lineNum">     835 </span><span class="lineCov">    3019186 :           insert_p = true;</span>
<span class="lineNum">     836 </span><span class="lineCov">    3019186 :           COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">     837 </span><span class="lineCov">    3019186 :           AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">     838 </span>            :           /* Remove so far added pressure classes which are subset of the
<span class="lineNum">     839 </span>            :              current candidate class.  Prefer GENERAL_REGS as a pressure
<span class="lineNum">     840 </span>            :              register class to another class containing the same
<span class="lineNum">     841 </span>            :              allocatable hard registers.  We do this because machine
<span class="lineNum">     842 </span>            :              dependent cost hooks might give wrong costs for the latter
<span class="lineNum">     843 </span>            :              class but always give the right cost for the former class
<span class="lineNum">     844 </span>            :              (GENERAL_REGS).  */
<span class="lineNum">     845 </span><span class="lineCov">   11176675 :           for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">     846 </span>            :             {
<span class="lineNum">     847 </span><span class="lineCov">    8157489 :               cl2 = pressure_classes[i];</span>
<span class="lineNum">     848 </span><span class="lineCov">    8157489 :               COPY_HARD_REG_SET (temp_hard_regset2, reg_class_contents[cl2]);</span>
<span class="lineNum">     849 </span><span class="lineCov">    8157489 :               AND_COMPL_HARD_REG_SET (temp_hard_regset2, no_unit_alloc_regs);</span>
<span class="lineNum">     850 </span><span class="lineCov">    8157489 :               if (hard_reg_set_subset_p (temp_hard_regset, temp_hard_regset2)</span>
<span class="lineNum">     851 </span><span class="lineCov">     525177 :                   &amp;&amp; (! hard_reg_set_equal_p (temp_hard_regset,</span>
<span class="lineNum">     852 </span>            :                                               temp_hard_regset2)
<span class="lineNum">     853 </span><span class="lineCov">     397754 :                       || cl2 == (int) GENERAL_REGS))</span>
<span class="lineNum">     854 </span>            :                 {
<span class="lineNum">     855 </span><span class="lineCov">     127423 :                   pressure_classes[curr++] = (enum reg_class) cl2;</span>
<span class="lineNum">     856 </span><span class="lineCov">     127423 :                   insert_p = false;</span>
<span class="lineNum">     857 </span><span class="lineCov">     127423 :                   continue;</span>
<span class="lineNum">     858 </span>            :                 }
<span class="lineNum">     859 </span><span class="lineCov">    8030066 :               if (hard_reg_set_subset_p (temp_hard_regset2, temp_hard_regset)</span>
<span class="lineNum">     860 </span><span class="lineCov">    2367109 :                   &amp;&amp; (! hard_reg_set_equal_p (temp_hard_regset2,</span>
<span class="lineNum">     861 </span>            :                                               temp_hard_regset)
<span class="lineNum">     862 </span><span class="lineCov">     397754 :                       || cl == (int) GENERAL_REGS))</span>
<span class="lineNum">     863 </span>            :                 continue;
<span class="lineNum">     864 </span><span class="lineCov">    6196265 :               if (hard_reg_set_equal_p (temp_hard_regset2, temp_hard_regset))</span>
<span class="lineNum">     865 </span>            :                 insert_p = false;
<span class="lineNum">     866 </span><span class="lineCov">    5929611 :               pressure_classes[curr++] = (enum reg_class) cl2;</span>
<span class="lineNum">     867 </span>            :             }
<span class="lineNum">     868 </span>            :           /* If the current candidate is a subset of a so far added
<span class="lineNum">     869 </span>            :              pressure class, don't add it to the list of the pressure
<span class="lineNum">     870 </span>            :              classes.  */
<span class="lineNum">     871 </span><span class="lineCov">    3019186 :           if (insert_p)</span>
<span class="lineNum">     872 </span><span class="lineCov">    2625109 :             pressure_classes[curr++] = (enum reg_class) cl;</span>
<span class="lineNum">     873 </span>            :           n = curr;
<span class="lineNum">     874 </span>            :         }
<span class="lineNum">     875 </span>            :     }
<span class="lineNum">     876 </span>            : #ifdef ENABLE_IRA_CHECKING
<span class="lineNum">     877 </span><span class="lineCov">     131100 :   {</span>
<span class="lineNum">     878 </span><span class="lineCov">     131100 :     HARD_REG_SET ignore_hard_regs;</span>
<span class="lineNum">     879 </span>            : 
<span class="lineNum">     880 </span>            :     /* Check pressure classes correctness: here we check that hard
<span class="lineNum">     881 </span>            :        registers from all register pressure classes contains all hard
<span class="lineNum">     882 </span>            :        registers available for the allocation.  */
<span class="lineNum">     883 </span><span class="lineCov">     131100 :     CLEAR_HARD_REG_SET (temp_hard_regset);</span>
<span class="lineNum">     884 </span><span class="lineCov">     131100 :     CLEAR_HARD_REG_SET (temp_hard_regset2);</span>
<span class="lineNum">     885 </span><span class="lineCov">     131100 :     COPY_HARD_REG_SET (ignore_hard_regs, no_unit_alloc_regs);</span>
<span class="lineNum">     886 </span><span class="lineCov">    4588500 :     for (cl = 0; cl &lt; LIM_REG_CLASSES; cl++)</span>
<span class="lineNum">     887 </span>            :       {
<span class="lineNum">     888 </span>            :         /* For some targets (like MIPS with MD_REGS), there are some
<span class="lineNum">     889 </span>            :            classes with hard registers available for allocation but
<span class="lineNum">     890 </span>            :            not able to hold value of any mode.  */
<span class="lineNum">     891 </span><span class="lineCov">  130477440 :         for (m = 0; m &lt; NUM_MACHINE_MODES; m++)</span>
<span class="lineNum">     892 </span><span class="lineCov">  129955593 :           if (contains_reg_of_mode[cl][m])</span>
<span class="lineNum">     893 </span>            :             break;
<span class="lineNum">     894 </span><span class="lineCov">    4457400 :         if (m &gt;= NUM_MACHINE_MODES)</span>
<span class="lineNum">     895 </span>            :           {
<span class="lineNum">     896 </span><span class="lineCov">     521847 :             IOR_HARD_REG_SET (ignore_hard_regs, reg_class_contents[cl]);</span>
<span class="lineNum">     897 </span><span class="lineCov">     521847 :             continue;</span>
<span class="lineNum">     898 </span>            :           }
<span class="lineNum">     899 </span><span class="lineCov">   18391179 :         for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">     900 </span><span class="lineCov">   14980280 :           if ((int) pressure_classes[i] == cl)</span>
<span class="lineNum">     901 </span>            :             break;
<span class="lineNum">     902 </span><span class="lineCov">    3935553 :         IOR_HARD_REG_SET (temp_hard_regset2, reg_class_contents[cl]);</span>
<span class="lineNum">     903 </span><span class="lineCov">    3935553 :         if (i &lt; n)</span>
<span class="lineNum">     904 </span><span class="lineCov">     524654 :           IOR_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">     905 </span>            :       }
<span class="lineNum">     906 </span><span class="lineCov">   10225800 :     for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">     907 </span>            :       /* Some targets (like SPARC with ICC reg) have allocatable regs
<span class="lineNum">     908 </span>            :          for which no reg class is defined.  */
<span class="lineNum">     909 </span><span class="lineCov">   10094700 :       if (REGNO_REG_CLASS (i) == NO_REGS)</span>
<span class="lineNum">     910 </span><span class="lineCov">     393300 :         SET_HARD_REG_BIT (ignore_hard_regs, i);</span>
<span class="lineNum">     911 </span><span class="lineCov">     131100 :     AND_COMPL_HARD_REG_SET (temp_hard_regset, ignore_hard_regs);</span>
<span class="lineNum">     912 </span><span class="lineCov">     131100 :     AND_COMPL_HARD_REG_SET (temp_hard_regset2, ignore_hard_regs);</span>
<span class="lineNum">     913 </span><span class="lineCov">     131100 :     ira_assert (hard_reg_set_subset_p (temp_hard_regset2, temp_hard_regset));</span>
<span class="lineNum">     914 </span>            :   }
<span class="lineNum">     915 </span>            : #endif
<span class="lineNum">     916 </span><span class="lineCov">     131100 :   ira_pressure_classes_num = 0;</span>
<span class="lineNum">     917 </span><span class="lineCov">     655754 :   for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">     918 </span>            :     {
<span class="lineNum">     919 </span><span class="lineCov">     524654 :       cl = (int) pressure_classes[i];</span>
<span class="lineNum">     920 </span><span class="lineCov">     524654 :       ira_reg_pressure_class_p[cl] = true;</span>
<span class="lineNum">     921 </span><span class="lineCov">     524654 :       ira_pressure_classes[ira_pressure_classes_num++] = (enum reg_class) cl;</span>
<span class="lineNum">     922 </span>            :     }
<span class="lineNum">     923 </span><span class="lineCov">     131100 :   setup_stack_reg_pressure_class ();</span>
<span class="lineNum">     924 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     925 </span>            : 
<span class="lineNum">     926 </span>            : /* Set up IRA_UNIFORM_CLASS_P.  Uniform class is a register class
<span class="lineNum">     927 </span>            :    whose register move cost between any registers of the class is the
<span class="lineNum">     928 </span>            :    same as for all its subclasses.  We use the data to speed up the
<a name="929"><span class="lineNum">     929 </span>            :    2nd pass of calculations of allocno costs.  */</a>
<span class="lineNum">     930 </span>            : static void
<span class="lineNum">     931 </span><span class="lineCov">     131100 : setup_uniform_class_p (void)</span>
<span class="lineNum">     932 </span>            : {
<span class="lineNum">     933 </span><span class="lineCov">     131100 :   int i, cl, cl2, m;</span>
<span class="lineNum">     934 </span>            : 
<span class="lineNum">     935 </span><span class="lineCov">    4588500 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">     936 </span>            :     {
<span class="lineNum">     937 </span><span class="lineCov">    4457400 :       ira_uniform_class_p[cl] = false;</span>
<span class="lineNum">     938 </span><span class="lineCov">    4457400 :       if (ira_class_hard_regs_num[cl] == 0)</span>
<span class="lineNum">     939 </span>            :         continue;
<span class="lineNum">     940 </span>            :       /* We can not use alloc_reg_class_subclasses here because move
<span class="lineNum">     941 </span>            :          cost hooks does not take into account that some registers are
<span class="lineNum">     942 </span>            :          unavailable for the subtarget.  E.g. for i686, INT_SSE_REGS
<span class="lineNum">     943 </span>            :          is element of alloc_reg_class_subclasses for GENERAL_REGS
<span class="lineNum">     944 </span>            :          because SSE regs are unavailable.  */
<span class="lineNum">     945 </span><span class="lineCov">   12287577 :       for (i = 0; (cl2 = reg_class_subclasses[cl][i]) != LIM_REG_CLASSES; i++)</span>
<span class="lineNum">     946 </span>            :         {
<span class="lineNum">     947 </span><span class="lineCov">    9274679 :           if (ira_class_hard_regs_num[cl2] == 0)</span>
<span class="lineNum">     948 </span>            :             continue;
<span class="lineNum">     949 </span><span class="lineCov">  882921254 :           for (m = 0; m &lt; NUM_MACHINE_MODES; m++)</span>
<span class="lineNum">     950 </span><span class="lineCov">  874824781 :             if (contains_reg_of_mode[cl][m] &amp;&amp; contains_reg_of_mode[cl2][m])</span>
<span class="lineNum">     951 </span>            :               {
<span class="lineNum">     952 </span><span class="lineCov">  149286712 :                 ira_init_register_move_cost_if_necessary ((machine_mode) m);</span>
<span class="lineNum">     953 </span><span class="lineCov">  298573424 :                 if (ira_register_move_cost[m][cl][cl]</span>
<span class="lineNum">     954 </span><span class="lineCov">  149286712 :                     != ira_register_move_cost[m][cl2][cl2])</span>
<span class="lineNum">     955 </span>            :                   break;
<span class="lineNum">     956 </span>            :               }
<span class="lineNum">     957 </span><span class="lineCov">    9019128 :           if (m &lt; NUM_MACHINE_MODES)</span>
<span class="lineNum">     958 </span>            :             break;
<span class="lineNum">     959 </span>            :         }
<span class="lineNum">     960 </span><span class="lineCov">    3935553 :       if (cl2 == LIM_REG_CLASSES)</span>
<span class="lineNum">     961 </span><span class="lineCov">    3012898 :         ira_uniform_class_p[cl] = true;</span>
<span class="lineNum">     962 </span>            :     }
<span class="lineNum">     963 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span>            : /* Set up IRA_ALLOCNO_CLASSES, IRA_ALLOCNO_CLASSES_NUM,
<span class="lineNum">     966 </span>            :    IRA_IMPORTANT_CLASSES, and IRA_IMPORTANT_CLASSES_NUM.
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span>            :    Target may have many subtargets and not all target hard registers can
<span class="lineNum">     969 </span>            :    be used for allocation, e.g. x86 port in 32-bit mode can not use
<span class="lineNum">     970 </span>            :    hard registers introduced in x86-64 like r8-r15).  Some classes
<span class="lineNum">     971 </span>            :    might have the same allocatable hard registers, e.g.  INDEX_REGS
<span class="lineNum">     972 </span>            :    and GENERAL_REGS in x86 port in 32-bit mode.  To decrease different
<span class="lineNum">     973 </span>            :    calculations efforts we introduce allocno classes which contain
<span class="lineNum">     974 </span>            :    unique non-empty sets of allocatable hard-registers.
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span>            :    Pseudo class cost calculation in ira-costs.c is very expensive.
<span class="lineNum">     977 </span>            :    Therefore we are trying to decrease number of classes involved in
<span class="lineNum">     978 </span>            :    such calculation.  Register classes used in the cost calculation
<span class="lineNum">     979 </span>            :    are called important classes.  They are allocno classes and other
<span class="lineNum">     980 </span>            :    non-empty classes whose allocatable hard register sets are inside
<span class="lineNum">     981 </span>            :    of an allocno class hard register set.  From the first sight, it
<span class="lineNum">     982 </span>            :    looks like that they are just allocno classes.  It is not true.  In
<span class="lineNum">     983 </span>            :    example of x86-port in 32-bit mode, allocno classes will contain
<span class="lineNum">     984 </span>            :    GENERAL_REGS but not LEGACY_REGS (because allocatable hard
<span class="lineNum">     985 </span>            :    registers are the same for the both classes).  The important
<span class="lineNum">     986 </span>            :    classes will contain GENERAL_REGS and LEGACY_REGS.  It is done
<span class="lineNum">     987 </span>            :    because a machine description insn constraint may refers for
<span class="lineNum">     988 </span>            :    LEGACY_REGS and code in ira-costs.c is mostly base on investigation
<a name="989"><span class="lineNum">     989 </span>            :    of the insn constraints.  */</a>
<span class="lineNum">     990 </span>            : static void
<span class="lineNum">     991 </span><span class="lineCov">     131100 : setup_allocno_and_important_classes (void)</span>
<span class="lineNum">     992 </span>            : {
<span class="lineNum">     993 </span><span class="lineCov">     131100 :   int i, j, n, cl;</span>
<span class="lineNum">     994 </span><span class="lineCov">     131100 :   bool set_p;</span>
<span class="lineNum">     995 </span><span class="lineCov">     131100 :   HARD_REG_SET temp_hard_regset2;</span>
<span class="lineNum">     996 </span><span class="lineCov">     131100 :   static enum reg_class classes[LIM_REG_CLASSES + 1];</span>
<span class="lineNum">     997 </span>            : 
<span class="lineNum">     998 </span><span class="lineCov">     131100 :   n = 0;</span>
<span class="lineNum">     999 </span>            :   /* Collect classes which contain unique sets of allocatable hard
<span class="lineNum">    1000 </span>            :      registers.  Prefer GENERAL_REGS to other classes containing the
<span class="lineNum">    1001 </span>            :      same set of hard registers.  */
<span class="lineNum">    1002 </span><span class="lineCov">    4588500 :   for (i = 0; i &lt; LIM_REG_CLASSES; i++)</span>
<span class="lineNum">    1003 </span>            :     {
<span class="lineNum">    1004 </span><span class="lineCov">    4457400 :       COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[i]);</span>
<span class="lineNum">    1005 </span><span class="lineCov">    4457400 :       AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1006 </span><span class="lineCov">   60712445 :       for (j = 0; j &lt; n; j++)</span>
<span class="lineNum">    1007 </span>            :         {
<span class="lineNum">    1008 </span><span class="lineCov">   57047670 :           cl = classes[j];</span>
<span class="lineNum">    1009 </span><span class="lineCov">   57047670 :           COPY_HARD_REG_SET (temp_hard_regset2, reg_class_contents[cl]);</span>
<span class="lineNum">    1010 </span><span class="lineCov">   57047670 :           AND_COMPL_HARD_REG_SET (temp_hard_regset2,</span>
<span class="lineNum">    1011 </span>            :                                   no_unit_alloc_regs);
<span class="lineNum">    1012 </span><span class="lineCov">   57056207 :           if (hard_reg_set_equal_p (temp_hard_regset,</span>
<span class="lineNum">    1013 </span>            :                                     temp_hard_regset2))
<span class="lineNum">    1014 </span>            :             break;
<span class="lineNum">    1015 </span>            :         }
<span class="lineNum">    1016 </span><span class="lineCov">    4457400 :       if (j &gt;= n || targetm.additional_allocno_class_p (i))</span>
<span class="lineNum">    1017 </span><span class="lineCov">    3795875 :         classes[n++] = (enum reg_class) i;</span>
<span class="lineNum">    1018 </span><span class="lineCov">     661525 :       else if (i == GENERAL_REGS)</span>
<span class="lineNum">    1019 </span>            :         /* Prefer general regs.  For i386 example, it means that
<span class="lineNum">    1020 </span>            :            we prefer GENERAL_REGS over INDEX_REGS or LEGACY_REGS
<span class="lineNum">    1021 </span>            :            (all of them consists of the same available hard
<span class="lineNum">    1022 </span>            :            registers).  */
<span class="lineNum">    1023 </span><span class="lineCov">     131100 :         classes[j] = (enum reg_class) i;</span>
<span class="lineNum">    1024 </span>            :     }
<span class="lineNum">    1025 </span><span class="lineCov">     131100 :   classes[n] = LIM_REG_CLASSES;</span>
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span>            :   /* Set up classes which can be used for allocnos as classes
<span class="lineNum">    1028 </span>            :      containing non-empty unique sets of allocatable hard
<span class="lineNum">    1029 </span>            :      registers.  */
<span class="lineNum">    1030 </span><span class="lineCov">     131100 :   ira_allocno_classes_num = 0;</span>
<span class="lineNum">    1031 </span><span class="lineCov">    3926975 :   for (i = 0; (cl = classes[i]) != LIM_REG_CLASSES; i++)</span>
<span class="lineNum">    1032 </span><span class="lineCov">    3795875 :     if (ira_class_hard_regs_num[cl] &gt; 0)</span>
<span class="lineNum">    1033 </span><span class="lineCov">    3664222 :       ira_allocno_classes[ira_allocno_classes_num++] = (enum reg_class) cl;</span>
<span class="lineNum">    1034 </span><span class="lineCov">     131100 :   ira_important_classes_num = 0;</span>
<span class="lineNum">    1035 </span>            :   /* Add non-allocno classes containing to non-empty set of
<span class="lineNum">    1036 </span>            :      allocatable hard regs.  */
<span class="lineNum">    1037 </span><span class="lineCov">    4588500 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1038 </span><span class="lineCov">    4457400 :     if (ira_class_hard_regs_num[cl] &gt; 0)</span>
<span class="lineNum">    1039 </span>            :       {
<span class="lineNum">    1040 </span><span class="lineCov">    3935553 :         COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">    1041 </span><span class="lineCov">    3935553 :         AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1042 </span><span class="lineCov">    3935553 :         set_p = false;</span>
<span class="lineNum">    1043 </span><span class="lineCov">   60913340 :         for (j = 0; j &lt; ira_allocno_classes_num; j++)</span>
<span class="lineNum">    1044 </span>            :           {
<span class="lineNum">    1045 </span><span class="lineCov">   60642009 :             COPY_HARD_REG_SET (temp_hard_regset2,</span>
<span class="lineNum">    1046 </span>            :                                reg_class_contents[ira_allocno_classes[j]]);
<span class="lineNum">    1047 </span><span class="lineCov">   60642009 :             AND_COMPL_HARD_REG_SET (temp_hard_regset2, no_unit_alloc_regs);</span>
<span class="lineNum">    1048 </span><span class="lineCov">   60642009 :             if ((enum reg_class) cl == ira_allocno_classes[j])</span>
<span class="lineNum">    1049 </span>            :               break;
<span class="lineNum">    1050 </span><span class="lineCov">   59620178 :             else if (hard_reg_set_subset_p (temp_hard_regset,</span>
<span class="lineNum">    1051 </span>            :                                             temp_hard_regset2))
<span class="lineNum">    1052 </span>            :               set_p = true;
<span class="lineNum">    1053 </span>            :           }
<span class="lineNum">    1054 </span><span class="lineCov">    3935553 :         if (set_p &amp;&amp; j &gt;= ira_allocno_classes_num)</span>
<span class="lineNum">    1055 </span><span class="lineCov">     271331 :           ira_important_classes[ira_important_classes_num++]</span>
<span class="lineNum">    1056 </span><span class="lineCov">     271331 :             = (enum reg_class) cl;</span>
<span class="lineNum">    1057 </span>            :       }
<span class="lineNum">    1058 </span>            :   /* Now add allocno classes to the important classes.  */
<span class="lineNum">    1059 </span><span class="lineCov">    3795322 :   for (j = 0; j &lt; ira_allocno_classes_num; j++)</span>
<span class="lineNum">    1060 </span><span class="lineCov">    3664222 :     ira_important_classes[ira_important_classes_num++]</span>
<span class="lineNum">    1061 </span><span class="lineCov">    3664222 :       = ira_allocno_classes[j];</span>
<span class="lineNum">    1062 </span><span class="lineCov">    4588500 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1063 </span>            :     {
<span class="lineNum">    1064 </span><span class="lineCov">    4457400 :       ira_reg_allocno_class_p[cl] = false;</span>
<span class="lineNum">    1065 </span><span class="lineCov">    4457400 :       ira_reg_pressure_class_p[cl] = false;</span>
<span class="lineNum">    1066 </span>            :     }
<span class="lineNum">    1067 </span><span class="lineCov">    3795322 :   for (j = 0; j &lt; ira_allocno_classes_num; j++)</span>
<span class="lineNum">    1068 </span><span class="lineCov">    3664222 :     ira_reg_allocno_class_p[ira_allocno_classes[j]] = true;</span>
<span class="lineNum">    1069 </span><span class="lineCov">     131100 :   setup_pressure_classes ();</span>
<span class="lineNum">    1070 </span><span class="lineCov">     131100 :   setup_uniform_class_p ();</span>
<span class="lineNum">    1071 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span>            : /* Setup translation in CLASS_TRANSLATE of all classes into a class
<span class="lineNum">    1074 </span>            :    given by array CLASSES of length CLASSES_NUM.  The function is used
<span class="lineNum">    1075 </span>            :    make translation any reg class to an allocno class or to an
<span class="lineNum">    1076 </span>            :    pressure class.  This translation is necessary for some
<span class="lineNum">    1077 </span>            :    calculations when we can use only allocno or pressure classes and
<span class="lineNum">    1078 </span>            :    such translation represents an approximate representation of all
<span class="lineNum">    1079 </span>            :    classes.
<span class="lineNum">    1080 </span>            : 
<span class="lineNum">    1081 </span>            :    The translation in case when allocatable hard register set of a
<span class="lineNum">    1082 </span>            :    given class is subset of allocatable hard register set of a class
<span class="lineNum">    1083 </span>            :    in CLASSES is pretty simple.  We use smallest classes from CLASSES
<span class="lineNum">    1084 </span>            :    containing a given class.  If allocatable hard register set of a
<span class="lineNum">    1085 </span>            :    given class is not a subset of any corresponding set of a class
<span class="lineNum">    1086 </span>            :    from CLASSES, we use the cheapest (with load/store point of view)
<a name="1087"><span class="lineNum">    1087 </span>            :    class from CLASSES whose set intersects with given class set.  */</a>
<span class="lineNum">    1088 </span>            : static void
<span class="lineNum">    1089 </span><span class="lineCov">     262200 : setup_class_translate_array (enum reg_class *class_translate,</span>
<span class="lineNum">    1090 </span>            :                              int classes_num, enum reg_class *classes)
<span class="lineNum">    1091 </span>            : {
<span class="lineNum">    1092 </span><span class="lineCov">     262200 :   int cl, mode;</span>
<span class="lineNum">    1093 </span><span class="lineCov">     262200 :   enum reg_class aclass, best_class, *cl_ptr;</span>
<span class="lineNum">    1094 </span><span class="lineCov">     262200 :   int i, cost, min_cost, best_cost;</span>
<span class="lineNum">    1095 </span>            : 
<span class="lineNum">    1096 </span><span class="lineCov">    9177000 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1097 </span><span class="lineCov">    8914800 :     class_translate[cl] = NO_REGS;</span>
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span><span class="lineCov">    4451076 :   for (i = 0; i &lt; classes_num; i++)</span>
<span class="lineNum">    1100 </span>            :     {
<span class="lineNum">    1101 </span><span class="lineCov">    4188876 :       aclass = classes[i];</span>
<span class="lineNum">    1102 </span><span class="lineCov">   28478634 :       for (cl_ptr = &amp;alloc_reg_class_subclasses[aclass][0];</span>
<span class="lineNum">    1103 </span><span class="lineCov">   28478634 :            (cl = *cl_ptr) != LIM_REG_CLASSES;</span>
<span class="lineNum">    1104 </span>            :            cl_ptr++)
<span class="lineNum">    1105 </span><span class="lineCov">   24289758 :         if (class_translate[cl] == NO_REGS)</span>
<span class="lineNum">    1106 </span><span class="lineCov">    3024745 :           class_translate[cl] = aclass;</span>
<span class="lineNum">    1107 </span><span class="lineCov">    4188876 :       class_translate[aclass] = aclass;</span>
<span class="lineNum">    1108 </span>            :     }
<span class="lineNum">    1109 </span>            :   /* For classes which are not fully covered by one of given classes
<span class="lineNum">    1110 </span>            :      (in other words covered by more one given class), use the
<span class="lineNum">    1111 </span>            :      cheapest class.  */
<span class="lineNum">    1112 </span><span class="lineCov">    9177000 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1113 </span>            :     {
<span class="lineNum">    1114 </span><span class="lineCov">    8914800 :       if (cl == NO_REGS || class_translate[cl] != NO_REGS)</span>
<span class="lineNum">    1115 </span>            :         continue;
<span class="lineNum">    1116 </span>            :       best_class = NO_REGS;
<span class="lineNum">    1117 </span>            :       best_cost = INT_MAX;
<span class="lineNum">    1118 </span><span class="lineCov">   17727986 :       for (i = 0; i &lt; classes_num; i++)</span>
<span class="lineNum">    1119 </span>            :         {
<span class="lineNum">    1120 </span><span class="lineCov">   16031689 :           aclass = classes[i];</span>
<span class="lineNum">    1121 </span><span class="lineCov">   16031689 :           COPY_HARD_REG_SET (temp_hard_regset,</span>
<span class="lineNum">    1122 </span>            :                              reg_class_contents[aclass]);
<span class="lineNum">    1123 </span><span class="lineCov">   16031689 :           AND_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">    1124 </span><span class="lineCov">   16031689 :           AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1125 </span><span class="lineCov">   16031689 :           if (! hard_reg_set_empty_p (temp_hard_regset))</span>
<span class="lineNum">    1126 </span>            :             {
<span class="lineNum">    1127 </span>            :               min_cost = INT_MAX;
<span class="lineNum">    1128 </span><span class="lineCov">  235620298 :               for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">    1129 </span>            :                 {
<span class="lineNum">    1130 </span><span class="lineCov">  466794930 :                   cost = (ira_memory_move_cost[mode][aclass][0]</span>
<span class="lineNum">    1131 </span><span class="lineCov">  233397465 :                           + ira_memory_move_cost[mode][aclass][1]);</span>
<span class="lineNum">    1132 </span><span class="lineCov">  233397465 :                   if (min_cost &gt; cost)</span>
<span class="lineNum">    1133 </span><span class="lineCov">    3921702 :                     min_cost = cost;</span>
<span class="lineNum">    1134 </span>            :                 }
<span class="lineNum">    1135 </span><span class="lineCov">    2222833 :               if (best_class == NO_REGS || best_cost &gt; min_cost)</span>
<span class="lineNum">    1136 </span>            :                 {
<span class="lineNum">    1137 </span><span class="lineCov">     916111 :                   best_class = aclass;</span>
<span class="lineNum">    1138 </span><span class="lineCov">     916111 :                   best_cost = min_cost;</span>
<span class="lineNum">    1139 </span>            :                 }
<span class="lineNum">    1140 </span>            :             }
<span class="lineNum">    1141 </span>            :         }
<span class="lineNum">    1142 </span><span class="lineCov">    1696297 :       class_translate[cl] = best_class;</span>
<span class="lineNum">    1143 </span>            :     }
<span class="lineNum">    1144 </span><span class="lineCov">     262200 : }</span>
<span class="lineNum">    1145 </span>            : 
<span class="lineNum">    1146 </span>            : /* Set up array IRA_ALLOCNO_CLASS_TRANSLATE and
<a name="1147"><span class="lineNum">    1147 </span>            :    IRA_PRESSURE_CLASS_TRANSLATE.  */</a>
<span class="lineNum">    1148 </span>            : static void
<span class="lineNum">    1149 </span><span class="lineCov">     131100 : setup_class_translate (void)</span>
<span class="lineNum">    1150 </span>            : {
<span class="lineNum">    1151 </span><span class="lineCov">     262200 :   setup_class_translate_array (ira_allocno_class_translate,</span>
<span class="lineNum">    1152 </span><span class="lineCov">     131100 :                                ira_allocno_classes_num, ira_allocno_classes);</span>
<span class="lineNum">    1153 </span><span class="lineCov">     262200 :   setup_class_translate_array (ira_pressure_class_translate,</span>
<span class="lineNum">    1154 </span><span class="lineCov">     131100 :                                ira_pressure_classes_num, ira_pressure_classes);</span>
<span class="lineNum">    1155 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1156 </span>            : 
<span class="lineNum">    1157 </span>            : /* Order numbers of allocno classes in original target allocno class
<span class="lineNum">    1158 </span>            :    array, -1 for non-allocno classes.  */
<span class="lineNum">    1159 </span>            : static int allocno_class_order[N_REG_CLASSES];
<span class="lineNum">    1160 </span>            : 
<a name="1161"><span class="lineNum">    1161 </span>            : /* The function used to sort the important classes.  */</a>
<span class="lineNum">    1162 </span>            : static int
<span class="lineNum">    1163 </span><span class="lineCov">  104916376 : comp_reg_classes_func (const void *v1p, const void *v2p)</span>
<span class="lineNum">    1164 </span>            : {
<span class="lineNum">    1165 </span><span class="lineCov">  104916376 :   enum reg_class cl1 = *(const enum reg_class *) v1p;</span>
<span class="lineNum">    1166 </span><span class="lineCov">  104916376 :   enum reg_class cl2 = *(const enum reg_class *) v2p;</span>
<span class="lineNum">    1167 </span><span class="lineCov">  104916376 :   enum reg_class tcl1, tcl2;</span>
<span class="lineNum">    1168 </span><span class="lineCov">  104916376 :   int diff;</span>
<span class="lineNum">    1169 </span>            : 
<span class="lineNum">    1170 </span><span class="lineCov">  104916376 :   tcl1 = ira_allocno_class_translate[cl1];</span>
<span class="lineNum">    1171 </span><span class="lineCov">  104916376 :   tcl2 = ira_allocno_class_translate[cl2];</span>
<span class="lineNum">    1172 </span><span class="lineCov">  104916376 :   if (tcl1 != NO_REGS &amp;&amp; tcl2 != NO_REGS</span>
<span class="lineNum">    1173 </span><span class="lineCov">  104916376 :       &amp;&amp; (diff = allocno_class_order[tcl1] - allocno_class_order[tcl2]) != 0)</span>
<span class="lineNum">    1174 </span>            :     return diff;
<span class="lineNum">    1175 </span><span class="lineCov">    1119054 :   return (int) cl1 - (int) cl2;</span>
<span class="lineNum">    1176 </span>            : }
<span class="lineNum">    1177 </span>            : 
<span class="lineNum">    1178 </span>            : /* For correct work of function setup_reg_class_relation we need to
<span class="lineNum">    1179 </span>            :    reorder important classes according to the order of their allocno
<span class="lineNum">    1180 </span>            :    classes.  It places important classes containing the same
<span class="lineNum">    1181 </span>            :    allocatable hard register set adjacent to each other and allocno
<span class="lineNum">    1182 </span>            :    class with the allocatable hard register set right after the other
<span class="lineNum">    1183 </span>            :    important classes with the same set.
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span>            :    In example from comments of function
<span class="lineNum">    1186 </span>            :    setup_allocno_and_important_classes, it places LEGACY_REGS and
<span class="lineNum">    1187 </span>            :    GENERAL_REGS close to each other and GENERAL_REGS is after
<a name="1188"><span class="lineNum">    1188 </span>            :    LEGACY_REGS.  */</a>
<span class="lineNum">    1189 </span>            : static void
<span class="lineNum">    1190 </span><span class="lineCov">     131100 : reorder_important_classes (void)</span>
<span class="lineNum">    1191 </span>            : {
<span class="lineNum">    1192 </span><span class="lineCov">     131100 :   int i;</span>
<span class="lineNum">    1193 </span>            : 
<span class="lineNum">    1194 </span><span class="lineCov">    4588500 :   for (i = 0; i &lt; N_REG_CLASSES; i++)</span>
<span class="lineNum">    1195 </span><span class="lineCov">    4457400 :     allocno_class_order[i] = -1;</span>
<span class="lineNum">    1196 </span><span class="lineCov">    3795322 :   for (i = 0; i &lt; ira_allocno_classes_num; i++)</span>
<span class="lineNum">    1197 </span><span class="lineCov">    3664222 :     allocno_class_order[ira_allocno_classes[i]] = i;</span>
<span class="lineNum">    1198 </span><span class="lineCov">     131100 :   qsort (ira_important_classes, ira_important_classes_num,</span>
<span class="lineNum">    1199 </span>            :          sizeof (enum reg_class), comp_reg_classes_func);
<span class="lineNum">    1200 </span><span class="lineCov">    4066653 :   for (i = 0; i &lt; ira_important_classes_num; i++)</span>
<span class="lineNum">    1201 </span><span class="lineCov">    3935553 :     ira_important_class_nums[ira_important_classes[i]] = i;</span>
<span class="lineNum">    1202 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1203 </span>            : 
<span class="lineNum">    1204 </span>            : /* Set up IRA_REG_CLASS_SUBUNION, IRA_REG_CLASS_SUPERUNION,
<span class="lineNum">    1205 </span>            :    IRA_REG_CLASS_SUPER_CLASSES, IRA_REG_CLASSES_INTERSECT, and
<span class="lineNum">    1206 </span>            :    IRA_REG_CLASSES_INTERSECT_P.  For the meaning of the relations,
<a name="1207"><span class="lineNum">    1207 </span>            :    please see corresponding comments in ira-int.h.  */</a>
<span class="lineNum">    1208 </span>            : static void
<span class="lineNum">    1209 </span><span class="lineCov">     131100 : setup_reg_class_relations (void)</span>
<span class="lineNum">    1210 </span>            : {
<span class="lineNum">    1211 </span><span class="lineCov">     131100 :   int i, cl1, cl2, cl3;</span>
<span class="lineNum">    1212 </span><span class="lineCov">     131100 :   HARD_REG_SET intersection_set, union_set, temp_set2;</span>
<span class="lineNum">    1213 </span><span class="lineCov">     131100 :   bool important_class_p[N_REG_CLASSES];</span>
<span class="lineNum">    1214 </span>            : 
<span class="lineNum">    1215 </span><span class="lineCov">     131100 :   memset (important_class_p, 0, sizeof (important_class_p));</span>
<span class="lineNum">    1216 </span><span class="lineCov">    4066653 :   for (i = 0; i &lt; ira_important_classes_num; i++)</span>
<span class="lineNum">    1217 </span><span class="lineCov">    3935553 :     important_class_p[ira_important_classes[i]] = true;</span>
<span class="lineNum">    1218 </span><span class="lineCov">    4588500 :   for (cl1 = 0; cl1 &lt; N_REG_CLASSES; cl1++)</span>
<span class="lineNum">    1219 </span>            :     {
<span class="lineNum">    1220 </span><span class="lineCov">    4457400 :       ira_reg_class_super_classes[cl1][0] = LIM_REG_CLASSES;</span>
<span class="lineNum">    1221 </span><span class="lineCov">  156009000 :       for (cl2 = 0; cl2 &lt; N_REG_CLASSES; cl2++)</span>
<span class="lineNum">    1222 </span>            :         {
<span class="lineNum">    1223 </span><span class="lineCov">  151551600 :           ira_reg_classes_intersect_p[cl1][cl2] = false;</span>
<span class="lineNum">    1224 </span><span class="lineCov">  151551600 :           ira_reg_class_intersect[cl1][cl2] = NO_REGS;</span>
<span class="lineNum">    1225 </span><span class="lineCov">  151551600 :           ira_reg_class_subset[cl1][cl2] = NO_REGS;</span>
<span class="lineNum">    1226 </span><span class="lineCov">  151551600 :           COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl1]);</span>
<span class="lineNum">    1227 </span><span class="lineCov">  151551600 :           AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1228 </span><span class="lineCov">  151551600 :           COPY_HARD_REG_SET (temp_set2, reg_class_contents[cl2]);</span>
<span class="lineNum">    1229 </span><span class="lineCov">  151551600 :           AND_COMPL_HARD_REG_SET (temp_set2, no_unit_alloc_regs);</span>
<span class="lineNum">    1230 </span><span class="lineCov">  151551600 :           if (hard_reg_set_empty_p (temp_hard_regset)</span>
<span class="lineNum">    1231 </span><span class="lineCov">   17742798 :               &amp;&amp; hard_reg_set_empty_p (temp_set2))</span>
<span class="lineNum">    1232 </span>            :             {
<span class="lineNum">    1233 </span>            :               /* The both classes have no allocatable hard registers
<span class="lineNum">    1234 </span>            :                  -- take all class hard registers into account and use
<span class="lineNum">    1235 </span>            :                  reg_class_subunion and reg_class_superunion.  */
<span class="lineNum">    1236 </span><span class="lineCov">     688629 :               for (i = 0;; i++)</span>
<span class="lineNum">    1237 </span>            :                 {
<span class="lineNum">    1238 </span><span class="lineCov">     688629 :                   cl3 = reg_class_subclasses[cl1][i];</span>
<span class="lineNum">    1239 </span><span class="lineCov">    2836668 :                   if (cl3 == LIM_REG_CLASSES)</span>
<span class="lineNum">    1240 </span>            :                     break;
<span class="lineNum">    1241 </span><span class="lineCov">     688629 :                   if (reg_class_subset_p (ira_reg_class_intersect[cl1][cl2],</span>
<span class="lineNum">    1242 </span>            :                                           (enum reg_class) cl3))
<span class="lineNum">    1243 </span><span class="lineCov">     605785 :                     ira_reg_class_intersect[cl1][cl2] = (enum reg_class) cl3;</span>
<span class="lineNum">    1244 </span>            :                 }
<span class="lineNum">    1245 </span><span class="lineCov">    2148039 :               ira_reg_class_subunion[cl1][cl2] = reg_class_subunion[cl1][cl2];</span>
<span class="lineNum">    1246 </span><span class="lineCov">    2148039 :               ira_reg_class_superunion[cl1][cl2] = reg_class_superunion[cl1][cl2];</span>
<span class="lineNum">    1247 </span><span class="lineCov">    2148039 :               continue;</span>
<span class="lineNum">    1248 </span>            :             }
<span class="lineNum">    1249 </span><span class="lineCov">  149403561 :           ira_reg_classes_intersect_p[cl1][cl2]</span>
<span class="lineNum">    1250 </span><span class="lineCov">  149403561 :             = hard_reg_set_intersect_p (temp_hard_regset, temp_set2);</span>
<span class="lineNum">    1251 </span><span class="lineCov">  133808802 :           if (important_class_p[cl1] &amp;&amp; important_class_p[cl2]</span>
<span class="lineNum">    1252 </span><span class="lineCov">  267617604 :               &amp;&amp; hard_reg_set_subset_p (temp_hard_regset, temp_set2))</span>
<span class="lineNum">    1253 </span>            :             {
<span class="lineNum">    1254 </span>            :               /* CL1 and CL2 are important classes and CL1 allocatable
<span class="lineNum">    1255 </span>            :                  hard register set is inside of CL2 allocatable hard
<span class="lineNum">    1256 </span>            :                  registers -- make CL1 a superset of CL2.  */
<span class="lineNum">    1257 </span><span class="lineCov">   28091029 :               enum reg_class *p;</span>
<span class="lineNum">    1258 </span>            : 
<span class="lineNum">    1259 </span><span class="lineCov">   28091029 :               p = &amp;ira_reg_class_super_classes[cl1][0];</span>
<span class="lineNum">    1260 </span><span class="lineCov">  134190332 :               while (*p != LIM_REG_CLASSES)</span>
<span class="lineNum">    1261 </span><span class="lineCov">  106099303 :                 p++;</span>
<span class="lineNum">    1262 </span><span class="lineCov">   28091029 :               *p++ = (enum reg_class) cl2;</span>
<span class="lineNum">    1263 </span><span class="lineCov">   28091029 :               *p = LIM_REG_CLASSES;</span>
<span class="lineNum">    1264 </span>            :             }
<span class="lineNum">    1265 </span><span class="lineCov">  149403561 :           ira_reg_class_subunion[cl1][cl2] = NO_REGS;</span>
<span class="lineNum">    1266 </span><span class="lineCov">  149403561 :           ira_reg_class_superunion[cl1][cl2] = NO_REGS;</span>
<span class="lineNum">    1267 </span><span class="lineCov">  149403561 :           COPY_HARD_REG_SET (intersection_set, reg_class_contents[cl1]);</span>
<span class="lineNum">    1268 </span><span class="lineCov">  149403561 :           AND_HARD_REG_SET (intersection_set, reg_class_contents[cl2]);</span>
<span class="lineNum">    1269 </span><span class="lineCov">  149403561 :           AND_COMPL_HARD_REG_SET (intersection_set, no_unit_alloc_regs);</span>
<span class="lineNum">    1270 </span><span class="lineCov">  149403561 :           COPY_HARD_REG_SET (union_set, reg_class_contents[cl1]);</span>
<span class="lineNum">    1271 </span><span class="lineCov">  149403561 :           IOR_HARD_REG_SET (union_set, reg_class_contents[cl2]);</span>
<span class="lineNum">    1272 </span><span class="lineCov">  149403561 :           AND_COMPL_HARD_REG_SET (union_set, no_unit_alloc_regs);</span>
<span class="lineNum">    1273 </span><span class="lineCov"> 5229124635 :           for (cl3 = 0; cl3 &lt; N_REG_CLASSES; cl3++)</span>
<span class="lineNum">    1274 </span>            :             {
<span class="lineNum">    1275 </span><span class="lineCov"> 5079721074 :               COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl3]);</span>
<span class="lineNum">    1276 </span><span class="lineCov"> 5079721074 :               AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1277 </span><span class="lineCov"> 5079721074 :               if (hard_reg_set_subset_p (temp_hard_regset, intersection_set))</span>
<span class="lineNum">    1278 </span>            :                 {
<span class="lineNum">    1279 </span>            :                   /* CL3 allocatable hard register set is inside of
<span class="lineNum">    1280 </span>            :                      intersection of allocatable hard register sets
<span class="lineNum">    1281 </span>            :                      of CL1 and CL2.  */
<span class="lineNum">    1282 </span><span class="lineCov">  834041358 :                   if (important_class_p[cl3])</span>
<span class="lineNum">    1283 </span>            :                     {
<span class="lineNum">    1284 </span><span class="lineCov">  240289635 :                       COPY_HARD_REG_SET</span>
<span class="lineNum">    1285 </span>            :                         (temp_set2,
<span class="lineNum">    1286 </span>            :                          reg_class_contents
<span class="lineNum">    1287 </span>            :                          [(int) ira_reg_class_intersect[cl1][cl2]]);
<span class="lineNum">    1288 </span><span class="lineCov">  240289635 :                       AND_COMPL_HARD_REG_SET (temp_set2, no_unit_alloc_regs);</span>
<span class="lineNum">    1289 </span><span class="lineCov">  240289635 :                       if (! hard_reg_set_subset_p (temp_hard_regset, temp_set2)</span>
<span class="lineNum">    1290 </span>            :                           /* If the allocatable hard register sets are
<span class="lineNum">    1291 </span>            :                              the same, prefer GENERAL_REGS or the
<span class="lineNum">    1292 </span>            :                              smallest class for debugging
<span class="lineNum">    1293 </span>            :                              purposes.  */
<span class="lineNum">    1294 </span><span class="lineCov">   31079092 :                           || (hard_reg_set_equal_p (temp_hard_regset, temp_set2)</span>
<span class="lineNum">    1295 </span><span class="lineCov">   22843696 :                               &amp;&amp; (cl3 == GENERAL_REGS</span>
<span class="lineNum">    1296 </span><span class="lineCov">   18067774 :                                   || ((ira_reg_class_intersect[cl1][cl2]</span>
<span class="lineNum">    1297 </span>            :                                        != GENERAL_REGS)
<span class="lineNum">    1298 </span>            :                                       &amp;&amp; hard_reg_set_subset_p
<span class="lineNum">    1299 </span><span class="lineCov">   18022552 :                                          (reg_class_contents[cl3],</span>
<span class="lineNum">    1300 </span>            :                                           reg_class_contents
<span class="lineNum">    1301 </span>            :                                           [(int)
<span class="lineNum">    1302 </span>            :                                            ira_reg_class_intersect[cl1][cl2]])))))
<span class="lineNum">    1303 </span><span class="lineCov">  214087913 :                         ira_reg_class_intersect[cl1][cl2] = (enum reg_class) cl3;</span>
<span class="lineNum">    1304 </span>            :                     }
<span class="lineNum">    1305 </span><span class="lineCov">  834041358 :                   COPY_HARD_REG_SET</span>
<span class="lineNum">    1306 </span>            :                     (temp_set2,
<span class="lineNum">    1307 </span>            :                      reg_class_contents[(int) ira_reg_class_subset[cl1][cl2]]);
<span class="lineNum">    1308 </span><span class="lineCov">  834041358 :                   AND_COMPL_HARD_REG_SET (temp_set2, no_unit_alloc_regs);</span>
<span class="lineNum">    1309 </span><span class="lineCov">  834041358 :                   if (! hard_reg_set_subset_p (temp_hard_regset, temp_set2)</span>
<span class="lineNum">    1310 </span>            :                       /* Ignore unavailable hard registers and prefer
<span class="lineNum">    1311 </span>            :                          smallest class for debugging purposes.  */
<span class="lineNum">    1312 </span><span class="lineCov">  624830815 :                       || (hard_reg_set_equal_p (temp_hard_regset, temp_set2)</span>
<span class="lineNum">    1313 </span>            :                           &amp;&amp; hard_reg_set_subset_p
<span class="lineNum">    1314 </span><span class="lineCov">  451452608 :                              (reg_class_contents[cl3],</span>
<span class="lineNum">    1315 </span>            :                               reg_class_contents
<span class="lineNum">    1316 </span>            :                               [(int) ira_reg_class_subset[cl1][cl2]])))
<span class="lineNum">    1317 </span><span class="lineCov">  358715552 :                     ira_reg_class_subset[cl1][cl2] = (enum reg_class) cl3;</span>
<span class="lineNum">    1318 </span>            :                 }
<span class="lineNum">    1319 </span><span class="lineCov"> 5079721074 :               if (important_class_p[cl3]</span>
<span class="lineNum">    1320 </span><span class="lineCov"> 5079721074 :                   &amp;&amp; hard_reg_set_subset_p (temp_hard_regset, union_set))</span>
<span class="lineNum">    1321 </span>            :                 {
<span class="lineNum">    1322 </span>            :                   /* CL3 allocatable hard register set is inside of
<span class="lineNum">    1323 </span>            :                      union of allocatable hard register sets of CL1
<span class="lineNum">    1324 </span>            :                      and CL2.  */
<span class="lineNum">    1325 </span><span class="lineCov"> 1699153735 :                   COPY_HARD_REG_SET</span>
<span class="lineNum">    1326 </span>            :                     (temp_set2,
<span class="lineNum">    1327 </span>            :                      reg_class_contents[(int) ira_reg_class_subunion[cl1][cl2]]);
<span class="lineNum">    1328 </span><span class="lineCov"> 1699153735 :                   AND_COMPL_HARD_REG_SET (temp_set2, no_unit_alloc_regs);</span>
<span class="lineNum">    1329 </span><span class="lineCov"> 1699153735 :                   if (ira_reg_class_subunion[cl1][cl2] == NO_REGS</span>
<span class="lineNum">    1330 </span><span class="lineCov"> 1699153735 :                       || (hard_reg_set_subset_p (temp_set2, temp_hard_regset)</span>
<span class="lineNum">    1331 </span>            :                           
<span class="lineNum">    1332 </span><span class="lineCov">  386368950 :                           &amp;&amp; (! hard_reg_set_equal_p (temp_set2,</span>
<span class="lineNum">    1333 </span>            :                                                       temp_hard_regset)
<span class="lineNum">    1334 </span><span class="lineCov">   67021574 :                               || cl3 == GENERAL_REGS</span>
<span class="lineNum">    1335 </span>            :                               /* If the allocatable hard register sets are the
<span class="lineNum">    1336 </span>            :                                  same, prefer GENERAL_REGS or the smallest
<span class="lineNum">    1337 </span>            :                                  class for debugging purposes.  */
<span class="lineNum">    1338 </span><span class="lineCov">   16196048 :                               || (ira_reg_class_subunion[cl1][cl2] != GENERAL_REGS</span>
<span class="lineNum">    1339 </span>            :                                   &amp;&amp; hard_reg_set_subset_p
<span class="lineNum">    1340 </span><span class="lineCov">   15773425 :                                      (reg_class_contents[cl3],</span>
<span class="lineNum">    1341 </span>            :                                       reg_class_contents
<span class="lineNum">    1342 </span>            :                                       [(int) ira_reg_class_subunion[cl1][cl2]])))))
<span class="lineNum">    1343 </span><span class="lineCov">  519683551 :                     ira_reg_class_subunion[cl1][cl2] = (enum reg_class) cl3;</span>
<span class="lineNum">    1344 </span>            :                 }
<span class="lineNum">    1345 </span><span class="lineCov"> 5079721074 :               if (hard_reg_set_subset_p (union_set, temp_hard_regset))</span>
<span class="lineNum">    1346 </span>            :                 {
<span class="lineNum">    1347 </span>            :                   /* CL3 allocatable hard register set contains union
<span class="lineNum">    1348 </span>            :                      of allocatable hard register sets of CL1 and
<span class="lineNum">    1349 </span>            :                      CL2.  */
<span class="lineNum">    1350 </span><span class="lineCov">  663199029 :                   COPY_HARD_REG_SET</span>
<span class="lineNum">    1351 </span>            :                     (temp_set2,
<span class="lineNum">    1352 </span>            :                      reg_class_contents[(int) ira_reg_class_superunion[cl1][cl2]]);
<span class="lineNum">    1353 </span><span class="lineCov">  663199029 :                   AND_COMPL_HARD_REG_SET (temp_set2, no_unit_alloc_regs);</span>
<span class="lineNum">    1354 </span><span class="lineCov">  663199029 :                   if (ira_reg_class_superunion[cl1][cl2] == NO_REGS</span>
<span class="lineNum">    1355 </span><span class="lineCov">  663199029 :                       || (hard_reg_set_subset_p (temp_hard_regset, temp_set2)</span>
<span class="lineNum">    1356 </span>            : 
<span class="lineNum">    1357 </span><span class="lineCov">   29746057 :                           &amp;&amp; (! hard_reg_set_equal_p (temp_set2,</span>
<span class="lineNum">    1358 </span>            :                                                       temp_hard_regset)
<span class="lineNum">    1359 </span><span class="lineCov">   26076854 :                               || cl3 == GENERAL_REGS</span>
<span class="lineNum">    1360 </span>            :                               /* If the allocatable hard register sets are the
<span class="lineNum">    1361 </span>            :                                  same, prefer GENERAL_REGS or the smallest
<span class="lineNum">    1362 </span>            :                                  class for debugging purposes.  */
<span class="lineNum">    1363 </span><span class="lineCov">   13526405 :                               || (ira_reg_class_superunion[cl1][cl2] != GENERAL_REGS</span>
<span class="lineNum">    1364 </span>            :                                   &amp;&amp; hard_reg_set_subset_p
<span class="lineNum">    1365 </span><span class="lineCov">   13098933 :                                      (reg_class_contents[cl3],</span>
<span class="lineNum">    1366 </span>            :                                       reg_class_contents
<span class="lineNum">    1367 </span>            :                                       [(int) ira_reg_class_superunion[cl1][cl2]])))))
<span class="lineNum">    1368 </span><span class="lineCov">  165707761 :                     ira_reg_class_superunion[cl1][cl2] = (enum reg_class) cl3;</span>
<span class="lineNum">    1369 </span>            :                 }
<span class="lineNum">    1370 </span>            :             }
<span class="lineNum">    1371 </span>            :         }
<span class="lineNum">    1372 </span>            :     }
<span class="lineNum">    1373 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1374 </span>            : 
<a name="1375"><span class="lineNum">    1375 </span>            : /* Output all uniform and important classes into file F.  */</a>
<span class="lineNum">    1376 </span>            : static void
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 : print_uniform_and_important_classes (FILE *f)</span>
<span class="lineNum">    1378 </span>            : {
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :   int i, cl;</span>
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :   fprintf (f, &quot;Uniform classes:\n&quot;);</span>
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :   for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :     if (ira_uniform_class_p[cl])</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :       fprintf (f, &quot; %s&quot;, reg_class_names[cl]);</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :   fprintf (f, &quot;\nImportant classes:\n&quot;);</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; ira_important_classes_num; i++)</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :     fprintf (f, &quot; %s&quot;, reg_class_names[ira_important_classes[i]]);</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :   fprintf (f, &quot;\n&quot;);</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1390 </span>            : 
<span class="lineNum">    1391 </span>            : /* Output all possible allocno or pressure classes and their
<a name="1392"><span class="lineNum">    1392 </span>            :    translation map into file F.  */</a>
<span class="lineNum">    1393 </span>            : static void
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 : print_translated_classes (FILE *f, bool pressure_p)</span>
<span class="lineNum">    1395 </span>            : {
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :   int classes_num = (pressure_p</span>
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                      ? ira_pressure_classes_num : ira_allocno_classes_num);</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :   enum reg_class *classes = (pressure_p</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                              ? ira_pressure_classes : ira_allocno_classes);</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :   enum reg_class *class_translate = (pressure_p</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                                      ? ira_pressure_class_translate</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                                      : ira_allocno_class_translate);</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :   int i;</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :   fprintf (f, &quot;%s classes:\n&quot;, pressure_p ? &quot;Pressure&quot; : &quot;Allocno&quot;);</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; classes_num; i++)</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :     fprintf (f, &quot; %s&quot;, reg_class_names[classes[i]]);</span>
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :   fprintf (f, &quot;\nClass translation:\n&quot;);</span>
<span class="lineNum">    1409 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; N_REG_CLASSES; i++)</span>
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :     fprintf (f, &quot; %s -&gt; %s\n&quot;, reg_class_names[i],</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :              reg_class_names[class_translate[i]]);</span>
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1413 </span>            : 
<span class="lineNum">    1414 </span>            : /* Output all possible allocno and translation classes and the
<a name="1415"><span class="lineNum">    1415 </span>            :    translation maps into stderr.  */</a>
<span class="lineNum">    1416 </span>            : void
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 : ira_debug_allocno_classes (void)</span>
<span class="lineNum">    1418 </span>            : {
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :   print_uniform_and_important_classes (stderr);</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :   print_translated_classes (stderr, false);</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :   print_translated_classes (stderr, true);</span>
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1423 </span>            : 
<span class="lineNum">    1424 </span>            : /* Set up different arrays concerning class subsets, allocno and
<a name="1425"><span class="lineNum">    1425 </span>            :    important classes.  */</a>
<span class="lineNum">    1426 </span>            : static void
<span class="lineNum">    1427 </span><span class="lineCov">     131100 : find_reg_classes (void)</span>
<span class="lineNum">    1428 </span>            : {
<span class="lineNum">    1429 </span><span class="lineCov">     131100 :   setup_allocno_and_important_classes ();</span>
<span class="lineNum">    1430 </span><span class="lineCov">     131100 :   setup_class_translate ();</span>
<span class="lineNum">    1431 </span><span class="lineCov">     131100 :   reorder_important_classes ();</span>
<span class="lineNum">    1432 </span><span class="lineCov">     131100 :   setup_reg_class_relations ();</span>
<span class="lineNum">    1433 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1434 </span>            : 
<span class="lineNum">    1435 </span>            : 
<span class="lineNum">    1436 </span>            : 
<a name="1437"><span class="lineNum">    1437 </span>            : /* Set up the array above.  */</a>
<span class="lineNum">    1438 </span>            : static void
<span class="lineNum">    1439 </span><span class="lineCov">     131100 : setup_hard_regno_aclass (void)</span>
<span class="lineNum">    1440 </span>            : {
<span class="lineNum">    1441 </span><span class="lineCov">     131100 :   int i;</span>
<span class="lineNum">    1442 </span>            : 
<span class="lineNum">    1443 </span><span class="lineCov">   10225800 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    1444 </span>            :     {
<span class="lineNum">    1445 </span>            : #if 1
<span class="lineNum">    1446 </span><span class="lineCov">   20189400 :       ira_hard_regno_allocno_class[i]</span>
<span class="lineNum">    1447 </span><span class="lineCov">   10094700 :         = (TEST_HARD_REG_BIT (no_unit_alloc_regs, i)</span>
<span class="lineNum">    1448 </span><span class="lineCov">   10094700 :            ? NO_REGS</span>
<span class="lineNum">    1449 </span><span class="lineCov">    6104172 :            : ira_allocno_class_translate[REGNO_REG_CLASS (i)]);</span>
<span class="lineNum">    1450 </span>            : #else
<span class="lineNum">    1451 </span>            :       int j;
<span class="lineNum">    1452 </span>            :       enum reg_class cl;
<span class="lineNum">    1453 </span>            :       ira_hard_regno_allocno_class[i] = NO_REGS;
<span class="lineNum">    1454 </span>            :       for (j = 0; j &lt; ira_allocno_classes_num; j++)
<span class="lineNum">    1455 </span>            :         {
<span class="lineNum">    1456 </span>            :           cl = ira_allocno_classes[j];
<span class="lineNum">    1457 </span>            :           if (ira_class_hard_reg_index[cl][i] &gt;= 0)
<span class="lineNum">    1458 </span>            :             {
<span class="lineNum">    1459 </span>            :               ira_hard_regno_allocno_class[i] = cl;
<span class="lineNum">    1460 </span>            :               break;
<span class="lineNum">    1461 </span>            :             }
<span class="lineNum">    1462 </span>            :         }
<span class="lineNum">    1463 </span>            : #endif
<span class="lineNum">    1464 </span>            :     }
<span class="lineNum">    1465 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1466 </span>            : 
<span class="lineNum">    1467 </span>            : 
<span class="lineNum">    1468 </span>            : 
<a name="1469"><span class="lineNum">    1469 </span>            : /* Form IRA_REG_CLASS_MAX_NREGS and IRA_REG_CLASS_MIN_NREGS maps.  */</a>
<span class="lineNum">    1470 </span>            : static void
<span class="lineNum">    1471 </span><span class="lineCov">     131100 : setup_reg_class_nregs (void)</span>
<span class="lineNum">    1472 </span>            : {
<span class="lineNum">    1473 </span><span class="lineCov">     131100 :   int i, cl, cl2, m;</span>
<span class="lineNum">    1474 </span>            : 
<span class="lineNum">    1475 </span><span class="lineCov">   13896600 :   for (m = 0; m &lt; MAX_MACHINE_MODE; m++)</span>
<span class="lineNum">    1476 </span>            :     {
<span class="lineNum">    1477 </span><span class="lineCov">  481792500 :       for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1478 </span><span class="lineCov">  936054000 :         ira_reg_class_max_nregs[cl][m]</span>
<span class="lineNum">    1479 </span><span class="lineCov">  936054000 :           = ira_reg_class_min_nregs[cl][m]</span>
<span class="lineNum">    1480 </span><span class="lineCov">  468027000 :           = targetm.class_max_nregs ((reg_class_t) cl, (machine_mode) m);</span>
<span class="lineNum">    1481 </span><span class="lineCov">  481792500 :       for (cl = 0; cl &lt; N_REG_CLASSES; cl++)</span>
<span class="lineNum">    1482 </span><span class="lineCov"> 2536324980 :         for (i = 0;</span>
<span class="lineNum">    1483 </span><span class="lineCov"> 3004351980 :              (cl2 = alloc_reg_class_subclasses[cl][i]) != LIM_REG_CLASSES;</span>
<span class="lineNum">    1484 </span>            :              i++)
<span class="lineNum">    1485 </span><span class="lineCov"> 5072649960 :           if (ira_reg_class_min_nregs[cl2][m]</span>
<span class="lineNum">    1486 </span><span class="lineCov"> 2536324980 :               &lt; ira_reg_class_min_nregs[cl][m])</span>
<span class="lineNum">    1487 </span><span class="lineCov">   27966179 :             ira_reg_class_min_nregs[cl][m] = ira_reg_class_min_nregs[cl2][m];</span>
<span class="lineNum">    1488 </span>            :     }
<span class="lineNum">    1489 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span>            : 
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span>            : /* Set up IRA_PROHIBITED_CLASS_MODE_REGS and IRA_CLASS_SINGLETON.
<a name="1494"><span class="lineNum">    1494 </span>            :    This function is called once IRA_CLASS_HARD_REGS has been initialized.  */</a>
<span class="lineNum">    1495 </span>            : static void
<span class="lineNum">    1496 </span><span class="lineCov">     131100 : setup_prohibited_class_mode_regs (void)</span>
<span class="lineNum">    1497 </span>            : {
<span class="lineNum">    1498 </span><span class="lineCov">     131100 :   int j, k, hard_regno, cl, last_hard_regno, count;</span>
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">    1501 </span>            :     {
<span class="lineNum">    1502 </span><span class="lineCov">    4457400 :       COPY_HARD_REG_SET (temp_hard_regset, reg_class_contents[cl]);</span>
<span class="lineNum">    1503 </span><span class="lineCov">    4457400 :       AND_COMPL_HARD_REG_SET (temp_hard_regset, no_unit_alloc_regs);</span>
<span class="lineNum">    1504 </span><span class="lineCov">  472484400 :       for (j = 0; j &lt; NUM_MACHINE_MODES; j++)</span>
<span class="lineNum">    1505 </span>            :         {
<span class="lineNum">    1506 </span><span class="lineCov">  468027000 :           count = 0;</span>
<span class="lineNum">    1507 </span><span class="lineCov">  468027000 :           last_hard_regno = -1;</span>
<span class="lineNum">    1508 </span><span class="lineCov">  468027000 :           CLEAR_HARD_REG_SET (ira_prohibited_class_mode_regs[cl][j]);</span>
<span class="lineNum">    1509 </span><span class="lineCov"> 5311175625 :           for (k = ira_class_hard_regs_num[cl] - 1; k &gt;= 0; k--)</span>
<span class="lineNum">    1510 </span>            :             {
<span class="lineNum">    1511 </span><span class="lineCov"> 4843148625 :               hard_regno = ira_class_hard_regs[cl][k];</span>
<span class="lineNum">    1512 </span><span class="lineCov"> 4843148625 :               if (!targetm.hard_regno_mode_ok (hard_regno, (machine_mode) j))</span>
<span class="lineNum">    1513 </span><span class="lineCov"> 3949635928 :                 SET_HARD_REG_BIT (ira_prohibited_class_mode_regs[cl][j],</span>
<span class="lineNum">    1514 </span>            :                                   hard_regno);
<span class="lineNum">    1515 </span><span class="lineCov">  893512697 :               else if (in_hard_reg_set_p (temp_hard_regset,</span>
<span class="lineNum">    1516 </span>            :                                           (machine_mode) j, hard_regno))
<span class="lineNum">    1517 </span>            :                 {
<span class="lineNum">    1518 </span><span class="lineCov">  846161677 :                   last_hard_regno = hard_regno;</span>
<span class="lineNum">    1519 </span><span class="lineCov">  846161677 :                   count++;</span>
<span class="lineNum">    1520 </span>            :                 }
<span class="lineNum">    1521 </span>            :             }
<span class="lineNum">    1522 </span><span class="lineCov">  468027000 :           ira_class_singleton[cl][j] = (count == 1 ? last_hard_regno : -1);</span>
<span class="lineNum">    1523 </span>            :         }
<span class="lineNum">    1524 </span>            :     }
<span class="lineNum">    1525 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span>            : /* Clarify IRA_PROHIBITED_CLASS_MODE_REGS by excluding hard registers
<span class="lineNum">    1528 </span>            :    spanning from one register pressure class to another one.  It is
<a name="1529"><span class="lineNum">    1529 </span>            :    called after defining the pressure classes.  */</a>
<span class="lineNum">    1530 </span>            : static void
<span class="lineNum">    1531 </span><span class="lineCov">     131100 : clarify_prohibited_class_mode_regs (void)</span>
<span class="lineNum">    1532 </span>            : {
<span class="lineNum">    1533 </span><span class="lineCov">     131100 :   int j, k, hard_regno, cl, pclass, nregs;</span>
<span class="lineNum">    1534 </span>            : 
<span class="lineNum">    1535 </span><span class="lineCov">    4588500 :   for (cl = (int) N_REG_CLASSES - 1; cl &gt;= 0; cl--)</span>
<span class="lineNum">    1536 </span><span class="lineCov">  472484400 :     for (j = 0; j &lt; NUM_MACHINE_MODES; j++)</span>
<span class="lineNum">    1537 </span>            :       {
<span class="lineNum">    1538 </span><span class="lineCov">  468027000 :         CLEAR_HARD_REG_SET (ira_useful_class_mode_regs[cl][j]);</span>
<span class="lineNum">    1539 </span><span class="lineCov"> 5311175625 :         for (k = ira_class_hard_regs_num[cl] - 1; k &gt;= 0; k--)</span>
<span class="lineNum">    1540 </span>            :           {
<span class="lineNum">    1541 </span><span class="lineCov"> 4843148625 :             hard_regno = ira_class_hard_regs[cl][k];</span>
<span class="lineNum">    1542 </span><span class="lineCov"> 4843148625 :             if (TEST_HARD_REG_BIT (ira_prohibited_class_mode_regs[cl][j], hard_regno))</span>
<span class="lineNum">    1543 </span>            :               continue;
<span class="lineNum">    1544 </span><span class="lineCov">  893512697 :             nregs = hard_regno_nregs (hard_regno, (machine_mode) j);</span>
<span class="lineNum">    1545 </span><span class="lineCov">  893512697 :             if (hard_regno + nregs &gt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    1546 </span>            :               {
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 SET_HARD_REG_BIT (ira_prohibited_class_mode_regs[cl][j],</span>
<span class="lineNum">    1548 </span>            :                                   hard_regno);
<span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                  continue;</span>
<span class="lineNum">    1550 </span>            :               }
<span class="lineNum">    1551 </span><span class="lineCov">  893512697 :             pclass = ira_pressure_class_translate[REGNO_REG_CLASS (hard_regno)];</span>
<span class="lineNum">    1552 </span><span class="lineCov"> 1998432181 :             for (nregs-- ;nregs &gt;= 0; nregs--)</span>
<span class="lineNum">    1553 </span><span class="lineCov"> 2258514628 :               if (((enum reg_class) pclass</span>
<span class="lineNum">    1554 </span><span class="lineCov"> 1129257314 :                    != ira_pressure_class_translate[REGNO_REG_CLASS</span>
<span class="lineNum">    1555 </span><span class="lineCov"> 1129257314 :                                                    (hard_regno + nregs)]))</span>
<span class="lineNum">    1556 </span>            :                 {
<span class="lineNum">    1557 </span><span class="lineCov">   24337830 :                   SET_HARD_REG_BIT (ira_prohibited_class_mode_regs[cl][j],</span>
<span class="lineNum">    1558 </span>            :                                     hard_regno);
<span class="lineNum">    1559 </span><span class="lineCov">   24337830 :                   break;</span>
<span class="lineNum">    1560 </span>            :                 }
<span class="lineNum">    1561 </span><span class="lineCov">  893512697 :             if (!TEST_HARD_REG_BIT (ira_prohibited_class_mode_regs[cl][j],</span>
<span class="lineNum">    1562 </span>            :                                     hard_regno))
<span class="lineNum">    1563 </span><span class="lineCov">  869174867 :               add_to_hard_reg_set (&amp;ira_useful_class_mode_regs[cl][j],</span>
<span class="lineNum">    1564 </span>            :                                    (machine_mode) j, hard_regno);
<span class="lineNum">    1565 </span>            :           }
<span class="lineNum">    1566 </span>            :       }
<span class="lineNum">    1567 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1568 </span>            : 
<span class="lineNum">    1569 </span>            : /* Allocate and initialize IRA_REGISTER_MOVE_COST, IRA_MAY_MOVE_IN_COST
<a name="1570"><span class="lineNum">    1570 </span>            :    and IRA_MAY_MOVE_OUT_COST for MODE.  */</a>
<span class="lineNum">    1571 </span>            : void
<span class="lineNum">    1572 </span><span class="lineCov">    4378629 : ira_init_register_move_cost (machine_mode mode)</span>
<span class="lineNum">    1573 </span>            : {
<span class="lineNum">    1574 </span><span class="lineCov">    4378629 :   static unsigned short last_move_cost[N_REG_CLASSES][N_REG_CLASSES];</span>
<span class="lineNum">    1575 </span><span class="lineCov">    4378629 :   bool all_match = true;</span>
<span class="lineNum">    1576 </span><span class="lineCov">    4378629 :   unsigned int cl1, cl2;</span>
<span class="lineNum">    1577 </span>            : 
<span class="lineNum">    1578 </span><span class="lineCov">    4378629 :   ira_assert (ira_register_move_cost[mode] == NULL</span>
<span class="lineNum">    1579 </span>            :               &amp;&amp; ira_may_move_in_cost[mode] == NULL
<span class="lineNum">    1580 </span>            :               &amp;&amp; ira_may_move_out_cost[mode] == NULL);
<span class="lineNum">    1581 </span>            :   /* Note that we might be asked about the move costs of modes that
<span class="lineNum">    1582 </span>            :      cannot be stored in any hard register, for example if an inline
<span class="lineNum">    1583 </span>            :      asm tries to create a register operand with an impossible mode.
<span class="lineNum">    1584 </span>            :      We therefore can't assert have_regs_of_mode[mode] here.  */
<span class="lineNum">    1585 </span><span class="lineCov">  153252015 :   for (cl1 = 0; cl1 &lt; N_REG_CLASSES; cl1++)</span>
<span class="lineNum">    1586 </span><span class="lineCov"> 5210568510 :     for (cl2 = 0; cl2 &lt; N_REG_CLASSES; cl2++)</span>
<span class="lineNum">    1587 </span>            :       {
<span class="lineNum">    1588 </span><span class="lineCov"> 5061695124 :         int cost;</span>
<span class="lineNum">    1589 </span><span class="lineCov"> 5061695124 :         if (!contains_reg_of_mode[cl1][mode]</span>
<span class="lineNum">    1590 </span><span class="lineCov"> 2717611704 :             || !contains_reg_of_mode[cl2][mode])</span>
<span class="lineNum">    1591 </span>            :           {
<span class="lineNum">    1592 </span><span class="lineCov"> 6842344628 :             if ((ira_reg_class_max_nregs[cl1][mode]</span>
<span class="lineNum">    1593 </span><span class="lineCov"> 3421172314 :                  &gt; ira_class_hard_regs_num[cl1])</span>
<span class="lineNum">    1594 </span><span class="lineCov"> 4490818078 :                 || (ira_reg_class_max_nregs[cl2][mode]</span>
<span class="lineNum">    1595 </span><span class="lineCov"> 2245409039 :                     &gt; ira_class_hard_regs_num[cl2]))</span>
<span class="lineNum">    1596 </span>            :               cost = 65535;
<span class="lineNum">    1597 </span>            :             else
<span class="lineNum">    1598 </span><span class="lineCov"> 2800732146 :               cost = (ira_memory_move_cost[mode][cl1][0]</span>
<span class="lineNum">    1599 </span><span class="lineCov"> 1400366073 :                       + ira_memory_move_cost[mode][cl2][1]) * 2;</span>
<span class="lineNum">    1600 </span>            :           }
<span class="lineNum">    1601 </span>            :         else
<span class="lineNum">    1602 </span>            :           {
<span class="lineNum">    1603 </span><span class="lineCov"> 1640522810 :             cost = register_move_cost (mode, (enum reg_class) cl1,</span>
<span class="lineNum">    1604 </span>            :                                        (enum reg_class) cl2);
<span class="lineNum">    1605 </span><span class="lineCov"> 1640522810 :             ira_assert (cost &lt; 65535);</span>
<span class="lineNum">    1606 </span>            :           }
<span class="lineNum">    1607 </span><span class="lineCov"> 5061695124 :         all_match &amp;= (last_move_cost[cl1][cl2] == cost);</span>
<span class="lineNum">    1608 </span><span class="lineCov"> 5061695124 :         last_move_cost[cl1][cl2] = cost;</span>
<span class="lineNum">    1609 </span>            :       }
<span class="lineNum">    1610 </span><span class="lineCov">    4378629 :   if (all_match &amp;&amp; last_mode_for_init_move_cost != -1)</span>
<span class="lineNum">    1611 </span>            :     {
<span class="lineNum">    1612 </span><span class="lineCov">    1595226 :       ira_register_move_cost[mode]</span>
<span class="lineNum">    1613 </span><span class="lineCov">    1595226 :         = ira_register_move_cost[last_mode_for_init_move_cost];</span>
<span class="lineNum">    1614 </span><span class="lineCov">    1595226 :       ira_may_move_in_cost[mode]</span>
<span class="lineNum">    1615 </span><span class="lineCov">    1595226 :         = ira_may_move_in_cost[last_mode_for_init_move_cost];</span>
<span class="lineNum">    1616 </span><span class="lineCov">    1595226 :       ira_may_move_out_cost[mode]</span>
<span class="lineNum">    1617 </span><span class="lineCov">    1595226 :         = ira_may_move_out_cost[last_mode_for_init_move_cost];</span>
<span class="lineNum">    1618 </span><span class="lineCov">    1595226 :       return;</span>
<span class="lineNum">    1619 </span>            :     }
<span class="lineNum">    1620 </span><span class="lineCov">    2783403 :   last_mode_for_init_move_cost = mode;</span>
<span class="lineNum">    1621 </span><span class="lineCov">    2783403 :   ira_register_move_cost[mode] = XNEWVEC (move_table, N_REG_CLASSES);</span>
<span class="lineNum">    1622 </span><span class="lineCov">    2783403 :   ira_may_move_in_cost[mode] = XNEWVEC (move_table, N_REG_CLASSES);</span>
<span class="lineNum">    1623 </span><span class="lineCov">    2783403 :   ira_may_move_out_cost[mode] = XNEWVEC (move_table, N_REG_CLASSES);</span>
<span class="lineNum">    1624 </span><span class="lineCov">   97419105 :   for (cl1 = 0; cl1 &lt; N_REG_CLASSES; cl1++)</span>
<span class="lineNum">    1625 </span><span class="lineCov"> 3312249570 :     for (cl2 = 0; cl2 &lt; N_REG_CLASSES; cl2++)</span>
<span class="lineNum">    1626 </span>            :       {
<span class="lineNum">    1627 </span><span class="lineCov"> 3217613868 :         int cost;</span>
<span class="lineNum">    1628 </span><span class="lineCov"> 3217613868 :         enum reg_class *p1, *p2;</span>
<span class="lineNum">    1629 </span>            :         
<span class="lineNum">    1630 </span><span class="lineCov"> 3217613868 :         if (last_move_cost[cl1][cl2] == 65535)</span>
<span class="lineNum">    1631 </span>            :           {
<span class="lineNum">    1632 </span><span class="lineCov"> 1298794436 :             ira_register_move_cost[mode][cl1][cl2] = 65535;</span>
<span class="lineNum">    1633 </span><span class="lineCov"> 1298794436 :             ira_may_move_in_cost[mode][cl1][cl2] = 65535;</span>
<span class="lineNum">    1634 </span><span class="lineCov"> 1298794436 :             ira_may_move_out_cost[mode][cl1][cl2] = 65535;</span>
<span class="lineNum">    1635 </span>            :           }
<span class="lineNum">    1636 </span>            :         else
<span class="lineNum">    1637 </span>            :           {
<span class="lineNum">    1638 </span><span class="lineCov"> 1918819432 :             cost = last_move_cost[cl1][cl2];</span>
<span class="lineNum">    1639 </span>            :             
<span class="lineNum">    1640 </span><span class="lineCov">14990439820 :             for (p2 = &amp;reg_class_subclasses[cl2][0];</span>
<span class="lineNum">    1641 </span><span class="lineCov">14990439820 :                  *p2 != LIM_REG_CLASSES; p2++)</span>
<span class="lineNum">    1642 </span><span class="lineCov">13071620388 :               if (ira_class_hard_regs_num[*p2] &gt; 0</span>
<span class="lineNum">    1643 </span><span class="lineCov">12365875530 :                   &amp;&amp; (ira_reg_class_max_nregs[*p2][mode]</span>
<span class="lineNum">    1644 </span>            :                       &lt;= ira_class_hard_regs_num[*p2]))
<span class="lineNum">    1645 </span><span class="lineCov">10005492215 :                 cost = MAX (cost, ira_register_move_cost[mode][cl1][*p2]);</span>
<span class="lineNum">    1646 </span>            :             
<span class="lineNum">    1647 </span><span class="lineCov">14990439820 :             for (p1 = &amp;reg_class_subclasses[cl1][0];</span>
<span class="lineNum">    1648 </span><span class="lineCov">14990439820 :                  *p1 != LIM_REG_CLASSES; p1++)</span>
<span class="lineNum">    1649 </span><span class="lineCov">13071620388 :               if (ira_class_hard_regs_num[*p1] &gt; 0</span>
<span class="lineNum">    1650 </span><span class="lineCov">12365875530 :                   &amp;&amp; (ira_reg_class_max_nregs[*p1][mode]</span>
<span class="lineNum">    1651 </span>            :                       &lt;= ira_class_hard_regs_num[*p1]))
<span class="lineNum">    1652 </span><span class="lineCov">10005492215 :                 cost = MAX (cost, ira_register_move_cost[mode][*p1][cl2]);</span>
<span class="lineNum">    1653 </span>            :             
<span class="lineNum">    1654 </span><span class="lineCov"> 1918819432 :             ira_assert (cost &lt;= 65535);</span>
<span class="lineNum">    1655 </span><span class="lineCov"> 1918819432 :             ira_register_move_cost[mode][cl1][cl2] = cost;</span>
<span class="lineNum">    1656 </span>            :             
<span class="lineNum">    1657 </span><span class="lineCov"> 1918819432 :             if (ira_class_subset_p[cl1][cl2])</span>
<span class="lineNum">    1658 </span><span class="lineCov">  480703978 :               ira_may_move_in_cost[mode][cl1][cl2] = 0;</span>
<span class="lineNum">    1659 </span>            :             else
<span class="lineNum">    1660 </span><span class="lineCov"> 1438115454 :               ira_may_move_in_cost[mode][cl1][cl2] = cost;</span>
<span class="lineNum">    1661 </span>            :             
<span class="lineNum">    1662 </span><span class="lineCov"> 1918819432 :             if (ira_class_subset_p[cl2][cl1])</span>
<span class="lineNum">    1663 </span><span class="lineCov">  480703978 :               ira_may_move_out_cost[mode][cl1][cl2] = 0;</span>
<span class="lineNum">    1664 </span>            :             else
<span class="lineNum">    1665 </span><span class="lineCov"> 1438115454 :               ira_may_move_out_cost[mode][cl1][cl2] = cost;</span>
<span class="lineNum">    1666 </span>            :           }
<span class="lineNum">    1667 </span>            :       }
<span class="lineNum">    1668 </span>            : }
<span class="lineNum">    1669 </span>            : 
<span class="lineNum">    1670 </span>            : 
<span class="lineNum">    1671 </span>            : 
<span class="lineNum">    1672 </span>            : /* This is called once during compiler work.  It sets up
<span class="lineNum">    1673 </span>            :    different arrays whose values don't depend on the compiled
<a name="1674"><span class="lineNum">    1674 </span>            :    function.  */</a>
<span class="lineNum">    1675 </span>            : void
<span class="lineNum">    1676 </span><span class="lineCov">     129347 : ira_init_once (void)</span>
<span class="lineNum">    1677 </span>            : {
<span class="lineNum">    1678 </span><span class="lineCov">     129347 :   ira_init_costs_once ();</span>
<span class="lineNum">    1679 </span><span class="lineCov">     129347 :   lra_init_once ();</span>
<span class="lineNum">    1680 </span>            : 
<span class="lineNum">    1681 </span><span class="lineCov">     129347 :   ira_use_lra_p = targetm.lra_p ();</span>
<span class="lineNum">    1682 </span><span class="lineCov">     129347 : }</span>
<span class="lineNum">    1683 </span>            : 
<span class="lineNum">    1684 </span>            : /* Free ira_max_register_move_cost, ira_may_move_in_cost and
<a name="1685"><span class="lineNum">    1685 </span>            :    ira_may_move_out_cost for each mode.  */</a>
<span class="lineNum">    1686 </span>            : void
<span class="lineNum">    1687 </span><span class="lineCov">     300925 : target_ira_int::free_register_move_costs (void)</span>
<span class="lineNum">    1688 </span>            : {
<span class="lineNum">    1689 </span><span class="lineCov">     300925 :   int mode, i;</span>
<span class="lineNum">    1690 </span>            : 
<span class="lineNum">    1691 </span>            :   /* Reset move_cost and friends, making sure we only free shared
<span class="lineNum">    1692 </span>            :      table entries once.  */
<span class="lineNum">    1693 </span><span class="lineCov">   31898050 :   for (mode = 0; mode &lt; MAX_MACHINE_MODE; mode++)</span>
<span class="lineNum">    1694 </span><span class="lineCov">   31597125 :     if (x_ira_register_move_cost[mode])</span>
<span class="lineNum">    1695 </span>            :       {
<span class="lineNum">    1696 </span><span class="lineCov">  211050657 :         for (i = 0;</span>
<span class="lineNum">    1697 </span><span class="lineCov">  215105572 :              i &lt; mode &amp;&amp; (x_ira_register_move_cost[i]</span>
<span class="lineNum">    1698 </span>            :                           != x_ira_register_move_cost[mode]);
<span class="lineNum">    1699 </span>            :              i++)
<span class="lineNum">    1700 </span>            :           ;
<span class="lineNum">    1701 </span><span class="lineCov">    4054915 :         if (i == mode)</span>
<span class="lineNum">    1702 </span>            :           {
<span class="lineNum">    1703 </span><span class="lineCov">    2579688 :             free (x_ira_register_move_cost[mode]);</span>
<span class="lineNum">    1704 </span><span class="lineCov">    2579688 :             free (x_ira_may_move_in_cost[mode]);</span>
<span class="lineNum">    1705 </span><span class="lineCov">    2579688 :             free (x_ira_may_move_out_cost[mode]);</span>
<span class="lineNum">    1706 </span>            :           }
<span class="lineNum">    1707 </span>            :       }
<span class="lineNum">    1708 </span><span class="lineCov">     300925 :   memset (x_ira_register_move_cost, 0, sizeof x_ira_register_move_cost);</span>
<span class="lineNum">    1709 </span><span class="lineCov">     300925 :   memset (x_ira_may_move_in_cost, 0, sizeof x_ira_may_move_in_cost);</span>
<span class="lineNum">    1710 </span><span class="lineCov">     300925 :   memset (x_ira_may_move_out_cost, 0, sizeof x_ira_may_move_out_cost);</span>
<span class="lineNum">    1711 </span><span class="lineCov">     300925 :   last_mode_for_init_move_cost = -1;</span>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineCov">     300925 : }</span></a>
<span class="lineNum">    1713 </span>            : 
<span class="lineNum">    1714 </span><span class="lineCov">     339650 : target_ira_int::~target_ira_int ()</span>
<span class="lineNum">    1715 </span>            : {
<span class="lineNum">    1716 </span><span class="lineCov">     169825 :   free_ira_costs ();</span>
<span class="lineNum">    1717 </span><span class="lineCov">     169825 :   free_register_move_costs ();</span>
<span class="lineNum">    1718 </span><span class="lineCov">     169825 : }</span>
<span class="lineNum">    1719 </span>            : 
<span class="lineNum">    1720 </span>            : /* This is called every time when register related information is
<a name="1721"><span class="lineNum">    1721 </span>            :    changed.  */</a>
<span class="lineNum">    1722 </span>            : void
<span class="lineNum">    1723 </span><span class="lineCov">     131100 : ira_init (void)</span>
<span class="lineNum">    1724 </span>            : {
<span class="lineNum">    1725 </span><span class="lineCov">     131100 :   this_target_ira_int-&gt;free_register_move_costs ();</span>
<span class="lineNum">    1726 </span><span class="lineCov">     131100 :   setup_reg_mode_hard_regset ();</span>
<span class="lineNum">    1727 </span><span class="lineCov">     131100 :   setup_alloc_regs (flag_omit_frame_pointer != 0);</span>
<span class="lineNum">    1728 </span><span class="lineCov">     131100 :   setup_class_subset_and_memory_move_costs ();</span>
<span class="lineNum">    1729 </span><span class="lineCov">     131100 :   setup_reg_class_nregs ();</span>
<span class="lineNum">    1730 </span><span class="lineCov">     131100 :   setup_prohibited_class_mode_regs ();</span>
<span class="lineNum">    1731 </span><span class="lineCov">     131100 :   find_reg_classes ();</span>
<span class="lineNum">    1732 </span><span class="lineCov">     131100 :   clarify_prohibited_class_mode_regs ();</span>
<span class="lineNum">    1733 </span><span class="lineCov">     131100 :   setup_hard_regno_aclass ();</span>
<span class="lineNum">    1734 </span><span class="lineCov">     131100 :   ira_init_costs ();</span>
<span class="lineNum">    1735 </span><span class="lineCov">     131100 : }</span>
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span>            : 
<span class="lineNum">    1738 </span>            : #define ira_prohibited_mode_move_regs_initialized_p \
<span class="lineNum">    1739 </span>            :   (this_target_ira_int-&gt;x_ira_prohibited_mode_move_regs_initialized_p)
<span class="lineNum">    1740 </span>            : 
<a name="1741"><span class="lineNum">    1741 </span>            : /* Set up IRA_PROHIBITED_MODE_MOVE_REGS.  */</a>
<span class="lineNum">    1742 </span>            : static void
<span class="lineNum">    1743 </span><span class="lineCov">     832590 : setup_prohibited_mode_move_regs (void)</span>
<span class="lineNum">    1744 </span>            : {
<span class="lineNum">    1745 </span><span class="lineCov">     832590 :   int i, j;</span>
<span class="lineNum">    1746 </span><span class="lineCov">     832590 :   rtx test_reg1, test_reg2, move_pat;</span>
<span class="lineNum">    1747 </span><span class="lineCov">     832590 :   rtx_insn *move_insn;</span>
<span class="lineNum">    1748 </span>            : 
<span class="lineNum">    1749 </span><span class="lineCov">     832590 :   if (ira_prohibited_mode_move_regs_initialized_p)</span>
<span class="lineNum">    1750 </span>            :     return;
<span class="lineNum">    1751 </span><span class="lineCov">     130065 :   ira_prohibited_mode_move_regs_initialized_p = true;</span>
<span class="lineNum">    1752 </span><span class="lineCov">     260130 :   test_reg1 = gen_rtx_REG (word_mode, LAST_VIRTUAL_REGISTER + 1);</span>
<span class="lineNum">    1753 </span><span class="lineCov">     260130 :   test_reg2 = gen_rtx_REG (word_mode, LAST_VIRTUAL_REGISTER + 2);</span>
<span class="lineNum">    1754 </span><span class="lineCov">     130065 :   move_pat = gen_rtx_SET (test_reg1, test_reg2);</span>
<span class="lineNum">    1755 </span><span class="lineCov">     130065 :   move_insn = gen_rtx_INSN (VOIDmode, 0, 0, 0, move_pat, 0, -1, 0);</span>
<span class="lineNum">    1756 </span><span class="lineCov">   13786890 :   for (i = 0; i &lt; NUM_MACHINE_MODES; i++)</span>
<span class="lineNum">    1757 </span>            :     {
<span class="lineNum">    1758 </span><span class="lineCov">   13656825 :       SET_HARD_REG_SET (ira_prohibited_mode_move_regs[i]);</span>
<span class="lineNum">    1759 </span><span class="lineCov"> 1065232350 :       for (j = 0; j &lt; FIRST_PSEUDO_REGISTER; j++)</span>
<span class="lineNum">    1760 </span>            :         {
<span class="lineNum">    1761 </span><span class="lineCov"> 1051575525 :           if (!targetm.hard_regno_mode_ok (j, (machine_mode) i))</span>
<span class="lineNum">    1762 </span>            :             continue;
<span class="lineNum">    1763 </span><span class="lineCov">  123050534 :           set_mode_and_regno (test_reg1, (machine_mode) i, j);</span>
<span class="lineNum">    1764 </span><span class="lineCov">  123050534 :           set_mode_and_regno (test_reg2, (machine_mode) i, j);</span>
<span class="lineNum">    1765 </span><span class="lineCov">  123050534 :           INSN_CODE (move_insn) = -1;</span>
<span class="lineNum">    1766 </span><span class="lineCov">  123050534 :           recog_memoized (move_insn);</span>
<span class="lineNum">    1767 </span><span class="lineCov">  123050534 :           if (INSN_CODE (move_insn) &lt; 0)</span>
<span class="lineNum">    1768 </span>            :             continue;
<span class="lineNum">    1769 </span><span class="lineCov">   85082850 :           extract_insn (move_insn);</span>
<span class="lineNum">    1770 </span>            :           /* We don't know whether the move will be in code that is optimized
<span class="lineNum">    1771 </span>            :              for size or speed, so consider all enabled alternatives.  */
<span class="lineNum">    1772 </span><span class="lineCov">   85082850 :           if (! constrain_operands (1, get_enabled_alternatives (move_insn)))</span>
<span class="lineNum">    1773 </span>            :             continue;
<span class="lineNum">    1774 </span><span class="lineCov">   82135406 :           CLEAR_HARD_REG_BIT (ira_prohibited_mode_move_regs[i], j);</span>
<span class="lineNum">    1775 </span>            :         }
<span class="lineNum">    1776 </span>            :     }
<span class="lineNum">    1777 </span>            : }
<span class="lineNum">    1778 </span>            : 
<span class="lineNum">    1779 </span>            : 
<span class="lineNum">    1780 </span>            : 
<a name="1781"><span class="lineNum">    1781 </span>            : /* Setup possible alternatives in ALTS for INSN.  */</a>
<span class="lineNum">    1782 </span>            : void
<span class="lineNum">    1783 </span><span class="lineCov">   10991419 : ira_setup_alts (rtx_insn *insn, HARD_REG_SET &amp;alts)</span>
<span class="lineNum">    1784 </span>            : {
<span class="lineNum">    1785 </span>            :   /* MAP nalt * nop -&gt; start of constraints for given operand and
<span class="lineNum">    1786 </span>            :      alternative.  */
<span class="lineNum">    1787 </span><span class="lineCov">   10991419 :   static vec&lt;const char *&gt; insn_constraints;</span>
<span class="lineNum">    1788 </span><span class="lineCov">   10991419 :   int nop, nalt;</span>
<span class="lineNum">    1789 </span><span class="lineCov">   10991419 :   bool curr_swapped;</span>
<span class="lineNum">    1790 </span><span class="lineCov">   10991419 :   const char *p;</span>
<span class="lineNum">    1791 </span><span class="lineCov">   10991419 :   int commutative = -1;</span>
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span><span class="lineCov">   10991419 :   extract_insn (insn);</span>
<span class="lineNum">    1794 </span><span class="lineCov">   10991419 :   alternative_mask preferred = get_preferred_alternatives (insn);</span>
<span class="lineNum">    1795 </span><span class="lineCov">   10991419 :   CLEAR_HARD_REG_SET (alts);</span>
<span class="lineNum">    1796 </span><span class="lineCov">   10991419 :   insn_constraints.release ();</span>
<span class="lineNum">    1797 </span><span class="lineCov">   21982838 :   insn_constraints.safe_grow_cleared (recog_data.n_operands</span>
<span class="lineNum">    1798 </span><span class="lineCov">   10991419 :                                       * recog_data.n_alternatives + 1);</span>
<span class="lineNum">    1799 </span>            :   /* Check that the hard reg set is enough for holding all
<span class="lineNum">    1800 </span>            :      alternatives.  It is hard to imagine the situation when the
<span class="lineNum">    1801 </span>            :      assertion is wrong.  */
<span class="lineNum">    1802 </span><span class="lineCov">   10991419 :   ira_assert (recog_data.n_alternatives</span>
<span class="lineNum">    1803 </span>            :               &lt;= (int) MAX (sizeof (HARD_REG_ELT_TYPE) * CHAR_BIT,
<span class="lineNum">    1804 </span>            :                             FIRST_PSEUDO_REGISTER));
<span class="lineNum">    1805 </span>            :   for (curr_swapped = false;; curr_swapped = true)
<span class="lineNum">    1806 </span>            :     {
<span class="lineNum">    1807 </span>            :       /* Calculate some data common for all alternatives to speed up the
<span class="lineNum">    1808 </span>            :          function.  */
<span class="lineNum">    1809 </span><span class="lineCov">   40973001 :       for (nop = 0; nop &lt; recog_data.n_operands; nop++)</span>
<span class="lineNum">    1810 </span>            :         {
<span class="lineNum">    1811 </span><span class="lineCov">  152442386 :           for (nalt = 0, p = recog_data.constraints[nop];</span>
<span class="lineNum">    1812 </span><span class="lineCov">  152442386 :                nalt &lt; recog_data.n_alternatives;</span>
<span class="lineNum">    1813 </span>            :                nalt++)
<span class="lineNum">    1814 </span>            :             {
<span class="lineNum">    1815 </span><span class="lineCov">  123565315 :               insn_constraints[nop * recog_data.n_alternatives + nalt] = p;</span>
<span class="lineNum">    1816 </span><span class="lineCov">  343237695 :               while (*p &amp;&amp; *p != ',')</span>
<span class="lineNum">    1817 </span>            :                 {
<span class="lineNum">    1818 </span>            :                   /* We only support one commutative marker, the first
<span class="lineNum">    1819 </span>            :                      one.  We already set commutative above.  */
<span class="lineNum">    1820 </span><span class="lineCov">  219672380 :                   if (*p == '%' &amp;&amp; commutative &lt; 0)</span>
<span class="lineNum">    1821 </span><span class="lineCov">    1104511 :                     commutative = nop;</span>
<span class="lineNum">    1822 </span><span class="lineCov">  219672380 :                   p++;</span>
<span class="lineNum">    1823 </span>            :                 }
<span class="lineNum">    1824 </span><span class="lineCov">  123565315 :               if (*p)</span>
<span class="lineNum">    1825 </span><span class="lineCov">   98557806 :                 p++;</span>
<span class="lineNum">    1826 </span>            :             }
<span class="lineNum">    1827 </span>            :         }
<span class="lineNum">    1828 </span><span class="lineCov">   68267479 :       for (nalt = 0; nalt &lt; recog_data.n_alternatives; nalt++)</span>
<span class="lineNum">    1829 </span>            :         {
<span class="lineNum">    1830 </span><span class="lineCov">   56171549 :           if (!TEST_BIT (preferred, nalt)</span>
<span class="lineNum">    1831 </span><span class="lineCov">   46004154 :               || TEST_HARD_REG_BIT (alts, nalt))</span>
<span class="lineNum">    1832 </span>            :             continue;
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span><span class="lineCov">  119790624 :           for (nop = 0; nop &lt; recog_data.n_operands; nop++)</span>
<span class="lineNum">    1835 </span>            :             {
<span class="lineNum">    1836 </span><span class="lineCov">   89253491 :               int c, len;</span>
<span class="lineNum">    1837 </span>            : 
<span class="lineNum">    1838 </span><span class="lineCov">   89253491 :               rtx op = recog_data.operand[nop];</span>
<span class="lineNum">    1839 </span><span class="lineCov">   89253491 :               p = insn_constraints[nop * recog_data.n_alternatives + nalt];</span>
<span class="lineNum">    1840 </span><span class="lineCov">   89253491 :               if (*p == 0 || *p == ',')</span>
<span class="lineNum">    1841 </span>            :                 continue;
<span class="lineNum">    1842 </span>            :               
<span class="lineNum">    1843 </span><span class="lineCov">  142955070 :               do</span>
<span class="lineNum">    1844 </span><span class="lineCov">  149011230 :                 switch (c = *p, len = CONSTRAINT_LEN (c, p), c)</span>
<span class="lineNum">    1845 </span>            :                   {
<span class="lineNum">    1846 </span><span class="lineCov">   10812719 :                   case '#':</span>
<span class="lineNum">    1847 </span><span class="lineCov">   10812719 :                   case ',':</span>
<span class="lineNum">    1848 </span><span class="lineCov">   10812719 :                     c = '\0';</span>
<span class="lineNum">    1849 </span>            :                     /* FALLTHRU */
<span class="lineNum">    1850 </span>            :                   case '\0':
<span class="lineNum">    1851 </span>            :                     len = 0;
<span class="lineNum">    1852 </span>            :                     break;
<span class="lineNum">    1853 </span>            :                   
<span class="lineNum">    1854 </span>            :                   case '%':
<span class="lineNum">    1855 </span>            :                     /* The commutative modifier is handled above.  */
<span class="lineNum">    1856 </span>            :                     break;
<span class="lineNum">    1857 </span>            : 
<span class="lineNum">    1858 </span>            :                   case '0':  case '1':  case '2':  case '3':  case '4':
<span class="lineNum">    1859 </span>            :                   case '5':  case '6':  case '7':  case '8':  case '9':
<span class="lineNum">    1860 </span>            :                     goto op_success;
<span class="lineNum">    1861 </span>            :                     break;
<span class="lineNum">    1862 </span>            :                     
<span class="lineNum">    1863 </span>            :                   case 'g':
<span class="lineNum">    1864 </span>            :                     goto op_success;
<span class="lineNum">    1865 </span><span class="lineCov">  125071005 :                     break;</span>
<span class="lineNum">    1866 </span>            :                     
<span class="lineNum">    1867 </span><span class="lineCov">  125071005 :                   default:</span>
<span class="lineNum">    1868 </span><span class="lineCov">  125071005 :                     {</span>
<span class="lineNum">    1869 </span><span class="lineCov">  125071005 :                       enum constraint_num cn = lookup_constraint (p);</span>
<span class="lineNum">    1870 </span><span class="lineCov">  125071005 :                       switch (get_constraint_type (cn))</span>
<span class="lineNum">    1871 </span>            :                         {
<span class="lineNum">    1872 </span><span class="lineCov">  106532944 :                         case CT_REGISTER:</span>
<span class="lineNum">    1873 </span><span class="lineCov">  168727177 :                           if (reg_class_for_constraint (cn) != NO_REGS)</span>
<span class="lineNum">    1874 </span>            :                             goto op_success;
<span class="lineNum">    1875 </span>            :                           break;
<span class="lineNum">    1876 </span>            : 
<span class="lineNum">    1877 </span><span class="lineCov">     433577 :                         case CT_CONST_INT:</span>
<span class="lineNum">    1878 </span><span class="lineCov">     433577 :                           if (CONST_INT_P (op)</span>
<span class="lineNum">    1879 </span><span class="lineCov">     608779 :                               &amp;&amp; (insn_const_int_ok_for_constraint</span>
<span class="lineNum">    1880 </span><span class="lineCov">     175202 :                                   (INTVAL (op), cn)))</span>
<span class="lineNum">    1881 </span>            :                             goto op_success;
<span class="lineNum">    1882 </span>            :                           break;
<span class="lineNum">    1883 </span>            : 
<span class="lineNum">    1884 </span>            :                         case CT_ADDRESS:
<span class="lineNum">    1885 </span>            :                         case CT_MEMORY:
<span class="lineNum">    1886 </span>            :                         case CT_SPECIAL_MEMORY:
<span class="lineNum">    1887 </span>            :                           goto op_success;
<span class="lineNum">    1888 </span>            : 
<span class="lineNum">    1889 </span><span class="lineCov">    7004082 :                         case CT_FIXED_FORM:</span>
<span class="lineNum">    1890 </span><span class="lineCov">    7004082 :                           if (constraint_satisfied_p (op, cn))</span>
<span class="lineNum">    1891 </span>            :                             goto op_success;
<span class="lineNum">    1892 </span>            :                           break;
<span class="lineNum">    1893 </span>            :                         }
<span class="lineNum">    1894 </span>            :                       break;
<span class="lineNum">    1895 </span>            :                     }
<span class="lineNum">    1896 </span>            :                   }
<span class="lineNum">    1897 </span><span class="lineCov">   71036737 :               while (p += len, c);</span>
<span class="lineNum">    1898 </span>            :               break;
<span class="lineNum">    1899 </span>            :             op_success:
<span class="lineNum">    1900 </span>            :               ;
<span class="lineNum">    1901 </span>            :             }
<span class="lineNum">    1902 </span><span class="lineCov">   43131215 :           if (nop &gt;= recog_data.n_operands)</span>
<span class="lineNum">    1903 </span><span class="lineCov">   30537133 :             SET_HARD_REG_BIT (alts, nalt);</span>
<span class="lineNum">    1904 </span>            :         }
<span class="lineNum">    1905 </span><span class="lineCov">   12095930 :       if (commutative &lt; 0)</span>
<span class="lineNum">    1906 </span>            :         break;
<span class="lineNum">    1907 </span>            :       /* Swap forth and back to avoid changing recog_data.  */
<span class="lineNum">    1908 </span><span class="lineCov">    6627066 :       std::swap (recog_data.operand[commutative],</span>
<span class="lineNum">    1909 </span><span class="lineCov">    2209022 :                  recog_data.operand[commutative + 1]);</span>
<span class="lineNum">    1910 </span><span class="lineCov">    2209022 :       if (curr_swapped)</span>
<span class="lineNum">    1911 </span>            :         break;
<span class="lineNum">    1912 </span>            :     }
<span class="lineNum">    1913 </span><span class="lineCov">   10991419 : }</span>
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span>            : /* Return the number of the output non-early clobber operand which
<span class="lineNum">    1916 </span>            :    should be the same in any case as operand with number OP_NUM (or
<span class="lineNum">    1917 </span>            :    negative value if there is no such operand).  The function takes
<a name="1918"><span class="lineNum">    1918 </span>            :    only really possible alternatives into consideration.  */</a>
<span class="lineNum">    1919 </span>            : int
<span class="lineNum">    1920 </span><span class="lineCov">   10784246 : ira_get_dup_out_num (int op_num, HARD_REG_SET &amp;alts)</span>
<span class="lineNum">    1921 </span>            : {
<span class="lineNum">    1922 </span><span class="lineCov">   10784246 :   int curr_alt, c, original, dup;</span>
<span class="lineNum">    1923 </span><span class="lineCov">   10784246 :   bool ignore_p, use_commut_op_p;</span>
<span class="lineNum">    1924 </span><span class="lineCov">   10784246 :   const char *str;</span>
<span class="lineNum">    1925 </span>            : 
<span class="lineNum">    1926 </span><span class="lineCov">   10784246 :   if (op_num &lt; 0 || recog_data.n_alternatives == 0)</span>
<span class="lineNum">    1927 </span>            :     return -1;
<span class="lineNum">    1928 </span>            :   /* We should find duplications only for input operands.  */
<span class="lineNum">    1929 </span><span class="lineCov">   10784246 :   if (recog_data.operand_type[op_num] != OP_IN)</span>
<span class="lineNum">    1930 </span>            :     return -1;
<span class="lineNum">    1931 </span><span class="lineCov">    7941501 :   str = recog_data.constraints[op_num];</span>
<span class="lineNum">    1932 </span><span class="lineCov">    7941501 :   use_commut_op_p = false;</span>
<span class="lineNum">    1933 </span><span class="lineCov">    9136921 :   for (;;)</span>
<span class="lineNum">    1934 </span>            :     {
<span class="lineNum">    1935 </span><span class="lineCov">    9136921 :       rtx op = recog_data.operand[op_num];</span>
<span class="lineNum">    1936 </span>            :       
<span class="lineNum">    1937 </span><span class="lineCov">    9136921 :       for (curr_alt = 0, ignore_p = !TEST_HARD_REG_BIT (alts, curr_alt),</span>
<span class="lineNum">    1938 </span><span class="lineCov">    9136921 :            original = -1;;)</span>
<span class="lineNum">    1939 </span>            :         {
<span class="lineNum">    1940 </span><span class="lineCov">   30743916 :           c = *str;</span>
<span class="lineNum">    1941 </span><span class="lineCov">   30743916 :           if (c == '\0')</span>
<span class="lineNum">    1942 </span>            :             break;
<span class="lineNum">    1943 </span><span class="lineCov">   28317442 :           if (c == '#')</span>
<span class="lineNum">    1944 </span>            :             ignore_p = true;
<span class="lineNum">    1945 </span><span class="lineCov">   28317442 :           else if (c == ',')</span>
<span class="lineNum">    1946 </span>            :             {
<span class="lineNum">    1947 </span><span class="lineCov">    7017214 :               curr_alt++;</span>
<span class="lineNum">    1948 </span><span class="lineCov">    7017214 :               ignore_p = !TEST_HARD_REG_BIT (alts, curr_alt);</span>
<span class="lineNum">    1949 </span>            :             }
<span class="lineNum">    1950 </span><span class="lineCov">   21300228 :           else if (! ignore_p)</span>
<span class="lineNum">    1951 </span><span class="lineCov">   12212176 :             switch (c)</span>
<span class="lineNum">    1952 </span>            :               {
<span class="lineNum">    1953 </span>            :               case 'g':
<span class="lineNum">    1954 </span>            :                 goto fail;
<span class="lineNum">    1955 </span><span class="lineCov">    8071933 :               default:</span>
<span class="lineNum">    1956 </span><span class="lineCov">    8071933 :                 {</span>
<span class="lineNum">    1957 </span><span class="lineCov">    8071933 :                   enum constraint_num cn = lookup_constraint (str);</span>
<span class="lineNum">    1958 </span><span class="lineCov">    8071933 :                   enum reg_class cl = reg_class_for_constraint (cn);</span>
<span class="lineNum">    1959 </span><span class="lineCov">    6373061 :                   if (cl != NO_REGS</span>
<span class="lineNum">    1960 </span><span class="lineCov">    6373061 :                       &amp;&amp; !targetm.class_likely_spilled_p (cl))</span>
<span class="lineNum">    1961 </span>            :                     goto fail;
<span class="lineNum">    1962 </span><span class="lineCov">    1873336 :                   if (constraint_satisfied_p (op, cn))</span>
<span class="lineNum">    1963 </span>            :                     goto fail;
<span class="lineNum">    1964 </span>            :                   break;
<span class="lineNum">    1965 </span>            :                 }
<span class="lineNum">    1966 </span>            :                 
<span class="lineNum">    1967 </span><span class="lineCov">    3630362 :               case '0': case '1': case '2': case '3': case '4':</span>
<span class="lineNum">    1968 </span><span class="lineCov">    3630362 :               case '5': case '6': case '7': case '8': case '9':</span>
<span class="lineNum">    1969 </span><span class="lineCov">    3630362 :                 if (original != -1 &amp;&amp; original != c)</span>
<span class="lineNum">    1970 </span>            :                   goto fail;
<span class="lineNum">    1971 </span>            :                 original = c;
<span class="lineNum">    1972 </span>            :                 break;
<span class="lineNum">    1973 </span>            :               }
<span class="lineNum">    1974 </span><span class="lineCov">   21606995 :           str += CONSTRAINT_LEN (c, str);</span>
<span class="lineNum">    1975 </span><span class="lineCov">   21606995 :         }</span>
<span class="lineNum">    1976 </span><span class="lineCov">    2426474 :       if (original == -1)</span>
<span class="lineNum">    1977 </span>            :         goto fail;
<span class="lineNum">    1978 </span><span class="lineCov">    1453983 :       dup = -1;</span>
<span class="lineNum">    1979 </span><span class="lineCov">    8842858 :       for (ignore_p = false, str = recog_data.constraints[original - '0'];</span>
<span class="lineNum">    1980 </span><span class="lineCov">    8842858 :            *str != 0;</span>
<span class="lineNum">    1981 </span>            :            str++)
<span class="lineNum">    1982 </span><span class="lineCov">    7398412 :         if (ignore_p)</span>
<span class="lineNum">    1983 </span>            :           {
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :             if (*str == ',')</span>
<span class="lineNum">    1985 </span><span class="lineNoCov">          0 :               ignore_p = false;</span>
<span class="lineNum">    1986 </span>            :           }
<span class="lineNum">    1987 </span><span class="lineCov">    7398412 :         else if (*str == '#')</span>
<span class="lineNum">    1988 </span>            :           ignore_p = true;
<span class="lineNum">    1989 </span><span class="lineCov">    7398412 :         else if (! ignore_p)</span>
<span class="lineNum">    1990 </span>            :           {
<span class="lineNum">    1991 </span><span class="lineCov">    7398412 :             if (*str == '=')</span>
<span class="lineNum">    1992 </span>            :               dup = original - '0';
<span class="lineNum">    1993 </span>            :             /* It is better ignore an alternative with early clobber.  */
<span class="lineNum">    1994 </span><span class="lineCov">    5944441 :             else if (*str == '&amp;')</span>
<span class="lineNum">    1995 </span>            :               goto fail;
<span class="lineNum">    1996 </span>            :           }
<span class="lineNum">    1997 </span><span class="lineCov">    1444446 :       if (dup &gt;= 0)</span>
<span class="lineNum">    1998 </span><span class="lineCov">    1444434 :         return dup;</span>
<span class="lineNum">    1999 </span><span class="lineCov">         12 :     fail:</span>
<span class="lineNum">    2000 </span><span class="lineCov">    7692487 :       if (use_commut_op_p)</span>
<span class="lineNum">    2001 </span>            :         break;
<span class="lineNum">    2002 </span><span class="lineCov">    6862009 :       use_commut_op_p = true;</span>
<span class="lineNum">    2003 </span><span class="lineCov">    6862009 :       if (recog_data.constraints[op_num][0] == '%')</span>
<span class="lineNum">    2004 </span><span class="lineCov">     544913 :         str = recog_data.constraints[op_num + 1];</span>
<span class="lineNum">    2005 </span><span class="lineCov">    6317096 :       else if (op_num &gt; 0 &amp;&amp; recog_data.constraints[op_num - 1][0] == '%')</span>
<span class="lineNum">    2006 </span>            :         str = recog_data.constraints[op_num - 1];
<span class="lineNum">    2007 </span>            :       else
<span class="lineNum">    2008 </span>            :         break;
<span class="lineNum">    2009 </span>            :     }
<span class="lineNum">    2010 </span>            :   return -1;
<span class="lineNum">    2011 </span>            : }
<span class="lineNum">    2012 </span>            : 
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span>            : /* Search forward to see if the source register of a copy insn dies
<span class="lineNum">    2016 </span>            :    before either it or the destination register is modified, but don't
<span class="lineNum">    2017 </span>            :    scan past the end of the basic block.  If so, we can replace the
<span class="lineNum">    2018 </span>            :    source with the destination and let the source die in the copy
<span class="lineNum">    2019 </span>            :    insn.
<span class="lineNum">    2020 </span>            : 
<span class="lineNum">    2021 </span>            :    This will reduce the number of registers live in that range and may
<span class="lineNum">    2022 </span>            :    enable the destination and the source coalescing, thus often saving
<span class="lineNum">    2023 </span>            :    one register in addition to a register-register copy.  */
<a name="2024"><span class="lineNum">    2024 </span>            : </a>
<span class="lineNum">    2025 </span>            : static void
<span class="lineNum">    2026 </span><span class="lineCov">     832590 : decrease_live_ranges_number (void)</span>
<span class="lineNum">    2027 </span>            : {
<span class="lineNum">    2028 </span><span class="lineCov">     832590 :   basic_block bb;</span>
<span class="lineNum">    2029 </span><span class="lineCov">     832590 :   rtx_insn *insn;</span>
<span class="lineNum">    2030 </span><span class="lineCov">     832590 :   rtx set, src, dest, dest_death, note;</span>
<span class="lineNum">    2031 </span><span class="lineCov">     832590 :   rtx_insn *p, *q;</span>
<span class="lineNum">    2032 </span><span class="lineCov">     832590 :   int sregno, dregno;</span>
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span><span class="lineCov">     832590 :   if (! flag_expensive_optimizations)</span>
<span class="lineNum">    2035 </span>            :     return;
<span class="lineNum">    2036 </span>            : 
<span class="lineNum">    2037 </span><span class="lineCov">     583992 :   if (ira_dump_file)</span>
<span class="lineNum">    2038 </span><span class="lineCov">         32 :     fprintf (ira_dump_file, &quot;Starting decreasing number of live ranges...\n&quot;);</span>
<span class="lineNum">    2039 </span>            : 
<span class="lineNum">    2040 </span><span class="lineCov">    6348723 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    2041 </span><span class="lineCov">  143030637 :     FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    2042 </span>            :       {
<span class="lineNum">    2043 </span><span class="lineCov">   68632953 :         set = single_set (insn);</span>
<span class="lineNum">    2044 </span><span class="lineCov">   68632953 :         if (! set)</span>
<span class="lineNum">    2045 </span>            :           continue;
<span class="lineNum">    2046 </span><span class="lineCov">   28841909 :         src = SET_SRC (set);</span>
<span class="lineNum">    2047 </span><span class="lineCov">   28841909 :         dest = SET_DEST (set);</span>
<span class="lineNum">    2048 </span><span class="lineCov">    7728049 :         if (! REG_P (src) || ! REG_P (dest)</span>
<span class="lineNum">    2049 </span><span class="lineCov">   33588963 :             || find_reg_note (insn, REG_DEAD, src))</span>
<span class="lineNum">    2050 </span><span class="lineCov">   27720212 :           continue;</span>
<span class="lineNum">    2051 </span><span class="lineCov">    1121697 :         sregno = REGNO (src);</span>
<span class="lineNum">    2052 </span><span class="lineCov">    1121697 :         dregno = REGNO (dest);</span>
<span class="lineNum">    2053 </span>            :         
<span class="lineNum">    2054 </span>            :         /* We don't want to mess with hard regs if register classes
<span class="lineNum">    2055 </span>            :            are small.  */
<span class="lineNum">    2056 </span><span class="lineCov">    1121697 :         if (sregno == dregno</span>
<span class="lineNum">    2057 </span><span class="lineCov">    1121697 :             || (targetm.small_register_classes_for_mode_p (GET_MODE (src))</span>
<span class="lineNum">    2058 </span><span class="lineCov">    2243394 :                 &amp;&amp; (sregno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2059 </span><span class="lineCov">    1121697 :                     || dregno &lt; FIRST_PSEUDO_REGISTER))</span>
<span class="lineNum">    2060 </span>            :             /* We don't see all updates to SP if they are in an
<span class="lineNum">    2061 </span>            :                auto-inc memory reference, so we must disallow this
<span class="lineNum">    2062 </span>            :                optimization on them.  */
<span class="lineNum">    2063 </span><span class="lineCov">     210977 :             || sregno == STACK_POINTER_REGNUM</span>
<span class="lineNum">    2064 </span><span class="lineCov">    1332674 :             || dregno == STACK_POINTER_REGNUM)</span>
<span class="lineNum">    2065 </span><span class="lineCov">     910720 :           continue;</span>
<span class="lineNum">    2066 </span>            :         
<span class="lineNum">    2067 </span><span class="lineCov">     210977 :         dest_death = NULL_RTX;</span>
<span class="lineNum">    2068 </span>            : 
<span class="lineNum">    2069 </span><span class="lineCov">    3367360 :         for (p = NEXT_INSN (insn); p; p = NEXT_INSN (p))</span>
<span class="lineNum">    2070 </span>            :           {
<span class="lineNum">    2071 </span><span class="lineCov">    1681021 :             if (! INSN_P (p))</span>
<span class="lineNum">    2072 </span>            :               continue;
<span class="lineNum">    2073 </span><span class="lineCov">    2575422 :             if (BLOCK_FOR_INSN (p) != bb)</span>
<span class="lineNum">    2074 </span>            :               break;
<span class="lineNum">    2075 </span>            :             
<span class="lineNum">    2076 </span><span class="lineCov">    2211523 :             if (reg_set_p (src, p) || reg_set_p (dest, p)</span>
<span class="lineNum">    2077 </span>            :                 /* If SRC is an asm-declared register, it must not be
<span class="lineNum">    2078 </span>            :                    replaced in any asm.  Unfortunately, the REG_EXPR
<span class="lineNum">    2079 </span>            :                    tree for the asm variable may be absent in the SRC
<span class="lineNum">    2080 </span>            :                    rtx, so we can't check the actual register
<span class="lineNum">    2081 </span>            :                    declaration easily (the asm operand will have it,
<span class="lineNum">    2082 </span>            :                    though).  To avoid complicating the test for a rare
<span class="lineNum">    2083 </span>            :                    case, we just don't perform register replacement
<span class="lineNum">    2084 </span>            :                    for a hard reg mentioned in an asm.  */
<span class="lineNum">    2085 </span><span class="lineCov">    1084157 :                 || (sregno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                     &amp;&amp; asm_noperands (PATTERN (p)) &gt;= 0</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                     &amp;&amp; reg_overlap_mentioned_p (src, PATTERN (p)))</span>
<span class="lineNum">    2088 </span>            :                 /* Don't change hard registers used by a call.  */
<span class="lineNum">    2089 </span><span class="lineCov">    1084157 :                 || (CALL_P (p) &amp;&amp; sregno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                     &amp;&amp; find_reg_fusage (p, USE, src))</span>
<span class="lineNum">    2091 </span>            :                 /* Don't change a USE of a register.  */
<span class="lineNum">    2092 </span><span class="lineCov">    3277435 :                 || (GET_CODE (PATTERN (p)) == USE</span>
<span class="lineNum">    2093 </span><span class="lineCov">       1696 :                     &amp;&amp; reg_overlap_mentioned_p (src, XEXP (PATTERN (p), 0))))</span>
<span class="lineNum">    2094 </span>            :               break;
<span class="lineNum">    2095 </span>            :             
<span class="lineNum">    2096 </span>            :             /* See if all of SRC dies in P.  This test is slightly
<span class="lineNum">    2097 </span>            :                more conservative than it needs to be.  */
<span class="lineNum">    2098 </span><span class="lineCov">    1084157 :             if ((note = find_regno_note (p, REG_DEAD, sregno))</span>
<span class="lineNum">    2099 </span><span class="lineCov">    1084157 :                 &amp;&amp; GET_MODE (XEXP (note, 0)) == GET_MODE (src))</span>
<span class="lineNum">    2100 </span>            :               {
<span class="lineNum">    2101 </span><span class="lineCov">       4764 :                 int failed = 0;</span>
<span class="lineNum">    2102 </span>            :                 
<span class="lineNum">    2103 </span>            :                 /* We can do the optimization.  Scan forward from INSN
<span class="lineNum">    2104 </span>            :                    again, replacing regs as we go.  Set FAILED if a
<span class="lineNum">    2105 </span>            :                    replacement can't be done.  In that case, we can't
<span class="lineNum">    2106 </span>            :                    move the death note for SRC.  This should be
<span class="lineNum">    2107 </span>            :                    rare.  */
<span class="lineNum">    2108 </span>            :                 
<span class="lineNum">    2109 </span>            :                 /* Set to stop at next insn.  */
<span class="lineNum">    2110 </span><span class="lineCov">      50406 :                 for (q = next_real_insn (insn);</span>
<span class="lineNum">    2111 </span><span class="lineCov">      50406 :                      q != next_real_insn (p);</span>
<span class="lineNum">    2112 </span><span class="lineCov">      45642 :                      q = next_real_insn (q))</span>
<span class="lineNum">    2113 </span>            :                   {
<span class="lineNum">    2114 </span><span class="lineCov">      91284 :                     if (reg_overlap_mentioned_p (src, PATTERN (q)))</span>
<span class="lineNum">    2115 </span>            :                       {
<span class="lineNum">    2116 </span>            :                         /* If SRC is a hard register, we might miss
<span class="lineNum">    2117 </span>            :                            some overlapping registers with
<span class="lineNum">    2118 </span>            :                            validate_replace_rtx, so we would have to
<span class="lineNum">    2119 </span>            :                            undo it.  We can't if DEST is present in
<span class="lineNum">    2120 </span>            :                            the insn, so fail in that combination of
<span class="lineNum">    2121 </span>            :                            cases.  */
<span class="lineNum">    2122 </span><span class="lineCov">       7531 :                         if (sregno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2123 </span><span class="lineCov">       7531 :                             &amp;&amp; reg_mentioned_p (dest, PATTERN (q)))</span>
<span class="lineNum">    2124 </span>            :                           failed = 1;
<span class="lineNum">    2125 </span>            :                         
<span class="lineNum">    2126 </span>            :                         /* Attempt to replace all uses.  */
<span class="lineNum">    2127 </span><span class="lineCov">       7531 :                         else if (!validate_replace_rtx (src, dest, q))</span>
<span class="lineNum">    2128 </span>            :                           failed = 1;
<span class="lineNum">    2129 </span>            :                         
<span class="lineNum">    2130 </span>            :                         /* If this succeeded, but some part of the
<span class="lineNum">    2131 </span>            :                            register is still present, undo the
<span class="lineNum">    2132 </span>            :                            replacement.  */
<span class="lineNum">    2133 </span><span class="lineCov">       7531 :                         else if (sregno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    2134 </span><span class="lineCov">       7531 :                                  &amp;&amp; reg_overlap_mentioned_p (src, PATTERN (q)))</span>
<span class="lineNum">    2135 </span>            :                           {
<span class="lineNum">    2136 </span><span class="lineNoCov">          0 :                             validate_replace_rtx (dest, src, q);</span>
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                             failed = 1;</span>
<span class="lineNum">    2138 </span>            :                           }
<span class="lineNum">    2139 </span>            :                       }
<span class="lineNum">    2140 </span>            :                     
<span class="lineNum">    2141 </span>            :                     /* If DEST dies here, remove the death note and
<span class="lineNum">    2142 </span>            :                        save it for later.  Make sure ALL of DEST dies
<span class="lineNum">    2143 </span>            :                        here; again, this is overly conservative.  */
<span class="lineNum">    2144 </span><span class="lineCov">      45642 :                     if (! dest_death</span>
<span class="lineNum">    2145 </span><span class="lineCov">      45642 :                         &amp;&amp; (dest_death = find_regno_note (q, REG_DEAD, dregno)))</span>
<span class="lineNum">    2146 </span>            :                       {
<span class="lineNum">    2147 </span><span class="lineCov">          6 :                         if (GET_MODE (XEXP (dest_death, 0)) == GET_MODE (dest))</span>
<span class="lineNum">    2148 </span><span class="lineCov">          6 :                           remove_note (q, dest_death);</span>
<span class="lineNum">    2149 </span>            :                         else
<span class="lineNum">    2150 </span>            :                           {
<span class="lineNum">    2151 </span>            :                             failed = 1;
<span class="lineNum">    2152 </span>            :                             dest_death = 0;
<span class="lineNum">    2153 </span>            :                           }
<span class="lineNum">    2154 </span>            :                       }
<span class="lineNum">    2155 </span>            :                   }
<span class="lineNum">    2156 </span>            :                 
<span class="lineNum">    2157 </span><span class="lineCov">       4764 :                 if (! failed)</span>
<span class="lineNum">    2158 </span>            :                   {
<span class="lineNum">    2159 </span>            :                     /* Move death note of SRC from P to INSN.  */
<span class="lineNum">    2160 </span><span class="lineCov">       4764 :                     remove_note (p, note);</span>
<span class="lineNum">    2161 </span><span class="lineCov">       4764 :                     XEXP (note, 1) = REG_NOTES (insn);</span>
<span class="lineNum">    2162 </span><span class="lineCov">       4764 :                     REG_NOTES (insn) = note;</span>
<span class="lineNum">    2163 </span>            :                   }
<span class="lineNum">    2164 </span>            :                 
<span class="lineNum">    2165 </span>            :                 /* DEST is also dead if INSN has a REG_UNUSED note for
<span class="lineNum">    2166 </span>            :                    DEST.  */
<span class="lineNum">    2167 </span><span class="lineCov">       4764 :                 if (! dest_death</span>
<span class="lineNum">    2168 </span><span class="lineCov">       4764 :                     &amp;&amp; (dest_death</span>
<span class="lineNum">    2169 </span><span class="lineCov">       4758 :                         = find_regno_note (insn, REG_UNUSED, dregno)))</span>
<span class="lineNum">    2170 </span>            :                   {
<span class="lineNum">    2171 </span><span class="lineCov">          2 :                     PUT_REG_NOTE_KIND (dest_death, REG_DEAD);</span>
<span class="lineNum">    2172 </span><span class="lineCov">          2 :                     remove_note (insn, dest_death);</span>
<span class="lineNum">    2173 </span>            :                   }
<span class="lineNum">    2174 </span>            :                 
<span class="lineNum">    2175 </span>            :                 /* Put death note of DEST on P if we saw it die.  */
<span class="lineNum">    2176 </span><span class="lineCov">       4764 :                 if (dest_death)</span>
<span class="lineNum">    2177 </span>            :                   {
<span class="lineNum">    2178 </span><span class="lineCov">          8 :                     XEXP (dest_death, 1) = REG_NOTES (p);</span>
<span class="lineNum">    2179 </span><span class="lineCov">          8 :                     REG_NOTES (p) = dest_death;</span>
<span class="lineNum">    2180 </span>            :                   }
<span class="lineNum">    2181 </span>            :                 break;
<span class="lineNum">    2182 </span>            :               }
<span class="lineNum">    2183 </span>            :             
<span class="lineNum">    2184 </span>            :             /* If SRC is a hard register which is set or killed in
<span class="lineNum">    2185 </span>            :                some other way, we can't do this optimization.  */
<span class="lineNum">    2186 </span><span class="lineCov">    1079393 :             else if (sregno &lt; FIRST_PSEUDO_REGISTER &amp;&amp; dead_or_set_p (p, src))</span>
<span class="lineNum">    2187 </span>            :               break;
<span class="lineNum">    2188 </span>            :           }
<span class="lineNum">    2189 </span>            :       }
<span class="lineNum">    2190 </span>            : }
<span class="lineNum">    2191 </span>            : 
<span class="lineNum">    2192 </span>            : 
<span class="lineNum">    2193 </span>            : 
<a name="2194"><span class="lineNum">    2194 </span>            : /* Return nonzero if REGNO is a particularly bad choice for reloading X.  */</a>
<span class="lineNum">    2195 </span>            : static bool
<span class="lineNum">    2196 </span><span class="lineNoCov">          0 : ira_bad_reload_regno_1 (int regno, rtx x)</span>
<span class="lineNum">    2197 </span>            : {
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :   int x_regno, n, i;</span>
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :   ira_allocno_t a;</span>
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :   enum reg_class pref;</span>
<span class="lineNum">    2201 </span>            : 
<span class="lineNum">    2202 </span>            :   /* We only deal with pseudo regs.  */
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :   if (! x || GET_CODE (x) != REG)</span>
<span class="lineNum">    2204 </span>            :     return false;
<span class="lineNum">    2205 </span>            : 
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :   x_regno = REGNO (x);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :   if (x_regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    2208 </span>            :     return false;
<span class="lineNum">    2209 </span>            : 
<span class="lineNum">    2210 </span>            :   /* If the pseudo prefers REGNO explicitly, then do not consider
<span class="lineNum">    2211 </span>            :      REGNO a bad spill choice.  */
<span class="lineNum">    2212 </span><span class="lineNoCov">          0 :   pref = reg_preferred_class (x_regno);</span>
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :   if (reg_class_size[pref] == 1)</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :     return !TEST_HARD_REG_BIT (reg_class_contents[pref], regno);</span>
<span class="lineNum">    2215 </span>            : 
<span class="lineNum">    2216 </span>            :   /* If the pseudo conflicts with REGNO, then we consider REGNO a
<span class="lineNum">    2217 </span>            :      poor choice for a reload regno.  */
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :   a = ira_regno_allocno_map[x_regno];</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :   n = ALLOCNO_NUM_OBJECTS (a);</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">    2221 </span>            :     {
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :       ira_object_t obj = ALLOCNO_OBJECT (a, i);</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :       if (TEST_HARD_REG_BIT (OBJECT_TOTAL_CONFLICT_HARD_REGS (obj), regno))</span>
<span class="lineNum">    2224 </span>            :         return true;
<span class="lineNum">    2225 </span>            :     }
<span class="lineNum">    2226 </span>            :   return false;
<span class="lineNum">    2227 </span>            : }
<span class="lineNum">    2228 </span>            : 
<span class="lineNum">    2229 </span>            : /* Return nonzero if REGNO is a particularly bad choice for reloading
<a name="2230"><span class="lineNum">    2230 </span>            :    IN or OUT.  */</a>
<span class="lineNum">    2231 </span>            : bool
<span class="lineNum">    2232 </span><span class="lineNoCov">          0 : ira_bad_reload_regno (int regno, rtx in, rtx out)</span>
<span class="lineNum">    2233 </span>            : {
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :   return (ira_bad_reload_regno_1 (regno, in)</span>
<span class="lineNum">    2235 </span><span class="lineNoCov">          0 :           || ira_bad_reload_regno_1 (regno, out));</span>
<span class="lineNum">    2236 </span>            : }
<span class="lineNum">    2237 </span>            : 
<a name="2238"><span class="lineNum">    2238 </span>            : /* Add register clobbers from asm statements.  */</a>
<span class="lineNum">    2239 </span>            : static void
<span class="lineNum">    2240 </span><span class="lineCov">     844948 : compute_regs_asm_clobbered (void)</span>
<span class="lineNum">    2241 </span>            : {
<span class="lineNum">    2242 </span><span class="lineCov">     844948 :   basic_block bb;</span>
<span class="lineNum">    2243 </span>            : 
<span class="lineNum">    2244 </span><span class="lineCov">    9073070 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    2245 </span>            :     {
<span class="lineNum">    2246 </span><span class="lineCov">    8228122 :       rtx_insn *insn;</span>
<span class="lineNum">    2247 </span><span class="lineCov">  185286916 :       FOR_BB_INSNS_REVERSE (bb, insn)</span>
<span class="lineNum">    2248 </span>            :         {
<span class="lineNum">    2249 </span><span class="lineCov">   88529397 :           df_ref def;</span>
<span class="lineNum">    2250 </span>            : 
<span class="lineNum">    2251 </span><span class="lineCov">   88529397 :           if (NONDEBUG_INSN_P (insn) &amp;&amp; asm_noperands (PATTERN (insn)) &gt;= 0)</span>
<span class="lineNum">    2252 </span><span class="lineCov">     365160 :             FOR_EACH_INSN_DEF (def, insn)</span>
<span class="lineNum">    2253 </span>            :               {
<span class="lineNum">    2254 </span><span class="lineCov">     278445 :                 unsigned int dregno = DF_REF_REGNO (def);</span>
<span class="lineNum">    2255 </span><span class="lineCov">     278445 :                 if (HARD_REGISTER_NUM_P (dregno))</span>
<span class="lineNum">    2256 </span><span class="lineCov">     426282 :                   add_to_hard_reg_set (&amp;crtl-&gt;asm_clobbers,</span>
<span class="lineNum">    2257 </span><span class="lineCov">     213141 :                                        GET_MODE (DF_REF_REAL_REG (def)),</span>
<span class="lineNum">    2258 </span>            :                                        dregno);
<span class="lineNum">    2259 </span>            :               }
<span class="lineNum">    2260 </span>            :         }
<span class="lineNum">    2261 </span>            :     }
<span class="lineNum">    2262 </span><span class="lineCov">     844948 : }</span>
<span class="lineNum">    2263 </span>            : 
<span class="lineNum">    2264 </span>            : 
<span class="lineNum">    2265 </span>            : /* Set up ELIMINABLE_REGSET, IRA_NO_ALLOC_REGS, and
<a name="2266"><span class="lineNum">    2266 </span>            :    REGS_EVER_LIVE.  */</a>
<span class="lineNum">    2267 </span>            : void
<span class="lineNum">    2268 </span><span class="lineCov">     844948 : ira_setup_eliminable_regset (void)</span>
<span class="lineNum">    2269 </span>            : {
<span class="lineNum">    2270 </span><span class="lineCov">     844948 :   int i;</span>
<span class="lineNum">    2271 </span><span class="lineCov">     844948 :   static const struct {const int from, to; } eliminables[] = ELIMINABLE_REGS;</span>
<span class="lineNum">    2272 </span>            : 
<span class="lineNum">    2273 </span>            :   /* Setup is_leaf as frame_pointer_required may use it.  This function
<span class="lineNum">    2274 </span>            :      is called by sched_init before ira if scheduling is enabled.  */
<span class="lineNum">    2275 </span><span class="lineCov">     844948 :   crtl-&gt;is_leaf = leaf_function_p ();</span>
<span class="lineNum">    2276 </span>            : 
<span class="lineNum">    2277 </span>            :   /* FIXME: If EXIT_IGNORE_STACK is set, we will not save and restore
<span class="lineNum">    2278 </span>            :      sp for alloca.  So we can't eliminate the frame pointer in that
<span class="lineNum">    2279 </span>            :      case.  At some point, we should improve this by emitting the
<span class="lineNum">    2280 </span>            :      sp-adjusting insns for this case.  */
<span class="lineNum">    2281 </span><span class="lineCov">     844948 :   frame_pointer_needed</span>
<span class="lineNum">    2282 </span><span class="lineCov">    1689896 :     = (! flag_omit_frame_pointer</span>
<span class="lineNum">    2283 </span><span class="lineCov">     631286 :        || (cfun-&gt;calls_alloca &amp;&amp; EXIT_IGNORE_STACK)</span>
<span class="lineNum">    2284 </span>            :        /* We need the frame pointer to catch stack overflow exceptions if
<span class="lineNum">    2285 </span>            :           the stack pointer is moving (as for the alloca case just above).  */
<span class="lineNum">    2286 </span><span class="lineCov">     626587 :        || (STACK_CHECK_MOVING_SP</span>
<span class="lineNum">    2287 </span><span class="lineCov">     626587 :            &amp;&amp; flag_stack_check</span>
<span class="lineNum">    2288 </span><span class="lineCov">         30 :            &amp;&amp; flag_exceptions</span>
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :            &amp;&amp; cfun-&gt;can_throw_non_call_exceptions)</span>
<span class="lineNum">    2290 </span><span class="lineCov">     626587 :        || crtl-&gt;accesses_prior_frames</span>
<span class="lineNum">    2291 </span><span class="lineCov">     624242 :        || (SUPPORTS_STACK_ALIGNMENT &amp;&amp; crtl-&gt;stack_realign_needed)</span>
<span class="lineNum">    2292 </span><span class="lineCov">    1440833 :        || targetm.frame_pointer_required ());</span>
<span class="lineNum">    2293 </span>            : 
<span class="lineNum">    2294 </span>            :     /* The chance that FRAME_POINTER_NEEDED is changed from inspecting
<span class="lineNum">    2295 </span>            :        RTL is very small.  So if we use frame pointer for RA and RTL
<span class="lineNum">    2296 </span>            :        actually prevents this, we will spill pseudos assigned to the
<span class="lineNum">    2297 </span>            :        frame pointer in LRA.  */
<span class="lineNum">    2298 </span>            : 
<span class="lineNum">    2299 </span><span class="lineCov">     844948 :   if (frame_pointer_needed)</span>
<span class="lineNum">    2300 </span><span class="lineCov">     249109 :     df_set_regs_ever_live (HARD_FRAME_POINTER_REGNUM, true);</span>
<span class="lineNum">    2301 </span>            :     
<span class="lineNum">    2302 </span><span class="lineCov">     844948 :   COPY_HARD_REG_SET (ira_no_alloc_regs, no_unit_alloc_regs);</span>
<span class="lineNum">    2303 </span><span class="lineCov">     844948 :   CLEAR_HARD_REG_SET (eliminable_regset);</span>
<span class="lineNum">    2304 </span>            : 
<span class="lineNum">    2305 </span><span class="lineCov">     844948 :   compute_regs_asm_clobbered ();</span>
<span class="lineNum">    2306 </span>            : 
<span class="lineNum">    2307 </span>            :   /* Build the regset of all eliminable registers and show we can't
<span class="lineNum">    2308 </span>            :      use those that we already know won't be eliminated.  */
<span class="lineNum">    2309 </span><span class="lineCov">    4224740 :   for (i = 0; i &lt; (int) ARRAY_SIZE (eliminables); i++)</span>
<span class="lineNum">    2310 </span>            :     {
<span class="lineNum">    2311 </span><span class="lineCov">    3379792 :       bool cannot_elim</span>
<span class="lineNum">    2312 </span><span class="lineCov">    3379792 :         = (! targetm.can_eliminate (eliminables[i].from, eliminables[i].to)</span>
<span class="lineNum">    2313 </span><span class="lineCov">    3379792 :            || (eliminables[i].to == STACK_POINTER_REGNUM &amp;&amp; frame_pointer_needed));</span>
<span class="lineNum">    2314 </span>            : 
<span class="lineNum">    2315 </span><span class="lineCov">    3379792 :       if (!TEST_HARD_REG_BIT (crtl-&gt;asm_clobbers, eliminables[i].from))</span>
<span class="lineNum">    2316 </span>            :         {
<span class="lineNum">    2317 </span><span class="lineCov">    3379790 :             SET_HARD_REG_BIT (eliminable_regset, eliminables[i].from);</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span><span class="lineCov">    3379790 :             if (cannot_elim)</span>
<span class="lineNum">    2320 </span><span class="lineCov">     536610 :               SET_HARD_REG_BIT (ira_no_alloc_regs, eliminables[i].from);</span>
<span class="lineNum">    2321 </span>            :         }
<span class="lineNum">    2322 </span><span class="lineCov">          2 :       else if (cannot_elim)</span>
<span class="lineNum">    2323 </span><span class="lineCov">          1 :         error (&quot;%s cannot be used in asm here&quot;,</span>
<span class="lineNum">    2324 </span>            :                reg_names[eliminables[i].from]);
<span class="lineNum">    2325 </span>            :       else
<span class="lineNum">    2326 </span><span class="lineCov">          1 :         df_set_regs_ever_live (eliminables[i].from, true);</span>
<span class="lineNum">    2327 </span>            :     }
<span class="lineNum">    2328 </span><span class="lineCov">     844948 :   if (!HARD_FRAME_POINTER_IS_FRAME_POINTER)</span>
<span class="lineNum">    2329 </span>            :     {
<span class="lineNum">    2330 </span><span class="lineCov">     844948 :       if (!TEST_HARD_REG_BIT (crtl-&gt;asm_clobbers, HARD_FRAME_POINTER_REGNUM))</span>
<span class="lineNum">    2331 </span>            :         {
<span class="lineNum">    2332 </span><span class="lineCov">     843666 :           SET_HARD_REG_BIT (eliminable_regset, HARD_FRAME_POINTER_REGNUM);</span>
<span class="lineNum">    2333 </span><span class="lineCov">     843666 :           if (frame_pointer_needed)</span>
<span class="lineNum">    2334 </span><span class="lineCov">     249108 :             SET_HARD_REG_BIT (ira_no_alloc_regs, HARD_FRAME_POINTER_REGNUM);</span>
<span class="lineNum">    2335 </span>            :         }
<span class="lineNum">    2336 </span><span class="lineCov">       1282 :       else if (frame_pointer_needed)</span>
<span class="lineNum">    2337 </span><span class="lineCov">          1 :         error (&quot;%s cannot be used in asm here&quot;,</span>
<span class="lineNum">    2338 </span>            :                reg_names[HARD_FRAME_POINTER_REGNUM]);
<span class="lineNum">    2339 </span>            :       else
<span class="lineNum">    2340 </span><span class="lineCov">       1281 :         df_set_regs_ever_live (HARD_FRAME_POINTER_REGNUM, true);</span>
<span class="lineNum">    2341 </span>            :     }
<span class="lineNum">    2342 </span><span class="lineCov">     844948 : }</span>
<span class="lineNum">    2343 </span>            : 
<span class="lineNum">    2344 </span>            : 
<span class="lineNum">    2345 </span>            : 
<span class="lineNum">    2346 </span>            : /* Vector of substitutions of register numbers,
<span class="lineNum">    2347 </span>            :    used to map pseudo regs into hardware regs.
<span class="lineNum">    2348 </span>            :    This is set up as a result of register allocation.
<span class="lineNum">    2349 </span>            :    Element N is the hard reg assigned to pseudo reg N,
<span class="lineNum">    2350 </span>            :    or is -1 if no hard reg was assigned.
<span class="lineNum">    2351 </span>            :    If N is a hard reg number, element N is N.  */
<span class="lineNum">    2352 </span>            : short *reg_renumber;
<span class="lineNum">    2353 </span>            : 
<span class="lineNum">    2354 </span>            : /* Set up REG_RENUMBER and CALLER_SAVE_NEEDED (used by reload) from
<a name="2355"><span class="lineNum">    2355 </span>            :    the allocation found by IRA.  */</a>
<span class="lineNum">    2356 </span>            : static void
<span class="lineNum">    2357 </span><span class="lineCov">     832590 : setup_reg_renumber (void)</span>
<span class="lineNum">    2358 </span>            : {
<span class="lineNum">    2359 </span><span class="lineCov">     832590 :   int regno, hard_regno;</span>
<span class="lineNum">    2360 </span><span class="lineCov">     832590 :   ira_allocno_t a;</span>
<span class="lineNum">    2361 </span><span class="lineCov">     832590 :   ira_allocno_iterator ai;</span>
<span class="lineNum">    2362 </span>            : 
<span class="lineNum">    2363 </span><span class="lineCov">     832590 :   caller_save_needed = 0;</span>
<span class="lineNum">    2364 </span><span class="lineCov">   20101288 :   FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    2365 </span>            :     {
<span class="lineNum">    2366 </span><span class="lineCov">   19268698 :       if (ira_use_lra_p &amp;&amp; ALLOCNO_CAP_MEMBER (a) != NULL)</span>
<span class="lineNum">    2367 </span>            :         continue;
<span class="lineNum">    2368 </span>            :       /* There are no caps at this point.  */
<span class="lineNum">    2369 </span><span class="lineCov">   16969810 :       ira_assert (ALLOCNO_CAP_MEMBER (a) == NULL);</span>
<span class="lineNum">    2370 </span><span class="lineCov">   16969810 :       if (! ALLOCNO_ASSIGNED_P (a))</span>
<span class="lineNum">    2371 </span>            :         /* It can happen if A is not referenced but partially anticipated
<span class="lineNum">    2372 </span>            :            somewhere in a region.  */
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 :         ALLOCNO_ASSIGNED_P (a) = true;</span>
<span class="lineNum">    2374 </span><span class="lineCov">   16969810 :       ira_free_allocno_updated_costs (a);</span>
<span class="lineNum">    2375 </span><span class="lineCov">   16969810 :       hard_regno = ALLOCNO_HARD_REGNO (a);</span>
<span class="lineNum">    2376 </span><span class="lineCov">   16969810 :       regno = ALLOCNO_REGNO (a);</span>
<span class="lineNum">    2377 </span><span class="lineCov">   16969810 :       reg_renumber[regno] = (hard_regno &lt; 0 ? -1 : hard_regno);</span>
<span class="lineNum">    2378 </span><span class="lineCov">   16969810 :       if (hard_regno &gt;= 0)</span>
<span class="lineNum">    2379 </span>            :         {
<span class="lineNum">    2380 </span><span class="lineCov">   14511810 :           int i, nwords;</span>
<span class="lineNum">    2381 </span><span class="lineCov">   14511810 :           enum reg_class pclass;</span>
<span class="lineNum">    2382 </span><span class="lineCov">   14511810 :           ira_object_t obj;</span>
<span class="lineNum">    2383 </span>            :           
<span class="lineNum">    2384 </span><span class="lineCov">   14511810 :           pclass = ira_pressure_class_translate[REGNO_REG_CLASS (hard_regno)];</span>
<span class="lineNum">    2385 </span><span class="lineCov">   14511810 :           nwords = ALLOCNO_NUM_OBJECTS (a);</span>
<span class="lineNum">    2386 </span><span class="lineCov">   29454642 :           for (i = 0; i &lt; nwords; i++)</span>
<span class="lineNum">    2387 </span>            :             {
<span class="lineNum">    2388 </span><span class="lineCov">   14942832 :               obj = ALLOCNO_OBJECT (a, i);</span>
<span class="lineNum">    2389 </span><span class="lineCov">   14942832 :               IOR_COMPL_HARD_REG_SET (OBJECT_TOTAL_CONFLICT_HARD_REGS (obj),</span>
<span class="lineNum">    2390 </span>            :                                       reg_class_contents[pclass]);
<span class="lineNum">    2391 </span>            :             }
<span class="lineNum">    2392 </span><span class="lineCov">   14511810 :           if (ALLOCNO_CALLS_CROSSED_NUM (a) != 0</span>
<span class="lineNum">    2393 </span><span class="lineCov">   15910250 :               &amp;&amp; ira_hard_reg_set_intersection_p (hard_regno, ALLOCNO_MODE (a),</span>
<span class="lineNum">    2394 </span><span class="lineCov">    1398440 :                                                   call_used_reg_set))</span>
<span class="lineNum">    2395 </span>            :             {
<span class="lineNum">    2396 </span><span class="lineCov">     177032 :               ira_assert (!optimize || flag_caller_saves</span>
<span class="lineNum">    2397 </span>            :                           || (ALLOCNO_CALLS_CROSSED_NUM (a)
<span class="lineNum">    2398 </span>            :                               == ALLOCNO_CHEAP_CALLS_CROSSED_NUM (a))
<span class="lineNum">    2399 </span>            :                           || regno &gt;= ira_reg_equiv_len
<span class="lineNum">    2400 </span>            :                           || ira_equiv_no_lvalue_p (regno));
<span class="lineNum">    2401 </span><span class="lineCov">     177032 :               caller_save_needed = 1;</span>
<span class="lineNum">    2402 </span>            :             }
<span class="lineNum">    2403 </span>            :         }
<span class="lineNum">    2404 </span>            :     }
<span class="lineNum">    2405 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    2406 </span>            : 
<span class="lineNum">    2407 </span>            : /* Set up allocno assignment flags for further allocation
<a name="2408"><span class="lineNum">    2408 </span>            :    improvements.  */</a>
<span class="lineNum">    2409 </span>            : static void
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 : setup_allocno_assignment_flags (void)</span>
<span class="lineNum">    2411 </span>            : {
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :   int hard_regno;</span>
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :   ira_allocno_t a;</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :   ira_allocno_iterator ai;</span>
<span class="lineNum">    2415 </span>            : 
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 :   FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    2417 </span>            :     {
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :       if (! ALLOCNO_ASSIGNED_P (a))</span>
<span class="lineNum">    2419 </span>            :         /* It can happen if A is not referenced but partially anticipated
<span class="lineNum">    2420 </span>            :            somewhere in a region.  */
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :         ira_free_allocno_updated_costs (a);</span>
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :       hard_regno = ALLOCNO_HARD_REGNO (a);</span>
<span class="lineNum">    2423 </span>            :       /* Don't assign hard registers to allocnos which are destination
<span class="lineNum">    2424 </span>            :          of removed store at the end of loop.  It has no sense to keep
<span class="lineNum">    2425 </span>            :          the same value in different hard registers.  It is also
<span class="lineNum">    2426 </span>            :          impossible to assign hard registers correctly to such
<span class="lineNum">    2427 </span>            :          allocnos because the cost info and info about intersected
<span class="lineNum">    2428 </span>            :          calls are incorrect for them.  */
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :       ALLOCNO_ASSIGNED_P (a) = (hard_regno &gt;= 0</span>
<span class="lineNum">    2430 </span><span class="lineNoCov">          0 :                                 || ALLOCNO_EMIT_DATA (a)-&gt;mem_optimized_dest_p</span>
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                                 || (ALLOCNO_MEMORY_COST (a)</span>
<span class="lineNum">    2432 </span><span class="lineNoCov">          0 :                                     - ALLOCNO_CLASS_COST (a)) &lt; 0);</span>
<span class="lineNum">    2433 </span><span class="lineNoCov">          0 :       ira_assert</span>
<span class="lineNum">    2434 </span>            :         (hard_regno &lt; 0
<span class="lineNum">    2435 </span>            :          || ira_hard_reg_in_set_p (hard_regno, ALLOCNO_MODE (a),
<span class="lineNum">    2436 </span>            :                                    reg_class_contents[ALLOCNO_CLASS (a)]));
<span class="lineNum">    2437 </span>            :     }
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2439 </span>            : 
<span class="lineNum">    2440 </span>            : /* Evaluate overall allocation cost and the costs for using hard
<a name="2441"><span class="lineNum">    2441 </span>            :    registers and memory for allocnos.  */</a>
<span class="lineNum">    2442 </span>            : static void
<span class="lineNum">    2443 </span><span class="lineCov">     832590 : calculate_allocation_cost (void)</span>
<span class="lineNum">    2444 </span>            : {
<span class="lineNum">    2445 </span><span class="lineCov">     832590 :   int hard_regno, cost;</span>
<span class="lineNum">    2446 </span><span class="lineCov">     832590 :   ira_allocno_t a;</span>
<span class="lineNum">    2447 </span><span class="lineCov">     832590 :   ira_allocno_iterator ai;</span>
<span class="lineNum">    2448 </span>            : 
<span class="lineNum">    2449 </span><span class="lineCov">     832590 :   ira_overall_cost = ira_reg_cost = ira_mem_cost = 0;</span>
<span class="lineNum">    2450 </span><span class="lineCov">   20101288 :   FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    2451 </span>            :     {
<span class="lineNum">    2452 </span><span class="lineCov">   19268698 :       hard_regno = ALLOCNO_HARD_REGNO (a);</span>
<span class="lineNum">    2453 </span><span class="lineCov">   19268698 :       ira_assert (hard_regno &lt; 0</span>
<span class="lineNum">    2454 </span>            :                   || (ira_hard_reg_in_set_p
<span class="lineNum">    2455 </span>            :                       (hard_regno, ALLOCNO_MODE (a),
<span class="lineNum">    2456 </span>            :                        reg_class_contents[ALLOCNO_CLASS (a)])));
<span class="lineNum">    2457 </span><span class="lineCov">   19268698 :       if (hard_regno &lt; 0)</span>
<span class="lineNum">    2458 </span>            :         {
<span class="lineNum">    2459 </span><span class="lineCov">    2853150 :           cost = ALLOCNO_MEMORY_COST (a);</span>
<span class="lineNum">    2460 </span><span class="lineCov">    2853150 :           ira_mem_cost += cost;</span>
<span class="lineNum">    2461 </span>            :         }
<span class="lineNum">    2462 </span><span class="lineCov">   16415548 :       else if (ALLOCNO_HARD_REG_COSTS (a) != NULL)</span>
<span class="lineNum">    2463 </span>            :         {
<span class="lineNum">    2464 </span><span class="lineCov">    8421234 :           cost = (ALLOCNO_HARD_REG_COSTS (a)</span>
<span class="lineNum">    2465 </span>            :                   [ira_class_hard_reg_index
<span class="lineNum">    2466 </span><span class="lineCov">    4210617 :                    [ALLOCNO_CLASS (a)][hard_regno]]);</span>
<span class="lineNum">    2467 </span><span class="lineCov">    4210617 :           ira_reg_cost += cost;</span>
<span class="lineNum">    2468 </span>            :         }
<span class="lineNum">    2469 </span>            :       else
<span class="lineNum">    2470 </span>            :         {
<span class="lineNum">    2471 </span><span class="lineCov">   12204931 :           cost = ALLOCNO_CLASS_COST (a);</span>
<span class="lineNum">    2472 </span><span class="lineCov">   12204931 :           ira_reg_cost += cost;</span>
<span class="lineNum">    2473 </span>            :         }
<span class="lineNum">    2474 </span><span class="lineCov">   19268698 :       ira_overall_cost += cost;</span>
<span class="lineNum">    2475 </span>            :     }
<span class="lineNum">    2476 </span>            : 
<span class="lineNum">    2477 </span><span class="lineCov">     832590 :   if (internal_flag_ira_verbose &gt; 0 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    2478 </span>            :     {
<span class="lineNum">    2479 </span><span class="lineCov">         94 :       fprintf (ira_dump_file,</span>
<span class="lineNum">    2480 </span>            :                &quot;+++Costs: overall %&quot; PRId64
<span class="lineNum">    2481 </span>            :                &quot;, reg %&quot; PRId64
<span class="lineNum">    2482 </span>            :                &quot;, mem %&quot; PRId64
<span class="lineNum">    2483 </span>            :                &quot;, ld %&quot; PRId64
<span class="lineNum">    2484 </span>            :                &quot;, st %&quot; PRId64
<span class="lineNum">    2485 </span>            :                &quot;, move %&quot; PRId64,
<span class="lineNum">    2486 </span>            :                ira_overall_cost, ira_reg_cost, ira_mem_cost,
<span class="lineNum">    2487 </span>            :                ira_load_cost, ira_store_cost, ira_shuffle_cost);
<span class="lineNum">    2488 </span><span class="lineCov">         94 :       fprintf (ira_dump_file, &quot;\n+++       move loops %d, new jumps %d\n&quot;,</span>
<span class="lineNum">    2489 </span>            :                ira_move_loops_num, ira_additional_jumps_num);
<span class="lineNum">    2490 </span>            :     }
<span class="lineNum">    2491 </span>            : 
<span class="lineNum">    2492 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    2493 </span>            : 
<span class="lineNum">    2494 </span>            : #ifdef ENABLE_IRA_CHECKING
<span class="lineNum">    2495 </span>            : /* Check the correctness of the allocation.  We do need this because
<span class="lineNum">    2496 </span>            :    of complicated code to transform more one region internal
<a name="2497"><span class="lineNum">    2497 </span>            :    representation into one region representation.  */</a>
<span class="lineNum">    2498 </span>            : static void
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 : check_allocation (void)</span>
<span class="lineNum">    2500 </span>            : {
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :   ira_allocno_t a;</span>
<span class="lineNum">    2502 </span><span class="lineNoCov">          0 :   int hard_regno, nregs, conflict_nregs;</span>
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :   ira_allocno_iterator ai;</span>
<span class="lineNum">    2504 </span>            : 
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :   FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    2506 </span>            :     {
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :       int n = ALLOCNO_NUM_OBJECTS (a);</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :       int i;</span>
<span class="lineNum">    2509 </span>            : 
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :       if (ALLOCNO_CAP_MEMBER (a) != NULL</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :           || (hard_regno = ALLOCNO_HARD_REGNO (a)) &lt; 0)</span>
<span class="lineNum">    2512 </span>            :         continue;
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :       nregs = hard_regno_nregs (hard_regno, ALLOCNO_MODE (a));</span>
<span class="lineNum">    2514 </span><span class="lineNoCov">          0 :       if (nregs == 1)</span>
<span class="lineNum">    2515 </span>            :         /* We allocated a single hard register.  */
<span class="lineNum">    2516 </span>            :         n = 1;
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :       else if (n &gt; 1)</span>
<span class="lineNum">    2518 </span>            :         /* We allocated multiple hard registers, and we will test
<span class="lineNum">    2519 </span>            :            conflicts in a granularity of single hard regs.  */
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :         nregs = 1;</span>
<span class="lineNum">    2521 </span>            : 
<span class="lineNum">    2522 </span><span class="lineNoCov">          0 :       for (i = 0; i &lt; n; i++)</span>
<span class="lineNum">    2523 </span>            :         {
<span class="lineNum">    2524 </span><span class="lineNoCov">          0 :           ira_object_t obj = ALLOCNO_OBJECT (a, i);</span>
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :           ira_object_t conflict_obj;</span>
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :           ira_object_conflict_iterator oci;</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :           int this_regno = hard_regno;</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :           if (n &gt; 1)</span>
<span class="lineNum">    2529 </span>            :             {
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :               if (REG_WORDS_BIG_ENDIAN)</span>
<span class="lineNum">    2531 </span>            :                 this_regno += n - i - 1;
<span class="lineNum">    2532 </span>            :               else
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                 this_regno += i;</span>
<span class="lineNum">    2534 </span>            :             }
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :           FOR_EACH_OBJECT_CONFLICT (obj, conflict_obj, oci)</span>
<span class="lineNum">    2536 </span>            :             {
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :               ira_allocno_t conflict_a = OBJECT_ALLOCNO (conflict_obj);</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :               int conflict_hard_regno = ALLOCNO_HARD_REGNO (conflict_a);</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :               if (conflict_hard_regno &lt; 0)</span>
<span class="lineNum">    2540 </span>            :                 continue;
<span class="lineNum">    2541 </span>            : 
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :               conflict_nregs = hard_regno_nregs (conflict_hard_regno,</span>
<span class="lineNum">    2543 </span><span class="lineNoCov">          0 :                                                  ALLOCNO_MODE (conflict_a));</span>
<span class="lineNum">    2544 </span>            : 
<span class="lineNum">    2545 </span><span class="lineNoCov">          0 :               if (ALLOCNO_NUM_OBJECTS (conflict_a) &gt; 1</span>
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                   &amp;&amp; conflict_nregs == ALLOCNO_NUM_OBJECTS (conflict_a))</span>
<span class="lineNum">    2547 </span>            :                 {
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                   if (REG_WORDS_BIG_ENDIAN)</span>
<span class="lineNum">    2549 </span>            :                     conflict_hard_regno += (ALLOCNO_NUM_OBJECTS (conflict_a)
<span class="lineNum">    2550 </span>            :                                             - OBJECT_SUBWORD (conflict_obj) - 1);
<span class="lineNum">    2551 </span>            :                   else
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                     conflict_hard_regno += OBJECT_SUBWORD (conflict_obj);</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                   conflict_nregs = 1;</span>
<span class="lineNum">    2554 </span>            :                 }
<span class="lineNum">    2555 </span>            : 
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :               if ((conflict_hard_regno &lt;= this_regno</span>
<span class="lineNum">    2557 </span><span class="lineNoCov">          0 :                  &amp;&amp; this_regno &lt; conflict_hard_regno + conflict_nregs)</span>
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :                 || (this_regno &lt;= conflict_hard_regno</span>
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                     &amp;&amp; conflict_hard_regno &lt; this_regno + nregs))</span>
<span class="lineNum">    2560 </span>            :                 {
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                   fprintf (stderr, &quot;bad allocation for %d and %d\n&quot;,</span>
<span class="lineNum">    2562 </span>            :                            ALLOCNO_REGNO (a), ALLOCNO_REGNO (conflict_a));
<span class="lineNum">    2563 </span><span class="lineNoCov">          0 :                   gcc_unreachable ();</span>
<span class="lineNum">    2564 </span>            :                 }
<span class="lineNum">    2565 </span>            :             }
<span class="lineNum">    2566 </span>            :         }
<span class="lineNum">    2567 </span>            :     }
<span class="lineNum">    2568 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2569 </span>            : #endif
<span class="lineNum">    2570 </span>            : 
<span class="lineNum">    2571 </span>            : /* Allocate REG_EQUIV_INIT.  Set up it from IRA_REG_EQUIV which should
<a name="2572"><span class="lineNum">    2572 </span>            :    be already calculated.  */</a>
<span class="lineNum">    2573 </span>            : static void
<span class="lineNum">    2574 </span><span class="lineCov">     832590 : setup_reg_equiv_init (void)</span>
<span class="lineNum">    2575 </span>            : {
<span class="lineNum">    2576 </span><span class="lineCov">     832590 :   int i;</span>
<span class="lineNum">    2577 </span><span class="lineCov">     832590 :   int max_regno = max_reg_num ();</span>
<span class="lineNum">    2578 </span>            : 
<span class="lineNum">    2579 </span><span class="lineCov">   99137733 :   for (i = 0; i &lt; max_regno; i++)</span>
<span class="lineNum">    2580 </span><span class="lineCov">   98305143 :     reg_equiv_init (i) = ira_reg_equiv[i].init_insns;</span>
<span class="lineNum">    2581 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    2582 </span>            : 
<span class="lineNum">    2583 </span>            : /* Update equiv regno from movement of FROM_REGNO to TO_REGNO.  INSNS
<span class="lineNum">    2584 </span>            :    are insns which were generated for such movement.  It is assumed
<span class="lineNum">    2585 </span>            :    that FROM_REGNO and TO_REGNO always have the same value at the
<span class="lineNum">    2586 </span>            :    point of any move containing such registers. This function is used
<span class="lineNum">    2587 </span>            :    to update equiv info for register shuffles on the region borders
<a name="2588"><span class="lineNum">    2588 </span>            :    and for caller save/restore insns.  */</a>
<span class="lineNum">    2589 </span>            : void
<span class="lineNum">    2590 </span><span class="lineCov">     967100 : ira_update_equiv_info_by_shuffle_insn (int to_regno, int from_regno, rtx_insn *insns)</span>
<span class="lineNum">    2591 </span>            : {
<span class="lineNum">    2592 </span><span class="lineCov">     967100 :   rtx_insn *insn;</span>
<span class="lineNum">    2593 </span><span class="lineCov">     967100 :   rtx x, note;</span>
<span class="lineNum">    2594 </span>            : 
<span class="lineNum">    2595 </span><span class="lineCov">     967100 :   if (! ira_reg_equiv[from_regno].defined_p</span>
<span class="lineNum">    2596 </span><span class="lineCov">     967100 :       &amp;&amp; (! ira_reg_equiv[to_regno].defined_p</span>
<span class="lineNum">    2597 </span><span class="lineCov">        345 :           || ((x = ira_reg_equiv[to_regno].memory) != NULL_RTX</span>
<span class="lineNum">    2598 </span><span class="lineCov">        345 :               &amp;&amp; ! MEM_READONLY_P (x))))</span>
<span class="lineNum">    2599 </span>            :     return;
<span class="lineNum">    2600 </span><span class="lineCov">      27850 :   insn = insns;</span>
<span class="lineNum">    2601 </span><span class="lineCov">      27850 :   if (NEXT_INSN (insn) != NULL_RTX)</span>
<span class="lineNum">    2602 </span>            :     {
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :       if (! ira_reg_equiv[to_regno].defined_p)</span>
<span class="lineNum">    2604 </span>            :         {
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :           ira_assert (ira_reg_equiv[to_regno].init_insns == NULL_RTX);</span>
<span class="lineNum">    2606 </span>            :           return;
<span class="lineNum">    2607 </span>            :         }
<span class="lineNum">    2608 </span><span class="lineNoCov">          0 :       ira_reg_equiv[to_regno].defined_p = false;</span>
<span class="lineNum">    2609 </span><span class="lineNoCov">          0 :       ira_reg_equiv[to_regno].memory</span>
<span class="lineNum">    2610 </span><span class="lineNoCov">          0 :         = ira_reg_equiv[to_regno].constant</span>
<span class="lineNum">    2611 </span><span class="lineNoCov">          0 :         = ira_reg_equiv[to_regno].invariant</span>
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :         = ira_reg_equiv[to_regno].init_insns = NULL;</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :       if (internal_flag_ira_verbose &gt; 3 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :         fprintf (ira_dump_file,</span>
<span class="lineNum">    2615 </span>            :                  &quot;      Invalidating equiv info for reg %d\n&quot;, to_regno);
<span class="lineNum">    2616 </span><span class="lineNoCov">          0 :       return;</span>
<span class="lineNum">    2617 </span>            :     }
<span class="lineNum">    2618 </span>            :   /* It is possible that FROM_REGNO still has no equivalence because
<span class="lineNum">    2619 </span>            :      in shuffles to_regno&lt;-from_regno and from_regno&lt;-to_regno the 2nd
<span class="lineNum">    2620 </span>            :      insn was not processed yet.  */
<span class="lineNum">    2621 </span><span class="lineCov">      27850 :   if (ira_reg_equiv[from_regno].defined_p)</span>
<span class="lineNum">    2622 </span>            :     {
<span class="lineNum">    2623 </span><span class="lineCov">      27850 :       ira_reg_equiv[to_regno].defined_p = true;</span>
<span class="lineNum">    2624 </span><span class="lineCov">      27850 :       if ((x = ira_reg_equiv[from_regno].memory) != NULL_RTX)</span>
<span class="lineNum">    2625 </span>            :         {
<span class="lineNum">    2626 </span><span class="lineCov">      27754 :           ira_assert (ira_reg_equiv[from_regno].invariant == NULL_RTX</span>
<span class="lineNum">    2627 </span>            :                       &amp;&amp; ira_reg_equiv[from_regno].constant == NULL_RTX);
<span class="lineNum">    2628 </span><span class="lineCov">      27754 :           ira_assert (ira_reg_equiv[to_regno].memory == NULL_RTX</span>
<span class="lineNum">    2629 </span>            :                       || rtx_equal_p (ira_reg_equiv[to_regno].memory, x));
<span class="lineNum">    2630 </span><span class="lineCov">      27754 :           ira_reg_equiv[to_regno].memory = x;</span>
<span class="lineNum">    2631 </span><span class="lineCov">      27754 :           if (! MEM_READONLY_P (x))</span>
<span class="lineNum">    2632 </span>            :             /* We don't add the insn to insn init list because memory
<span class="lineNum">    2633 </span>            :                equivalence is just to say what memory is better to use
<span class="lineNum">    2634 </span>            :                when the pseudo is spilled.  */
<span class="lineNum">    2635 </span>            :             return;
<span class="lineNum">    2636 </span>            :         }
<span class="lineNum">    2637 </span><span class="lineCov">         96 :       else if ((x = ira_reg_equiv[from_regno].constant) != NULL_RTX)</span>
<span class="lineNum">    2638 </span>            :         {
<span class="lineNum">    2639 </span><span class="lineCov">          6 :           ira_assert (ira_reg_equiv[from_regno].invariant == NULL_RTX);</span>
<span class="lineNum">    2640 </span><span class="lineCov">          6 :           ira_assert (ira_reg_equiv[to_regno].constant == NULL_RTX</span>
<span class="lineNum">    2641 </span>            :                       || rtx_equal_p (ira_reg_equiv[to_regno].constant, x));
<span class="lineNum">    2642 </span><span class="lineCov">          6 :           ira_reg_equiv[to_regno].constant = x;</span>
<span class="lineNum">    2643 </span>            :         }
<span class="lineNum">    2644 </span>            :       else
<span class="lineNum">    2645 </span>            :         {
<span class="lineNum">    2646 </span><span class="lineCov">         90 :           x = ira_reg_equiv[from_regno].invariant;</span>
<span class="lineNum">    2647 </span><span class="lineCov">         90 :           ira_assert (x != NULL_RTX);</span>
<span class="lineNum">    2648 </span><span class="lineCov">         90 :           ira_assert (ira_reg_equiv[to_regno].invariant == NULL_RTX</span>
<span class="lineNum">    2649 </span>            :                       || rtx_equal_p (ira_reg_equiv[to_regno].invariant, x));
<span class="lineNum">    2650 </span><span class="lineCov">         90 :           ira_reg_equiv[to_regno].invariant = x;</span>
<span class="lineNum">    2651 </span>            :         }
<span class="lineNum">    2652 </span><span class="lineCov">         98 :       if (find_reg_note (insn, REG_EQUIV, x) == NULL_RTX)</span>
<span class="lineNum">    2653 </span>            :         {
<span class="lineNum">    2654 </span><span class="lineCov">         98 :           note = set_unique_reg_note (insn, REG_EQUIV, copy_rtx (x));</span>
<span class="lineNum">    2655 </span><span class="lineCov">         98 :           gcc_assert (note != NULL_RTX);</span>
<span class="lineNum">    2656 </span><span class="lineCov">         98 :           if (internal_flag_ira_verbose &gt; 3 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    2657 </span>            :             {
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :               fprintf (ira_dump_file,</span>
<span class="lineNum">    2659 </span>            :                        &quot;      Adding equiv note to insn %u for reg %d &quot;,
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :                        INSN_UID (insn), to_regno);</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :               dump_value_slim (ira_dump_file, x, 1);</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :               fprintf (ira_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">    2663 </span>            :             }
<span class="lineNum">    2664 </span>            :         }
<span class="lineNum">    2665 </span>            :     }
<span class="lineNum">    2666 </span><span class="lineCov">         98 :   ira_reg_equiv[to_regno].init_insns</span>
<span class="lineNum">    2667 </span><span class="lineCov">        196 :     = gen_rtx_INSN_LIST (VOIDmode, insn,</span>
<span class="lineNum">    2668 </span><span class="lineCov">         98 :                          ira_reg_equiv[to_regno].init_insns);</span>
<span class="lineNum">    2669 </span><span class="lineCov">         98 :   if (internal_flag_ira_verbose &gt; 3 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :     fprintf (ira_dump_file,</span>
<span class="lineNum">    2671 </span>            :              &quot;      Adding equiv init move insn %u to reg %d\n&quot;,
<span class="lineNum">    2672 </span><span class="lineNoCov">          0 :              INSN_UID (insn), to_regno);</span>
<span class="lineNum">    2673 </span>            : }
<span class="lineNum">    2674 </span>            : 
<span class="lineNum">    2675 </span>            : /* Fix values of array REG_EQUIV_INIT after live range splitting done
<a name="2676"><span class="lineNum">    2676 </span>            :    by IRA.  */</a>
<span class="lineNum">    2677 </span>            : static void
<span class="lineNum">    2678 </span><span class="lineCov">    1244989 : fix_reg_equiv_init (void)</span>
<span class="lineNum">    2679 </span>            : {
<span class="lineNum">    2680 </span><span class="lineCov">    1244989 :   int max_regno = max_reg_num ();</span>
<span class="lineNum">    2681 </span><span class="lineCov">    1244989 :   int i, new_regno, max;</span>
<span class="lineNum">    2682 </span><span class="lineCov">    1244989 :   rtx set;</span>
<span class="lineNum">    2683 </span><span class="lineCov">    1244989 :   rtx_insn_list *x, *next, *prev;</span>
<span class="lineNum">    2684 </span><span class="lineCov">    1244989 :   rtx_insn *insn;</span>
<span class="lineNum">    2685 </span>            : 
<span class="lineNum">    2686 </span><span class="lineCov">    1244989 :   if (max_regno_before_ira &lt; max_regno)</span>
<span class="lineNum">    2687 </span>            :     {
<span class="lineNum">    2688 </span><span class="lineCov">     302875 :       max = vec_safe_length (reg_equivs);</span>
<span class="lineNum">    2689 </span><span class="lineCov">     302875 :       grow_reg_equivs ();</span>
<span class="lineNum">    2690 </span><span class="lineCov">   25194640 :       for (i = FIRST_PSEUDO_REGISTER; i &lt; max; i++)</span>
<span class="lineNum">    2691 </span><span class="lineCov">   24891765 :         for (prev = NULL, x = reg_equiv_init (i);</span>
<span class="lineNum">    2692 </span><span class="lineCov">   27132261 :              x != NULL_RTX;</span>
<span class="lineNum">    2693 </span>            :              x = next)
<span class="lineNum">    2694 </span>            :           {
<span class="lineNum">    2695 </span><span class="lineCov">    2240496 :             next = x-&gt;next ();</span>
<span class="lineNum">    2696 </span><span class="lineCov">    2240496 :             insn = x-&gt;insn ();</span>
<span class="lineNum">    2697 </span><span class="lineCov">    2240496 :             set = single_set (insn);</span>
<span class="lineNum">    2698 </span><span class="lineCov">    2240496 :             ira_assert (set != NULL_RTX</span>
<span class="lineNum">    2699 </span>            :                         &amp;&amp; (REG_P (SET_DEST (set)) || REG_P (SET_SRC (set))));
<span class="lineNum">    2700 </span><span class="lineCov">    2240496 :             if (REG_P (SET_DEST (set))</span>
<span class="lineNum">    2701 </span><span class="lineCov">    2240496 :                 &amp;&amp; ((int) REGNO (SET_DEST (set)) == i</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :                     || (int) ORIGINAL_REGNO (SET_DEST (set)) == i))</span>
<span class="lineNum">    2703 </span>            :               new_regno = REGNO (SET_DEST (set));
<span class="lineNum">    2704 </span><span class="lineCov">     285393 :             else if (REG_P (SET_SRC (set))</span>
<span class="lineNum">    2705 </span><span class="lineCov">     285393 :                      &amp;&amp; ((int) REGNO (SET_SRC (set)) == i</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :                          || (int) ORIGINAL_REGNO (SET_SRC (set)) == i))</span>
<span class="lineNum">    2707 </span>            :               new_regno = REGNO (SET_SRC (set));
<span class="lineNum">    2708 </span>            :             else
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 :               gcc_unreachable ();</span>
<span class="lineNum">    2710 </span><span class="lineCov">    2240496 :             if (new_regno == i)</span>
<span class="lineNum">    2711 </span>            :               prev = x;
<span class="lineNum">    2712 </span>            :             else
<span class="lineNum">    2713 </span>            :               {
<span class="lineNum">    2714 </span>            :                 /* Remove the wrong list element.  */
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                 if (prev == NULL_RTX)</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                   reg_equiv_init (i) = next;</span>
<span class="lineNum">    2717 </span>            :                 else
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :                   XEXP (prev, 1) = next;</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                 XEXP (x, 1) = reg_equiv_init (new_regno);</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                 reg_equiv_init (new_regno) = x;</span>
<span class="lineNum">    2721 </span>            :               }
<span class="lineNum">    2722 </span>            :           }
<span class="lineNum">    2723 </span>            :     }
<span class="lineNum">    2724 </span><span class="lineCov">    1244989 : }</span>
<span class="lineNum">    2725 </span>            : 
<span class="lineNum">    2726 </span>            : #ifdef ENABLE_IRA_CHECKING
<a name="2727"><span class="lineNum">    2727 </span>            : /* Print redundant memory-memory copies.  */</a>
<span class="lineNum">    2728 </span>            : static void
<span class="lineNum">    2729 </span><span class="lineCov">     622491 : print_redundant_copies (void)</span>
<span class="lineNum">    2730 </span>            : {
<span class="lineNum">    2731 </span><span class="lineCov">     622491 :   int hard_regno;</span>
<span class="lineNum">    2732 </span><span class="lineCov">     622491 :   ira_allocno_t a;</span>
<span class="lineNum">    2733 </span><span class="lineCov">     622491 :   ira_copy_t cp, next_cp;</span>
<span class="lineNum">    2734 </span><span class="lineCov">     622491 :   ira_allocno_iterator ai;</span>
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span><span class="lineCov">   14292715 :   FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    2737 </span>            :     {
<span class="lineNum">    2738 </span><span class="lineCov">   13670224 :       if (ALLOCNO_CAP_MEMBER (a) != NULL)</span>
<span class="lineNum">    2739 </span>            :         /* It is a cap.  */
<span class="lineNum">    2740 </span>            :         continue;
<span class="lineNum">    2741 </span><span class="lineCov">   11371336 :       hard_regno = ALLOCNO_HARD_REGNO (a);</span>
<span class="lineNum">    2742 </span><span class="lineCov">   11371336 :       if (hard_regno &gt;= 0)</span>
<span class="lineNum">    2743 </span>            :         continue;
<span class="lineNum">    2744 </span><span class="lineCov">    2763259 :       for (cp = ALLOCNO_COPIES (a); cp != NULL; cp = next_cp)</span>
<span class="lineNum">    2745 </span><span class="lineCov">     371418 :         if (cp-&gt;first == a)</span>
<span class="lineNum">    2746 </span><span class="lineCov">     151976 :           next_cp = cp-&gt;next_first_allocno_copy;</span>
<span class="lineNum">    2747 </span>            :         else
<span class="lineNum">    2748 </span>            :           {
<span class="lineNum">    2749 </span><span class="lineCov">     219442 :             next_cp = cp-&gt;next_second_allocno_copy;</span>
<span class="lineNum">    2750 </span><span class="lineCov">     219442 :             if (internal_flag_ira_verbose &gt; 4 &amp;&amp; ira_dump_file != NULL</span>
<span class="lineNum">    2751 </span><span class="lineCov">         33 :                 &amp;&amp; cp-&gt;insn != NULL_RTX</span>
<span class="lineNum">    2752 </span><span class="lineNoCov">          0 :                 &amp;&amp; ALLOCNO_HARD_REGNO (cp-&gt;first) == hard_regno)</span>
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :               fprintf (ira_dump_file,</span>
<span class="lineNum">    2754 </span>            :                        &quot;        Redundant move from %d(freq %d):%d\n&quot;,
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :                        INSN_UID (cp-&gt;insn), cp-&gt;freq, hard_regno);</span>
<span class="lineNum">    2756 </span>            :           }
<span class="lineNum">    2757 </span>            :     }
<span class="lineNum">    2758 </span><span class="lineCov">     622491 : }</span>
<span class="lineNum">    2759 </span>            : #endif
<span class="lineNum">    2760 </span>            : 
<span class="lineNum">    2761 </span>            : /* Setup preferred and alternative classes for new pseudo-registers
<a name="2762"><span class="lineNum">    2762 </span>            :    created by IRA starting with START.  */</a>
<span class="lineNum">    2763 </span>            : static void
<span class="lineNum">    2764 </span><span class="lineCov">     643496 : setup_preferred_alternate_classes_for_new_pseudos (int start)</span>
<span class="lineNum">    2765 </span>            : {
<span class="lineNum">    2766 </span><span class="lineCov">     643496 :   int i, old_regno;</span>
<span class="lineNum">    2767 </span><span class="lineCov">     643496 :   int max_regno = max_reg_num ();</span>
<span class="lineNum">    2768 </span>            : 
<span class="lineNum">    2769 </span><span class="lineCov">    1190518 :   for (i = start; i &lt; max_regno; i++)</span>
<span class="lineNum">    2770 </span>            :     {
<span class="lineNum">    2771 </span><span class="lineCov">     547022 :       old_regno = ORIGINAL_REGNO (regno_reg_rtx[i]);</span>
<span class="lineNum">    2772 </span><span class="lineCov">     547022 :       ira_assert (i != old_regno);</span>
<span class="lineNum">    2773 </span><span class="lineCov">     547022 :       setup_reg_classes (i, reg_preferred_class (old_regno),</span>
<span class="lineNum">    2774 </span>            :                          reg_alternate_class (old_regno),
<span class="lineNum">    2775 </span>            :                          reg_allocno_class (old_regno));
<span class="lineNum">    2776 </span><span class="lineCov">     547022 :       if (internal_flag_ira_verbose &gt; 2 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         fprintf (ira_dump_file,</span>
<span class="lineNum">    2778 </span>            :                  &quot;    New r%d: setting preferred %s, alternative %s\n&quot;,
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :                  i, reg_class_names[reg_preferred_class (old_regno)],</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                  reg_class_names[reg_alternate_class (old_regno)]);</span>
<span class="lineNum">    2781 </span>            :     }
<span class="lineNum">    2782 </span><span class="lineCov">     643496 : }</span>
<span class="lineNum">    2783 </span>            : 
<span class="lineNum">    2784 </span>            : 
<span class="lineNum">    2785 </span>            : /* The number of entries allocated in reg_info.  */
<span class="lineNum">    2786 </span>            : static int allocated_reg_info_size;
<span class="lineNum">    2787 </span>            : 
<span class="lineNum">    2788 </span>            : /* Regional allocation can create new pseudo-registers.  This function
<a name="2789"><span class="lineNum">    2789 </span>            :    expands some arrays for pseudo-registers.  */</a>
<span class="lineNum">    2790 </span>            : static void
<span class="lineNum">    2791 </span><span class="lineCov">     643496 : expand_reg_info (void)</span>
<span class="lineNum">    2792 </span>            : {
<span class="lineNum">    2793 </span><span class="lineCov">     643496 :   int i;</span>
<span class="lineNum">    2794 </span><span class="lineCov">     643496 :   int size = max_reg_num ();</span>
<span class="lineNum">    2795 </span>            : 
<span class="lineNum">    2796 </span><span class="lineCov">     643496 :   resize_reg_info ();</span>
<span class="lineNum">    2797 </span><span class="lineCov">    1190518 :   for (i = allocated_reg_info_size; i &lt; size; i++)</span>
<span class="lineNum">    2798 </span><span class="lineCov">     547022 :     setup_reg_classes (i, GENERAL_REGS, ALL_REGS, GENERAL_REGS);</span>
<span class="lineNum">    2799 </span><span class="lineCov">     643496 :   setup_preferred_alternate_classes_for_new_pseudos (allocated_reg_info_size);</span>
<span class="lineNum">    2800 </span><span class="lineCov">     643496 :   allocated_reg_info_size = size;</span>
<span class="lineNum">    2801 </span><span class="lineCov">     643496 : }</span>
<span class="lineNum">    2802 </span>            : 
<span class="lineNum">    2803 </span>            : /* Return TRUE if there is too high register pressure in the function.
<a name="2804"><span class="lineNum">    2804 </span>            :    It is used to decide when stack slot sharing is worth to do.  */</a>
<span class="lineNum">    2805 </span>            : static bool
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 : too_high_register_pressure_p (void)</span>
<span class="lineNum">    2807 </span>            : {
<span class="lineNum">    2808 </span><span class="lineCov">     832590 :   int i;</span>
<span class="lineNum">    2809 </span><span class="lineCov">     832590 :   enum reg_class pclass;</span>
<span class="lineNum">    2810 </span>            : 
<span class="lineNum">    2811 </span><span class="lineCov">    4186145 :   for (i = 0; i &lt; ira_pressure_classes_num; i++)</span>
<span class="lineNum">    2812 </span>            :     {
<span class="lineNum">    2813 </span><span class="lineCov">    3353556 :       pclass = ira_pressure_classes[i];</span>
<span class="lineNum">    2814 </span><span class="lineCov">    3353556 :       if (ira_loop_tree_root-&gt;reg_pressure[pclass] &gt; 10000)</span>
<span class="lineNum">    2815 </span>            :         return true;
<span class="lineNum">    2816 </span>            :     }
<span class="lineNum">    2817 </span>            :   return false;
<span class="lineNum">    2818 </span>            : }
<span class="lineNum">    2819 </span>            : 
<span class="lineNum">    2820 </span>            : 
<span class="lineNum">    2821 </span>            : 
<span class="lineNum">    2822 </span>            : /* Indicate that hard register number FROM was eliminated and replaced with
<span class="lineNum">    2823 </span>            :    an offset from hard register number TO.  The status of hard registers live
<span class="lineNum">    2824 </span>            :    at the start of a basic block is updated by replacing a use of FROM with
<span class="lineNum">    2825 </span>            :    a use of TO.  */
<a name="2826"><span class="lineNum">    2826 </span>            : </a>
<span class="lineNum">    2827 </span>            : void
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 : mark_elimination (int from, int to)</span>
<span class="lineNum">    2829 </span>            : {
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :   basic_block bb;</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :   bitmap r;</span>
<span class="lineNum">    2832 </span>            : 
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    2834 </span>            :     {
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :       r = DF_LR_IN (bb);</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :       if (bitmap_bit_p (r, from))</span>
<span class="lineNum">    2837 </span>            :         {
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :           bitmap_clear_bit (r, from);</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :           bitmap_set_bit (r, to);</span>
<span class="lineNum">    2840 </span>            :         }
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :       if (! df_live)</span>
<span class="lineNum">    2842 </span>            :         continue;
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :       r = DF_LIVE_IN (bb);</span>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :       if (bitmap_bit_p (r, from))</span>
<span class="lineNum">    2845 </span>            :         {
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :           bitmap_clear_bit (r, from);</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :           bitmap_set_bit (r, to);</span>
<span class="lineNum">    2848 </span>            :         }
<span class="lineNum">    2849 </span>            :     }
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2851 </span>            : 
<span class="lineNum">    2852 </span>            : 
<span class="lineNum">    2853 </span>            : 
<span class="lineNum">    2854 </span>            : /* The length of the following array.  */
<span class="lineNum">    2855 </span>            : int ira_reg_equiv_len;
<span class="lineNum">    2856 </span>            : 
<span class="lineNum">    2857 </span>            : /* Info about equiv. info for each register.  */
<span class="lineNum">    2858 </span>            : struct ira_reg_equiv_s *ira_reg_equiv;
<span class="lineNum">    2859 </span>            : 
<a name="2860"><span class="lineNum">    2860 </span>            : /* Expand ira_reg_equiv if necessary.  */</a>
<span class="lineNum">    2861 </span>            : void
<span class="lineNum">    2862 </span><span class="lineCov">    7088828 : ira_expand_reg_equiv (void)</span>
<span class="lineNum">    2863 </span>            : {
<span class="lineNum">    2864 </span><span class="lineCov">    7088828 :   int old = ira_reg_equiv_len;</span>
<span class="lineNum">    2865 </span>            : 
<span class="lineNum">    2866 </span><span class="lineCov">    7088828 :   if (ira_reg_equiv_len &gt; max_reg_num ())</span>
<span class="lineNum">    2867 </span>            :     return;
<span class="lineNum">    2868 </span><span class="lineCov">     835999 :   ira_reg_equiv_len = max_reg_num () * 3 / 2 + 1;</span>
<span class="lineNum">    2869 </span><span class="lineCov">     835999 :   ira_reg_equiv</span>
<span class="lineNum">    2870 </span><span class="lineCov">     835999 :     = (struct ira_reg_equiv_s *) xrealloc (ira_reg_equiv,</span>
<span class="lineNum">    2871 </span>            :                                          ira_reg_equiv_len
<span class="lineNum">    2872 </span>            :                                          * sizeof (struct ira_reg_equiv_s));
<span class="lineNum">    2873 </span><span class="lineCov">     835999 :   gcc_assert (old &lt; ira_reg_equiv_len);</span>
<span class="lineNum">    2874 </span><span class="lineCov">    1671998 :   memset (ira_reg_equiv + old, 0,</span>
<span class="lineNum">    2875 </span><span class="lineCov">     835999 :           sizeof (struct ira_reg_equiv_s) * (ira_reg_equiv_len - old));</span>
<span class="lineNum">    2876 </span>            : }
<a name="2877"><span class="lineNum">    2877 </span>            : </a>
<span class="lineNum">    2878 </span>            : static void
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 : init_reg_equiv (void)</span>
<span class="lineNum">    2880 </span>            : {
<span class="lineNum">    2881 </span><span class="lineCov">     832590 :   ira_reg_equiv_len = 0;</span>
<span class="lineNum">    2882 </span><span class="lineCov">     832590 :   ira_reg_equiv = NULL;</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :   ira_expand_reg_equiv ();</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 : }</span>
<a name="2885"><span class="lineNum">    2885 </span>            : </a>
<span class="lineNum">    2886 </span>            : static void
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 : finish_reg_equiv (void)</span>
<span class="lineNum">    2888 </span>            : {
<span class="lineNum">    2889 </span><span class="lineCov">     832590 :   free (ira_reg_equiv);</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2891 </span>            : 
<span class="lineNum">    2892 </span>            : 
<span class="lineNum">    2893 </span>            : 
<span class="lineNum">    2894 </span>            : struct equivalence
<span class="lineNum">    2895 </span>            : {
<span class="lineNum">    2896 </span>            :   /* Set when a REG_EQUIV note is found or created.  Use to
<span class="lineNum">    2897 </span>            :      keep track of what memory accesses might be created later,
<span class="lineNum">    2898 </span>            :      e.g. by reload.  */
<span class="lineNum">    2899 </span>            :   rtx replacement;
<span class="lineNum">    2900 </span>            :   rtx *src_p;
<span class="lineNum">    2901 </span>            : 
<span class="lineNum">    2902 </span>            :   /* The list of each instruction which initializes this register.
<span class="lineNum">    2903 </span>            : 
<span class="lineNum">    2904 </span>            :      NULL indicates we know nothing about this register's equivalence
<span class="lineNum">    2905 </span>            :      properties.
<span class="lineNum">    2906 </span>            : 
<span class="lineNum">    2907 </span>            :      An INSN_LIST with a NULL insn indicates this pseudo is already
<span class="lineNum">    2908 </span>            :      known to not have a valid equivalence.  */
<span class="lineNum">    2909 </span>            :   rtx_insn_list *init_insns;
<span class="lineNum">    2910 </span>            : 
<span class="lineNum">    2911 </span>            :   /* Loop depth is used to recognize equivalences which appear
<span class="lineNum">    2912 </span>            :      to be present within the same loop (or in an inner loop).  */
<span class="lineNum">    2913 </span>            :   short loop_depth;
<span class="lineNum">    2914 </span>            :   /* Nonzero if this had a preexisting REG_EQUIV note.  */
<span class="lineNum">    2915 </span>            :   unsigned char is_arg_equivalence : 1;
<span class="lineNum">    2916 </span>            :   /* Set when an attempt should be made to replace a register
<span class="lineNum">    2917 </span>            :      with the associated src_p entry.  */
<span class="lineNum">    2918 </span>            :   unsigned char replace : 1;
<span class="lineNum">    2919 </span>            :   /* Set if this register has no known equivalence.  */
<span class="lineNum">    2920 </span>            :   unsigned char no_equiv : 1;
<span class="lineNum">    2921 </span>            :   /* Set if this register is mentioned in a paradoxical subreg.  */
<span class="lineNum">    2922 </span>            :   unsigned char pdx_subregs : 1;
<span class="lineNum">    2923 </span>            : };
<span class="lineNum">    2924 </span>            : 
<span class="lineNum">    2925 </span>            : /* reg_equiv[N] (where N is a pseudo reg number) is the equivalence
<span class="lineNum">    2926 </span>            :    structure for that register.  */
<span class="lineNum">    2927 </span>            : static struct equivalence *reg_equiv;
<span class="lineNum">    2928 </span>            : 
<span class="lineNum">    2929 </span>            : /* Used for communication between the following two functions.  */
<span class="lineNum">    2930 </span>            : struct equiv_mem_data
<span class="lineNum">    2931 </span>            : {
<span class="lineNum">    2932 </span>            :   /* A MEM that we wish to ensure remains unchanged.  */
<span class="lineNum">    2933 </span>            :   rtx equiv_mem;
<span class="lineNum">    2934 </span>            : 
<span class="lineNum">    2935 </span>            :   /* Set true if EQUIV_MEM is modified.  */
<span class="lineNum">    2936 </span>            :   bool equiv_mem_modified;
<span class="lineNum">    2937 </span>            : };
<span class="lineNum">    2938 </span>            : 
<span class="lineNum">    2939 </span>            : /* If EQUIV_MEM is modified by modifying DEST, indicate that it is modified.
<a name="2940"><span class="lineNum">    2940 </span>            :    Called via note_stores.  */</a>
<span class="lineNum">    2941 </span>            : static void
<span class="lineNum">    2942 </span><span class="lineCov">    6427656 : validate_equiv_mem_from_store (rtx dest, const_rtx set ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    2943 </span>            :                                void *data)
<span class="lineNum">    2944 </span>            : {
<span class="lineNum">    2945 </span><span class="lineCov">    6427656 :   struct equiv_mem_data *info = (struct equiv_mem_data *) data;</span>
<span class="lineNum">    2946 </span>            : 
<span class="lineNum">    2947 </span><span class="lineCov">    6427656 :   if ((REG_P (dest)</span>
<span class="lineNum">    2948 </span><span class="lineCov">    4893566 :        &amp;&amp; reg_overlap_mentioned_p (dest, info-&gt;equiv_mem))</span>
<span class="lineNum">    2949 </span><span class="lineCov">   11312347 :       || (MEM_P (dest)</span>
<span class="lineNum">    2950 </span><span class="lineCov">    1522940 :           &amp;&amp; anti_dependence (info-&gt;equiv_mem, dest)))</span>
<span class="lineNum">    2951 </span><span class="lineCov">     177969 :     info-&gt;equiv_mem_modified = true;</span>
<span class="lineNum">    2952 </span><span class="lineCov">    6427656 : }</span>
<span class="lineNum">    2953 </span>            : 
<span class="lineNum">    2954 </span>            : enum valid_equiv { valid_none, valid_combine, valid_reload };
<span class="lineNum">    2955 </span>            : 
<span class="lineNum">    2956 </span>            : /* Verify that no store between START and the death of REG invalidates
<span class="lineNum">    2957 </span>            :    MEMREF.  MEMREF is invalidated by modifying a register used in MEMREF,
<span class="lineNum">    2958 </span>            :    by storing into an overlapping memory location, or with a non-const
<span class="lineNum">    2959 </span>            :    CALL_INSN.
<span class="lineNum">    2960 </span>            : 
<span class="lineNum">    2961 </span>            :    Return VALID_RELOAD if MEMREF remains valid for both reload and
<span class="lineNum">    2962 </span>            :    combine_and_move insns, VALID_COMBINE if only valid for
<a name="2963"><span class="lineNum">    2963 </span>            :    combine_and_move_insns, and VALID_NONE otherwise.  */</a>
<span class="lineNum">    2964 </span>            : static enum valid_equiv
<span class="lineNum">    2965 </span><span class="lineCov">    2170763 : validate_equiv_mem (rtx_insn *start, rtx reg, rtx memref)</span>
<span class="lineNum">    2966 </span>            : {
<span class="lineNum">    2967 </span><span class="lineCov">    2170763 :   rtx_insn *insn;</span>
<span class="lineNum">    2968 </span><span class="lineCov">    2170763 :   rtx note;</span>
<span class="lineNum">    2969 </span><span class="lineCov">    2170763 :   struct equiv_mem_data info = { memref, false };</span>
<span class="lineNum">    2970 </span><span class="lineCov">    2170763 :   enum valid_equiv ret = valid_reload;</span>
<span class="lineNum">    2971 </span>            : 
<span class="lineNum">    2972 </span>            :   /* If the memory reference has side effects or is volatile, it isn't a
<span class="lineNum">    2973 </span>            :      valid equivalence.  */
<span class="lineNum">    2974 </span><span class="lineCov">    2170763 :   if (side_effects_p (memref))</span>
<span class="lineNum">    2975 </span>            :     return valid_none;
<span class="lineNum">    2976 </span>            : 
<span class="lineNum">    2977 </span><span class="lineCov">   18030957 :   for (insn = start; insn; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    2978 </span>            :     {
<span class="lineNum">    2979 </span><span class="lineCov">    9997658 :       if (!INSN_P (insn))</span>
<span class="lineNum">    2980 </span>            :         continue;
<span class="lineNum">    2981 </span>            : 
<span class="lineNum">    2982 </span><span class="lineCov">    9660334 :       if (find_reg_note (insn, REG_DEAD, reg))</span>
<span class="lineNum">    2983 </span><span class="lineCov">    1342398 :         return ret;</span>
<span class="lineNum">    2984 </span>            : 
<span class="lineNum">    2985 </span><span class="lineCov">    8317936 :       if (CALL_P (insn))</span>
<span class="lineNum">    2986 </span>            :         {
<span class="lineNum">    2987 </span>            :           /* We can combine a reg def from one insn into a reg use in
<span class="lineNum">    2988 </span>            :              another over a call if the memory is readonly or the call
<span class="lineNum">    2989 </span>            :              const/pure.  However, we can't set reg_equiv notes up for
<span class="lineNum">    2990 </span>            :              reload over any call.  The problem is the equivalent form
<span class="lineNum">    2991 </span>            :              may reference a pseudo which gets assigned a call
<span class="lineNum">    2992 </span>            :              clobbered hard reg.  When we later replace REG with its
<span class="lineNum">    2993 </span>            :              equivalent form, the value in the call-clobbered reg has
<span class="lineNum">    2994 </span>            :              been changed and all hell breaks loose.  */
<span class="lineNum">    2995 </span><span class="lineCov">     166580 :           ret = valid_combine;</span>
<span class="lineNum">    2996 </span><span class="lineCov">     166580 :           if (!MEM_READONLY_P (memref)</span>
<span class="lineNum">    2997 </span><span class="lineCov">     166580 :               &amp;&amp; !RTL_CONST_OR_PURE_CALL_P (insn))</span>
<span class="lineNum">    2998 </span>            :             return valid_none;
<span class="lineNum">    2999 </span>            :         }
<span class="lineNum">    3000 </span>            : 
<span class="lineNum">    3001 </span><span class="lineCov">   16330166 :       note_stores (PATTERN (insn), validate_equiv_mem_from_store, &amp;info);</span>
<span class="lineNum">    3002 </span><span class="lineCov">    8165083 :       if (info.equiv_mem_modified)</span>
<span class="lineNum">    3003 </span>            :         return valid_none;
<span class="lineNum">    3004 </span>            : 
<span class="lineNum">    3005 </span>            :       /* If a register mentioned in MEMREF is modified via an
<span class="lineNum">    3006 </span>            :          auto-increment, we lose the equivalence.  Do the same if one
<span class="lineNum">    3007 </span>            :          dies; although we could extend the life, it doesn't seem worth
<span class="lineNum">    3008 </span>            :          the trouble.  */
<span class="lineNum">    3009 </span>            : 
<span class="lineNum">    3010 </span><span class="lineCov">   11052801 :       for (note = REG_NOTES (insn); note; note = XEXP (note, 1))</span>
<span class="lineNum">    3011 </span><span class="lineCov">    3356924 :         if ((REG_NOTE_KIND (note) == REG_INC</span>
<span class="lineNum">    3012 </span><span class="lineCov">    3356924 :              || REG_NOTE_KIND (note) == REG_DEAD)</span>
<span class="lineNum">    3013 </span><span class="lineCov">    1963581 :             &amp;&amp; REG_P (XEXP (note, 0))</span>
<span class="lineNum">    3014 </span><span class="lineCov">    5320505 :             &amp;&amp; reg_overlap_mentioned_p (XEXP (note, 0), memref))</span>
<span class="lineNum">    3015 </span>            :           return valid_none;
<span class="lineNum">    3016 </span>            :     }
<span class="lineNum">    3017 </span>            : 
<span class="lineNum">    3018 </span>            :   return valid_none;
<span class="lineNum">    3019 </span>            : }
<span class="lineNum">    3020 </span>            : 
<a name="3021"><span class="lineNum">    3021 </span>            : /* Returns zero if X is known to be invariant.  */</a>
<span class="lineNum">    3022 </span>            : static int
<span class="lineNum">    3023 </span><span class="lineCov">     338573 : equiv_init_varies_p (rtx x)</span>
<span class="lineNum">    3024 </span>            : {
<span class="lineNum">    3025 </span><span class="lineCov">     338573 :   RTX_CODE code = GET_CODE (x);</span>
<span class="lineNum">    3026 </span><span class="lineCov">     338573 :   int i;</span>
<span class="lineNum">    3027 </span><span class="lineCov">     338573 :   const char *fmt;</span>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineCov">     338573 :   switch (code)</span>
<span class="lineNum">    3030 </span>            :     {
<span class="lineNum">    3031 </span><span class="lineCov">     100998 :     case MEM:</span>
<span class="lineNum">    3032 </span><span class="lineCov">     100998 :       return !MEM_READONLY_P (x) || equiv_init_varies_p (XEXP (x, 0));</span>
<span class="lineNum">    3033 </span>            : 
<span class="lineNum">    3034 </span>            :     case CONST:
<span class="lineNum">    3035 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    3036 </span>            :     case SYMBOL_REF:
<span class="lineNum">    3037 </span>            :     case LABEL_REF:
<span class="lineNum">    3038 </span>            :       return 0;
<span class="lineNum">    3039 </span>            : 
<span class="lineNum">    3040 </span><span class="lineCov">      54151 :     case REG:</span>
<span class="lineNum">    3041 </span><span class="lineCov">     132776 :       return reg_equiv[REGNO (x)].replace == 0 &amp;&amp; rtx_varies_p (x, 0);</span>
<span class="lineNum">    3042 </span>            : 
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :     case ASM_OPERANDS:</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :       if (MEM_VOLATILE_P (x))</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :         return 1;</span>
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span>            :       /* Fall through.  */
<span class="lineNum">    3048 </span>            : 
<span class="lineNum">    3049 </span><span class="lineCov">      49209 :     default:</span>
<span class="lineNum">    3050 </span><span class="lineCov">      49209 :       break;</span>
<span class="lineNum">    3051 </span>            :     }
<span class="lineNum">    3052 </span>            : 
<span class="lineNum">    3053 </span><span class="lineCov">      49209 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    3054 </span><span class="lineCov">     124184 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    3055 </span><span class="lineCov">      83701 :     if (fmt[i] == 'e')</span>
<span class="lineNum">    3056 </span>            :       {
<span class="lineNum">    3057 </span><span class="lineCov">      82961 :         if (equiv_init_varies_p (XEXP (x, i)))</span>
<span class="lineNum">    3058 </span>            :           return 1;
<span class="lineNum">    3059 </span>            :       }
<span class="lineNum">    3060 </span><span class="lineCov">        740 :     else if (fmt[i] == 'E')</span>
<span class="lineNum">    3061 </span>            :       {
<span class="lineNum">    3062 </span>            :         int j;
<span class="lineNum">    3063 </span><span class="lineCov">       2384 :         for (j = 0; j &lt; XVECLEN (x, i); j++)</span>
<span class="lineNum">    3064 </span><span class="lineCov">       1869 :           if (equiv_init_varies_p (XVECEXP (x, i, j)))</span>
<span class="lineNum">    3065 </span>            :             return 1;
<span class="lineNum">    3066 </span>            :       }
<span class="lineNum">    3067 </span>            : 
<span class="lineNum">    3068 </span>            :   return 0;
<span class="lineNum">    3069 </span>            : }
<span class="lineNum">    3070 </span>            : 
<span class="lineNum">    3071 </span>            : /* Returns nonzero if X (used to initialize register REGNO) is movable.
<span class="lineNum">    3072 </span>            :    X is only movable if the registers it uses have equivalent initializations
<span class="lineNum">    3073 </span>            :    which appear to be within the same loop (or in an inner loop) and movable
<a name="3074"><span class="lineNum">    3074 </span>            :    or if they are not candidates for local_alloc and don't vary.  */</a>
<span class="lineNum">    3075 </span>            : static int
<span class="lineNum">    3076 </span><span class="lineCov">    5145670 : equiv_init_movable_p (rtx x, int regno)</span>
<span class="lineNum">    3077 </span>            : {
<span class="lineNum">    3078 </span><span class="lineCov">    6432783 :   int i, j;</span>
<span class="lineNum">    3079 </span><span class="lineCov">    6432783 :   const char *fmt;</span>
<span class="lineNum">    3080 </span><span class="lineCov">    6432783 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    3081 </span>            : 
<span class="lineNum">    3082 </span><span class="lineCov">    6432783 :   switch (code)</span>
<span class="lineNum">    3083 </span>            :     {
<span class="lineNum">    3084 </span><span class="lineCov">    1287113 :     case SET:</span>
<span class="lineNum">    3085 </span><span class="lineCov">    1287113 :       return equiv_init_movable_p (SET_SRC (x), regno);</span>
<span class="lineNum">    3086 </span>            : 
<span class="lineNum">    3087 </span>            :     case CC0:
<span class="lineNum">    3088 </span>            :     case CLOBBER:
<span class="lineNum">    3089 </span>            :     case CLOBBER_HIGH:
<span class="lineNum">    3090 </span>            :       return 0;
<span class="lineNum">    3091 </span>            : 
<span class="lineNum">    3092 </span>            :     case PRE_INC:
<span class="lineNum">    3093 </span>            :     case PRE_DEC:
<span class="lineNum">    3094 </span>            :     case POST_INC:
<span class="lineNum">    3095 </span>            :     case POST_DEC:
<span class="lineNum">    3096 </span>            :     case PRE_MODIFY:
<span class="lineNum">    3097 </span>            :     case POST_MODIFY:
<span class="lineNum">    3098 </span>            :       return 0;
<span class="lineNum">    3099 </span>            : 
<span class="lineNum">    3100 </span><span class="lineCov">     834662 :     case REG:</span>
<span class="lineNum">    3101 </span><span class="lineCov">     834662 :       return ((reg_equiv[REGNO (x)].loop_depth &gt;= reg_equiv[regno].loop_depth</span>
<span class="lineNum">    3102 </span><span class="lineCov">    1246566 :                &amp;&amp; reg_equiv[REGNO (x)].replace)</span>
<span class="lineNum">    3103 </span><span class="lineCov">    2072996 :               || (REG_BASIC_BLOCK (REGNO (x)) &lt; NUM_FIXED_BLOCKS</span>
<span class="lineNum">    3104 </span><span class="lineCov">    1259200 :                   &amp;&amp; ! rtx_varies_p (x, 0)));</span>
<span class="lineNum">    3105 </span>            : 
<span class="lineNum">    3106 </span>            :     case UNSPEC_VOLATILE:
<span class="lineNum">    3107 </span>            :       return 0;
<span class="lineNum">    3108 </span>            : 
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :     case ASM_OPERANDS:</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :       if (MEM_VOLATILE_P (x))</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3112 </span>            : 
<span class="lineNum">    3113 </span>            :       /* Fall through.  */
<span class="lineNum">    3114 </span>            : 
<span class="lineNum">    3115 </span><span class="lineCov">    3870437 :     default:</span>
<span class="lineNum">    3116 </span><span class="lineCov">    3870437 :       break;</span>
<span class="lineNum">    3117 </span>            :     }
<span class="lineNum">    3118 </span>            : 
<span class="lineNum">    3119 </span><span class="lineCov">    3870437 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    3120 </span><span class="lineCov">    8846805 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    3121 </span><span class="lineCov">    6155100 :     switch (fmt[i])</span>
<span class="lineNum">    3122 </span>            :       {
<span class="lineNum">    3123 </span><span class="lineCov">    2883555 :       case 'e':</span>
<span class="lineNum">    3124 </span><span class="lineCov">    2883555 :         if (! equiv_init_movable_p (XEXP (x, i), regno))</span>
<span class="lineNum">    3125 </span>            :           return 0;
<span class="lineNum">    3126 </span>            :         break;
<span class="lineNum">    3127 </span><span class="lineCov">     520722 :       case 'E':</span>
<span class="lineNum">    3128 </span><span class="lineCov">     614582 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    3129 </span><span class="lineCov">     534431 :           if (! equiv_init_movable_p (XVECEXP (x, i, j), regno))</span>
<span class="lineNum">    3130 </span>            :             return 0;
<span class="lineNum">    3131 </span>            :         break;
<span class="lineNum">    3132 </span>            :       }
<span class="lineNum">    3133 </span>            : 
<span class="lineNum">    3134 </span>            :   return 1;
<span class="lineNum">    3135 </span>            : }
<span class="lineNum">    3136 </span>            : 
<span class="lineNum">    3137 </span>            : /* TRUE if X references a memory location that would be affected by a store
<a name="3138"><span class="lineNum">    3138 </span>            :    to MEMREF.  */</a>
<span class="lineNum">    3139 </span>            : static int
<span class="lineNum">    3140 </span><span class="lineCov">    2963820 : memref_referenced_p (rtx memref, rtx x)</span>
<span class="lineNum">    3141 </span>            : {
<span class="lineNum">    3142 </span><span class="lineCov">    3581125 :   int i, j;</span>
<span class="lineNum">    3143 </span><span class="lineCov">    3581125 :   const char *fmt;</span>
<span class="lineNum">    3144 </span><span class="lineCov">    3581125 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    3145 </span>            : 
<span class="lineNum">    3146 </span><span class="lineCov">    3581125 :   switch (code)</span>
<span class="lineNum">    3147 </span>            :     {
<span class="lineNum">    3148 </span>            :     case CONST:
<span class="lineNum">    3149 </span>            :     case LABEL_REF:
<span class="lineNum">    3150 </span>            :     case SYMBOL_REF:
<span class="lineNum">    3151 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    3152 </span>            :     case PC:
<span class="lineNum">    3153 </span>            :     case CC0:
<span class="lineNum">    3154 </span>            :     case HIGH:
<span class="lineNum">    3155 </span>            :     case LO_SUM:
<span class="lineNum">    3156 </span>            :       return 0;
<span class="lineNum">    3157 </span>            : 
<span class="lineNum">    3158 </span><span class="lineCov">    1351624 :     case REG:</span>
<span class="lineNum">    3159 </span><span class="lineCov">    1351624 :       return (reg_equiv[REGNO (x)].replacement</span>
<span class="lineNum">    3160 </span><span class="lineCov">    1351624 :               &amp;&amp; memref_referenced_p (memref,</span>
<span class="lineNum">    3161 </span><span class="lineCov">    1502494 :                                       reg_equiv[REGNO (x)].replacement));</span>
<span class="lineNum">    3162 </span>            : 
<span class="lineNum">    3163 </span><span class="lineCov">     185215 :     case MEM:</span>
<span class="lineNum">    3164 </span><span class="lineCov">     185215 :       if (true_dependence (memref, VOIDmode, x))</span>
<span class="lineNum">    3165 </span>            :         return 1;
<span class="lineNum">    3166 </span>            :       break;
<span class="lineNum">    3167 </span>            : 
<span class="lineNum">    3168 </span><span class="lineCov">     619998 :     case SET:</span>
<span class="lineNum">    3169 </span>            :       /* If we are setting a MEM, it doesn't count (its address does), but any
<span class="lineNum">    3170 </span>            :          other SET_DEST that has a MEM in it is referencing the MEM.  */
<span class="lineNum">    3171 </span><span class="lineCov">     619998 :       if (MEM_P (SET_DEST (x)))</span>
<span class="lineNum">    3172 </span>            :         {
<span class="lineNum">    3173 </span><span class="lineCov">     500412 :           if (memref_referenced_p (memref, XEXP (SET_DEST (x), 0)))</span>
<span class="lineNum">    3174 </span>            :             return 1;
<span class="lineNum">    3175 </span>            :         }
<span class="lineNum">    3176 </span><span class="lineCov">     119586 :       else if (memref_referenced_p (memref, SET_DEST (x)))</span>
<span class="lineNum">    3177 </span>            :         return 1;
<span class="lineNum">    3178 </span>            : 
<span class="lineNum">    3179 </span><span class="lineCov">     617305 :       return memref_referenced_p (memref, SET_SRC (x));</span>
<span class="lineNum">    3180 </span>            : 
<span class="lineNum">    3181 </span>            :     default:
<span class="lineNum">    3182 </span>            :       break;
<span class="lineNum">    3183 </span>            :     }
<span class="lineNum">    3184 </span>            : 
<span class="lineNum">    3185 </span><span class="lineCov">     893331 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    3186 </span><span class="lineCov">    2627550 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    3187 </span><span class="lineCov">    1734953 :     switch (fmt[i])</span>
<span class="lineNum">    3188 </span>            :       {
<span class="lineNum">    3189 </span><span class="lineCov">    1520078 :       case 'e':</span>
<span class="lineNum">    3190 </span><span class="lineCov">    1520078 :         if (memref_referenced_p (memref, XEXP (x, i)))</span>
<span class="lineNum">    3191 </span>            :           return 1;
<span class="lineNum">    3192 </span>            :         break;
<span class="lineNum">    3193 </span><span class="lineCov">      28744 :       case 'E':</span>
<span class="lineNum">    3194 </span><span class="lineCov">      81756 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    3195 </span><span class="lineCov">      53061 :           if (memref_referenced_p (memref, XVECEXP (x, i, j)))</span>
<span class="lineNum">    3196 </span>            :             return 1;
<span class="lineNum">    3197 </span>            :         break;
<span class="lineNum">    3198 </span>            :       }
<span class="lineNum">    3199 </span>            : 
<span class="lineNum">    3200 </span>            :   return 0;
<span class="lineNum">    3201 </span>            : }
<span class="lineNum">    3202 </span>            : 
<span class="lineNum">    3203 </span>            : /* TRUE if some insn in the range (START, END] references a memory location
<span class="lineNum">    3204 </span>            :    that would be affected by a store to MEMREF.
<span class="lineNum">    3205 </span>            : 
<span class="lineNum">    3206 </span>            :    Callers should not call this routine if START is after END in the
<span class="lineNum">    3207 </span>            :    RTL chain.  */
<a name="3208"><span class="lineNum">    3208 </span>            : </a>
<span class="lineNum">    3209 </span>            : static int
<span class="lineNum">    3210 </span><span class="lineCov">     312769 : memref_used_between_p (rtx memref, rtx_insn *start, rtx_insn *end)</span>
<span class="lineNum">    3211 </span>            : {
<span class="lineNum">    3212 </span><span class="lineCov">     312769 :   rtx_insn *insn;</span>
<span class="lineNum">    3213 </span>            : 
<span class="lineNum">    3214 </span><span class="lineCov">    1778498 :   for (insn = NEXT_INSN (start);</span>
<span class="lineNum">    3215 </span><span class="lineCov">    1465729 :        insn &amp;&amp; insn != NEXT_INSN (end);</span>
<span class="lineNum">    3216 </span><span class="lineCov">    2305920 :        insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3217 </span>            :     {
<span class="lineNum">    3218 </span><span class="lineCov">    1161789 :       if (!NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    3219 </span>            :         continue;
<span class="lineNum">    3220 </span>            : 
<span class="lineNum">    3221 </span><span class="lineCov">    1239626 :       if (memref_referenced_p (memref, PATTERN (insn)))</span>
<span class="lineNum">    3222 </span>            :         return 1;
<span class="lineNum">    3223 </span>            : 
<span class="lineNum">    3224 </span>            :       /* Nonconst functions may access memory.  */
<span class="lineNum">    3225 </span><span class="lineCov">     610984 :       if (CALL_P (insn) &amp;&amp; (! RTL_CONST_CALL_P (insn)))</span>
<span class="lineNum">    3226 </span>            :         return 1;
<span class="lineNum">    3227 </span>            :     }
<span class="lineNum">    3228 </span>            : 
<span class="lineNum">    3229 </span><span class="lineCov">     303940 :   gcc_assert (insn == NEXT_INSN (end));</span>
<span class="lineNum">    3230 </span>            :   return 0;
<span class="lineNum">    3231 </span>            : }
<span class="lineNum">    3232 </span>            : 
<span class="lineNum">    3233 </span>            : /* Mark REG as having no known equivalence.
<span class="lineNum">    3234 </span>            :    Some instructions might have been processed before and furnished
<span class="lineNum">    3235 </span>            :    with REG_EQUIV notes for this register; these notes will have to be
<span class="lineNum">    3236 </span>            :    removed.
<span class="lineNum">    3237 </span>            :    STORE is the piece of RTL that does the non-constant / conflicting
<span class="lineNum">    3238 </span>            :    assignment - a SET, CLOBBER or REG_INC note.  It is currently not used,
<a name="3239"><span class="lineNum">    3239 </span>            :    but needs to be there because this function is called from note_stores.  */</a>
<span class="lineNum">    3240 </span>            : static void
<span class="lineNum">    3241 </span><span class="lineCov">   29585037 : no_equiv (rtx reg, const_rtx store ATTRIBUTE_UNUSED,</span>
<span class="lineNum">    3242 </span>            :           void *data ATTRIBUTE_UNUSED)
<span class="lineNum">    3243 </span>            : {
<span class="lineNum">    3244 </span><span class="lineCov">   29585037 :   int regno;</span>
<span class="lineNum">    3245 </span><span class="lineCov">   29585037 :   rtx_insn_list *list;</span>
<span class="lineNum">    3246 </span>            : 
<span class="lineNum">    3247 </span><span class="lineCov">   29585037 :   if (!REG_P (reg))</span>
<span class="lineNum">    3248 </span>            :     return;
<span class="lineNum">    3249 </span><span class="lineCov">   19792511 :   regno = REGNO (reg);</span>
<span class="lineNum">    3250 </span><span class="lineCov">   19792511 :   reg_equiv[regno].no_equiv = 1;</span>
<span class="lineNum">    3251 </span><span class="lineCov">   19792511 :   list = reg_equiv[regno].init_insns;</span>
<span class="lineNum">    3252 </span><span class="lineCov">   19792511 :   if (list &amp;&amp; list-&gt;insn () == NULL)</span>
<span class="lineNum">    3253 </span>            :     return;
<span class="lineNum">    3254 </span><span class="lineCov">    3884576 :   reg_equiv[regno].init_insns = gen_rtx_INSN_LIST (VOIDmode, NULL_RTX, NULL);</span>
<span class="lineNum">    3255 </span><span class="lineCov">    3884576 :   reg_equiv[regno].replacement = NULL_RTX;</span>
<span class="lineNum">    3256 </span>            :   /* This doesn't matter for equivalences made for argument registers, we
<span class="lineNum">    3257 </span>            :      should keep their initialization insns.  */
<span class="lineNum">    3258 </span><span class="lineCov">    3884576 :   if (reg_equiv[regno].is_arg_equivalence)</span>
<span class="lineNum">    3259 </span>            :     return;
<span class="lineNum">    3260 </span><span class="lineCov">    3880717 :   ira_reg_equiv[regno].defined_p = false;</span>
<span class="lineNum">    3261 </span><span class="lineCov">    3880717 :   ira_reg_equiv[regno].init_insns = NULL;</span>
<span class="lineNum">    3262 </span><span class="lineCov">    4332230 :   for (; list; list = list-&gt;next ())</span>
<span class="lineNum">    3263 </span>            :     {
<span class="lineNum">    3264 </span><span class="lineCov">     433341 :       rtx_insn *insn = list-&gt;insn ();</span>
<span class="lineNum">    3265 </span><span class="lineCov">     433341 :       remove_note (insn, find_reg_note (insn, REG_EQUIV, NULL_RTX));</span>
<span class="lineNum">    3266 </span>            :     }
<span class="lineNum">    3267 </span>            : }
<span class="lineNum">    3268 </span>            : 
<span class="lineNum">    3269 </span>            : /* Check whether the SUBREG is a paradoxical subreg and set the result
<span class="lineNum">    3270 </span>            :    in PDX_SUBREGS.  */
<a name="3271"><span class="lineNum">    3271 </span>            : </a>
<span class="lineNum">    3272 </span>            : static void
<span class="lineNum">    3273 </span><span class="lineCov">   46123224 : set_paradoxical_subreg (rtx_insn *insn)</span>
<span class="lineNum">    3274 </span>            : {
<span class="lineNum">    3275 </span><span class="lineCov">   92246448 :   subrtx_iterator::array_type array;</span>
<span class="lineNum">    3276 </span><span class="lineCov">  341019484 :   FOR_EACH_SUBRTX (iter, array, PATTERN (insn), NONCONST)</span>
<span class="lineNum">    3277 </span>            :     {
<span class="lineNum">    3278 </span><span class="lineCov">  248773036 :       const_rtx subreg = *iter;</span>
<span class="lineNum">    3279 </span><span class="lineCov">  248773036 :       if (GET_CODE (subreg) == SUBREG)</span>
<span class="lineNum">    3280 </span>            :         {
<span class="lineNum">    3281 </span><span class="lineCov">    1266814 :           const_rtx reg = SUBREG_REG (subreg);</span>
<span class="lineNum">    3282 </span><span class="lineCov">    1266814 :           if (REG_P (reg) &amp;&amp; paradoxical_subreg_p (subreg))</span>
<span class="lineNum">    3283 </span><span class="lineCov">     118136 :             reg_equiv[REGNO (reg)].pdx_subregs = true;</span>
<span class="lineNum">    3284 </span>            :         }
<span class="lineNum">    3285 </span>            :     }
<span class="lineNum">    3286 </span><span class="lineCov">   46123224 : }</span>
<span class="lineNum">    3287 </span>            : 
<span class="lineNum">    3288 </span>            : /* In DEBUG_INSN location adjust REGs from CLEARED_REGS bitmap to the
<span class="lineNum">    3289 </span>            :    equivalent replacement.  */
<a name="3290"><span class="lineNum">    3290 </span>            : </a>
<span class="lineNum">    3291 </span>            : static rtx
<span class="lineNum">    3292 </span><span class="lineCov">   16750263 : adjust_cleared_regs (rtx loc, const_rtx old_rtx ATTRIBUTE_UNUSED, void *data)</span>
<span class="lineNum">    3293 </span>            : {
<span class="lineNum">    3294 </span><span class="lineCov">   16750263 :   if (REG_P (loc))</span>
<span class="lineNum">    3295 </span>            :     {
<span class="lineNum">    3296 </span><span class="lineCov">    2612516 :       bitmap cleared_regs = (bitmap) data;</span>
<span class="lineNum">    3297 </span><span class="lineCov">    5225032 :       if (bitmap_bit_p (cleared_regs, REGNO (loc)))</span>
<span class="lineNum">    3298 </span><span class="lineCov">     110576 :         return simplify_replace_fn_rtx (copy_rtx (*reg_equiv[REGNO (loc)].src_p),</span>
<span class="lineNum">    3299 </span><span class="lineCov">      55288 :                                         NULL_RTX, adjust_cleared_regs, data);</span>
<span class="lineNum">    3300 </span>            :     }
<span class="lineNum">    3301 </span>            :   return NULL_RTX;
<span class="lineNum">    3302 </span>            : }
<span class="lineNum">    3303 </span>            : 
<span class="lineNum">    3304 </span>            : /* Given register REGNO is set only once, return true if the defining
<span class="lineNum">    3305 </span>            :    insn dominates all uses.  */
<a name="3306"><span class="lineNum">    3306 </span>            : </a>
<span class="lineNum">    3307 </span>            : static bool
<span class="lineNum">    3308 </span><span class="lineCov">      44926 : def_dominates_uses (int regno)</span>
<span class="lineNum">    3309 </span>            : {
<span class="lineNum">    3310 </span><span class="lineCov">      44926 :   df_ref def = DF_REG_DEF_CHAIN (regno);</span>
<span class="lineNum">    3311 </span>            : 
<span class="lineNum">    3312 </span><span class="lineCov">      44926 :   struct df_insn_info *def_info = DF_REF_INSN_INFO (def);</span>
<span class="lineNum">    3313 </span>            :   /* If this is an artificial def (eh handler regs, hard frame pointer
<span class="lineNum">    3314 </span>            :      for non-local goto, regs defined on function entry) then def_info
<span class="lineNum">    3315 </span>            :      is NULL and the reg is always live before any use.  We might
<span class="lineNum">    3316 </span>            :      reasonably return true in that case, but since the only call
<span class="lineNum">    3317 </span>            :      of this function is currently here in ira.c when we are looking
<span class="lineNum">    3318 </span>            :      at a defining insn we can't have an artificial def as that would
<span class="lineNum">    3319 </span>            :      bump DF_REG_DEF_COUNT.  */
<span class="lineNum">    3320 </span><span class="lineCov">      44926 :   gcc_assert (DF_REG_DEF_COUNT (regno) == 1 &amp;&amp; def_info != NULL);</span>
<span class="lineNum">    3321 </span>            : 
<span class="lineNum">    3322 </span><span class="lineCov">      44926 :   rtx_insn *def_insn = DF_REF_INSN (def);</span>
<span class="lineNum">    3323 </span><span class="lineCov">      44926 :   basic_block def_bb = BLOCK_FOR_INSN (def_insn);</span>
<span class="lineNum">    3324 </span>            : 
<span class="lineNum">    3325 </span><span class="lineCov">      44926 :   for (df_ref use = DF_REG_USE_CHAIN (regno);</span>
<span class="lineNum">    3326 </span><span class="lineCov">     131539 :        use;</span>
<span class="lineNum">    3327 </span><span class="lineCov">      86613 :        use = DF_REF_NEXT_REG (use))</span>
<span class="lineNum">    3328 </span>            :     {
<span class="lineNum">    3329 </span><span class="lineCov">      86613 :       struct df_insn_info *use_info = DF_REF_INSN_INFO (use);</span>
<span class="lineNum">    3330 </span>            :       /* Only check real uses, not artificial ones.  */
<span class="lineNum">    3331 </span><span class="lineCov">      86613 :       if (use_info)</span>
<span class="lineNum">    3332 </span>            :         {
<span class="lineNum">    3333 </span><span class="lineCov">      86613 :           rtx_insn *use_insn = DF_REF_INSN (use);</span>
<span class="lineNum">    3334 </span><span class="lineCov">      86613 :           if (!DEBUG_INSN_P (use_insn))</span>
<span class="lineNum">    3335 </span>            :             {
<span class="lineNum">    3336 </span><span class="lineCov">      86443 :               basic_block use_bb = BLOCK_FOR_INSN (use_insn);</span>
<span class="lineNum">    3337 </span><span class="lineCov">      86443 :               if (use_bb != def_bb</span>
<span class="lineNum">    3338 </span><span class="lineCov">      86443 :                   ? !dominated_by_p (CDI_DOMINATORS, use_bb, def_bb)</span>
<span class="lineNum">    3339 </span><span class="lineCov">      53966 :                   : DF_INSN_INFO_LUID (use_info) &lt; DF_INSN_INFO_LUID (def_info))</span>
<span class="lineNum">    3340 </span>            :                 return false;
<span class="lineNum">    3341 </span>            :             }
<span class="lineNum">    3342 </span>            :         }
<span class="lineNum">    3343 </span>            :     }
<span class="lineNum">    3344 </span>            :   return true;
<span class="lineNum">    3345 </span>            : }
<span class="lineNum">    3346 </span>            : 
<span class="lineNum">    3347 </span>            : /* Find registers that are equivalent to a single value throughout the
<span class="lineNum">    3348 </span>            :    compilation (either because they can be referenced in memory or are
<span class="lineNum">    3349 </span>            :    set once from a single constant).  Lower their priority for a
<span class="lineNum">    3350 </span>            :    register.
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span>            :    If such a register is only referenced once, try substituting its
<span class="lineNum">    3353 </span>            :    value into the using insn.  If it succeeds, we can eliminate the
<span class="lineNum">    3354 </span>            :    register completely.
<span class="lineNum">    3355 </span>            : 
<a name="3356"><span class="lineNum">    3356 </span>            :    Initialize init_insns in ira_reg_equiv array.  */</a>
<span class="lineNum">    3357 </span>            : static void
<span class="lineNum">    3358 </span><span class="lineCov">     832590 : update_equiv_regs (void)</span>
<span class="lineNum">    3359 </span>            : {
<span class="lineNum">    3360 </span><span class="lineCov">     832590 :   rtx_insn *insn;</span>
<span class="lineNum">    3361 </span><span class="lineCov">     832590 :   basic_block bb;</span>
<span class="lineNum">    3362 </span>            : 
<span class="lineNum">    3363 </span>            :   /* Scan insns and set pdx_subregs if the reg is used in a
<span class="lineNum">    3364 </span>            :      paradoxical subreg.  Don't set such reg equivalent to a mem,
<span class="lineNum">    3365 </span>            :      because lra will not substitute such equiv memory in order to
<span class="lineNum">    3366 </span>            :      prevent access beyond allocated memory for paradoxical memory subreg.  */
<span class="lineNum">    3367 </span><span class="lineCov">    8848033 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    3368 </span><span class="lineCov">  182407221 :     FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    3369 </span><span class="lineCov">   87195889 :       if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    3370 </span><span class="lineCov">   46123224 :         set_paradoxical_subreg (insn);</span>
<span class="lineNum">    3371 </span>            : 
<span class="lineNum">    3372 </span>            :   /* Scan the insns and find which registers have equivalences.  Do this
<span class="lineNum">    3373 </span>            :      in a separate scan of the insns because (due to -fcse-follow-jumps)
<span class="lineNum">    3374 </span>            :      a register can be set below its use.  */
<span class="lineNum">    3375 </span><span class="lineCov">     832590 :   bitmap setjmp_crosses = regstat_get_setjmp_crosses ();</span>
<span class="lineNum">    3376 </span><span class="lineCov">    8848033 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    3377 </span>            :     {
<span class="lineNum">    3378 </span><span class="lineCov">    8015443 :       int loop_depth = bb_loop_depth (bb);</span>
<span class="lineNum">    3379 </span>            : 
<span class="lineNum">    3380 </span><span class="lineCov">   95211332 :       for (insn = BB_HEAD (bb);</span>
<span class="lineNum">    3381 </span><span class="lineCov">   95211332 :            insn != NEXT_INSN (BB_END (bb));</span>
<span class="lineNum">    3382 </span><span class="lineCov">  174391778 :            insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3383 </span>            :         {
<span class="lineNum">    3384 </span><span class="lineCov">   87195889 :           rtx note;</span>
<span class="lineNum">    3385 </span><span class="lineCov">   87195889 :           rtx set;</span>
<span class="lineNum">    3386 </span><span class="lineCov">   87195889 :           rtx dest, src;</span>
<span class="lineNum">    3387 </span><span class="lineCov">   87195889 :           int regno;</span>
<span class="lineNum">    3388 </span>            : 
<span class="lineNum">    3389 </span><span class="lineCov">   87195889 :           if (! INSN_P (insn))</span>
<span class="lineNum">    3390 </span>            :             continue;
<span class="lineNum">    3391 </span>            : 
<span class="lineNum">    3392 </span><span class="lineCov">  119536202 :           for (note = REG_NOTES (insn); note; note = XEXP (note, 1))</span>
<span class="lineNum">    3393 </span><span class="lineCov">   46565699 :             if (REG_NOTE_KIND (note) == REG_INC)</span>
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :               no_equiv (XEXP (note, 0), note, NULL);</span>
<span class="lineNum">    3395 </span>            : 
<span class="lineNum">    3396 </span><span class="lineCov">   72970503 :           set = single_set (insn);</span>
<span class="lineNum">    3397 </span>            : 
<span class="lineNum">    3398 </span>            :           /* If this insn contains more (or less) than a single SET,
<span class="lineNum">    3399 </span>            :              only mark all destinations as having no known equivalence.  */
<span class="lineNum">    3400 </span><span class="lineCov">   72970503 :           if (set == NULL_RTX</span>
<span class="lineNum">    3401 </span><span class="lineCov">   72970503 :               || side_effects_p (SET_SRC (set)))</span>
<span class="lineNum">    3402 </span>            :             {
<span class="lineNum">    3403 </span><span class="lineCov">   32210529 :               note_stores (PATTERN (insn), no_equiv, NULL);</span>
<span class="lineNum">    3404 </span><span class="lineCov">   32210529 :               continue;</span>
<span class="lineNum">    3405 </span>            :             }
<span class="lineNum">    3406 </span><span class="lineCov">   81519948 :           else if (GET_CODE (PATTERN (insn)) == PARALLEL)</span>
<span class="lineNum">    3407 </span>            :             {
<span class="lineNum">    3408 </span><span class="lineCov">    6018980 :               int i;</span>
<span class="lineNum">    3409 </span>            : 
<span class="lineNum">    3410 </span><span class="lineCov">   24298755 :               for (i = XVECLEN (PATTERN (insn), 0) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    3411 </span>            :                 {
<span class="lineNum">    3412 </span><span class="lineCov">   12260795 :                   rtx part = XVECEXP (PATTERN (insn), 0, i);</span>
<span class="lineNum">    3413 </span><span class="lineCov">   12260795 :                   if (part != set)</span>
<span class="lineNum">    3414 </span><span class="lineCov">    6241815 :                     note_stores (part, no_equiv, NULL);</span>
<span class="lineNum">    3415 </span>            :                 }
<span class="lineNum">    3416 </span>            :             }
<span class="lineNum">    3417 </span>            : 
<span class="lineNum">    3418 </span><span class="lineCov">   40759974 :           dest = SET_DEST (set);</span>
<span class="lineNum">    3419 </span><span class="lineCov">   40759974 :           src = SET_SRC (set);</span>
<span class="lineNum">    3420 </span>            : 
<span class="lineNum">    3421 </span>            :           /* See if this is setting up the equivalence between an argument
<span class="lineNum">    3422 </span>            :              register and its stack slot.  */
<span class="lineNum">    3423 </span><span class="lineCov">   40759974 :           note = find_reg_note (insn, REG_EQUIV, NULL_RTX);</span>
<span class="lineNum">    3424 </span><span class="lineCov">   40759974 :           if (note)</span>
<span class="lineNum">    3425 </span>            :             {
<span class="lineNum">    3426 </span><span class="lineCov">     128429 :               gcc_assert (REG_P (dest));</span>
<span class="lineNum">    3427 </span><span class="lineCov">     128429 :               regno = REGNO (dest);</span>
<span class="lineNum">    3428 </span>            : 
<span class="lineNum">    3429 </span>            :               /* Note that we don't want to clear init_insns in
<span class="lineNum">    3430 </span>            :                  ira_reg_equiv even if there are multiple sets of this
<span class="lineNum">    3431 </span>            :                  register.  */
<span class="lineNum">    3432 </span><span class="lineCov">     128429 :               reg_equiv[regno].is_arg_equivalence = 1;</span>
<span class="lineNum">    3433 </span>            : 
<span class="lineNum">    3434 </span>            :               /* The insn result can have equivalence memory although
<span class="lineNum">    3435 </span>            :                  the equivalence is not set up by the insn.  We add
<span class="lineNum">    3436 </span>            :                  this insn to init insns as it is a flag for now that
<span class="lineNum">    3437 </span>            :                  regno has an equivalence.  We will remove the insn
<span class="lineNum">    3438 </span>            :                  from init insn list later.  */
<span class="lineNum">    3439 </span><span class="lineCov">     128429 :               if (rtx_equal_p (src, XEXP (note, 0)) || MEM_P (XEXP (note, 0)))</span>
<span class="lineNum">    3440 </span><span class="lineCov">     128429 :                 ira_reg_equiv[regno].init_insns</span>
<span class="lineNum">    3441 </span><span class="lineCov">     128429 :                   = gen_rtx_INSN_LIST (VOIDmode, insn,</span>
<span class="lineNum">    3442 </span><span class="lineCov">     128429 :                                        ira_reg_equiv[regno].init_insns);</span>
<span class="lineNum">    3443 </span>            : 
<span class="lineNum">    3444 </span>            :               /* Continue normally in case this is a candidate for
<span class="lineNum">    3445 </span>            :                  replacements.  */
<span class="lineNum">    3446 </span>            :             }
<span class="lineNum">    3447 </span>            : 
<span class="lineNum">    3448 </span><span class="lineCov">   40759974 :           if (!optimize)</span>
<span class="lineNum">    3449 </span>            :             continue;
<span class="lineNum">    3450 </span>            : 
<span class="lineNum">    3451 </span>            :           /* We only handle the case of a pseudo register being set
<span class="lineNum">    3452 </span>            :              once, or always to the same value.  */
<span class="lineNum">    3453 </span>            :           /* ??? The mn10200 port breaks if we add equivalences for
<span class="lineNum">    3454 </span>            :              values that need an ADDRESS_REGS register and set them equivalent
<span class="lineNum">    3455 </span>            :              to a MEM of a pseudo.  The actual problem is in the over-conservative
<span class="lineNum">    3456 </span>            :              handling of INPADDR_ADDRESS / INPUT_ADDRESS / INPUT triples in
<span class="lineNum">    3457 </span>            :              calculate_needs, but we traditionally work around this problem
<span class="lineNum">    3458 </span>            :              here by rejecting equivalences when the destination is in a register
<span class="lineNum">    3459 </span>            :              that's likely spilled.  This is fragile, of course, since the
<span class="lineNum">    3460 </span>            :              preferred class of a pseudo depends on all instructions that set
<span class="lineNum">    3461 </span>            :              or use it.  */
<span class="lineNum">    3462 </span>            : 
<span class="lineNum">    3463 </span><span class="lineCov">   29141124 :           if (!REG_P (dest)</span>
<span class="lineNum">    3464 </span><span class="lineCov">   38887054 :               || (regno = REGNO (dest)) &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    3465 </span><span class="lineCov">   10666829 :               || (reg_equiv[regno].init_insns</span>
<span class="lineNum">    3466 </span><span class="lineCov">    1633771 :                   &amp;&amp; reg_equiv[regno].init_insns-&gt;insn () == NULL)</span>
<span class="lineNum">    3467 </span><span class="lineCov">   38568674 :               || (targetm.class_likely_spilled_p (reg_preferred_class (regno))</span>
<span class="lineNum">    3468 </span><span class="lineCov">        315 :                   &amp;&amp; MEM_P (src) &amp;&amp; ! reg_equiv[regno].is_arg_equivalence))</span>
<span class="lineNum">    3469 </span>            :             {
<span class="lineNum">    3470 </span>            :               /* This might be setting a SUBREG of a pseudo, a pseudo that is
<span class="lineNum">    3471 </span>            :                  also set somewhere else to a constant.  */
<span class="lineNum">    3472 </span><span class="lineCov">   19713578 :               note_stores (set, no_equiv, NULL);</span>
<span class="lineNum">    3473 </span><span class="lineCov">   19713578 :               continue;</span>
<span class="lineNum">    3474 </span>            :             }
<span class="lineNum">    3475 </span>            : 
<span class="lineNum">    3476 </span>            :           /* Don't set reg mentioned in a paradoxical subreg
<span class="lineNum">    3477 </span>            :              equivalent to a mem.  */
<span class="lineNum">    3478 </span><span class="lineCov">    9427546 :           if (MEM_P (src) &amp;&amp; reg_equiv[regno].pdx_subregs)</span>
<span class="lineNum">    3479 </span>            :             {
<span class="lineNum">    3480 </span><span class="lineCov">      13540 :               note_stores (set, no_equiv, NULL);</span>
<span class="lineNum">    3481 </span><span class="lineCov">      13540 :               continue;</span>
<span class="lineNum">    3482 </span>            :             }
<span class="lineNum">    3483 </span>            : 
<span class="lineNum">    3484 </span><span class="lineCov">    9414006 :           note = find_reg_note (insn, REG_EQUAL, NULL_RTX);</span>
<span class="lineNum">    3485 </span>            : 
<span class="lineNum">    3486 </span>            :           /* cse sometimes generates function invariants, but doesn't put a
<span class="lineNum">    3487 </span>            :              REG_EQUAL note on the insn.  Since this note would be redundant,
<span class="lineNum">    3488 </span>            :              there's no point creating it earlier than here.  */
<span class="lineNum">    3489 </span><span class="lineCov">    9414006 :           if (! note &amp;&amp; ! rtx_varies_p (src, 0))</span>
<span class="lineNum">    3490 </span><span class="lineCov">    1495499 :             note = set_unique_reg_note (insn, REG_EQUAL, copy_rtx (src));</span>
<span class="lineNum">    3491 </span>            : 
<span class="lineNum">    3492 </span>            :           /* Don't bother considering a REG_EQUAL note containing an EXPR_LIST
<span class="lineNum">    3493 </span>            :              since it represents a function call.  */
<span class="lineNum">    3494 </span><span class="lineCov">    9414006 :           if (note &amp;&amp; GET_CODE (XEXP (note, 0)) == EXPR_LIST)</span>
<span class="lineNum">    3495 </span><span class="lineNoCov">          0 :             note = NULL_RTX;</span>
<span class="lineNum">    3496 </span>            : 
<span class="lineNum">    3497 </span><span class="lineCov">    9414006 :           if (DF_REG_DEF_COUNT (regno) != 1)</span>
<span class="lineNum">    3498 </span>            :             {
<span class="lineNum">    3499 </span><span class="lineCov">    1460572 :               bool equal_p = true;</span>
<span class="lineNum">    3500 </span><span class="lineCov">    1460572 :               rtx_insn_list *list;</span>
<span class="lineNum">    3501 </span>            : 
<span class="lineNum">    3502 </span>            :               /* If we have already processed this pseudo and determined it
<span class="lineNum">    3503 </span>            :                  can not have an equivalence, then honor that decision.  */
<span class="lineNum">    3504 </span><span class="lineCov">    1460572 :               if (reg_equiv[regno].no_equiv)</span>
<span class="lineNum">    3505 </span>            :                 continue;
<span class="lineNum">    3506 </span>            : 
<span class="lineNum">    3507 </span><span class="lineCov">    1460572 :               if (! note</span>
<span class="lineNum">    3508 </span><span class="lineCov">     570244 :                   || rtx_varies_p (XEXP (note, 0), 0)</span>
<span class="lineNum">    3509 </span><span class="lineCov">    2018538 :                   || (reg_equiv[regno].replacement</span>
<span class="lineNum">    3510 </span><span class="lineNoCov">          0 :                       &amp;&amp; ! rtx_equal_p (XEXP (note, 0),</span>
<span class="lineNum">    3511 </span>            :                                         reg_equiv[regno].replacement)))
<span class="lineNum">    3512 </span>            :                 {
<span class="lineNum">    3513 </span><span class="lineCov">     902606 :                   no_equiv (dest, set, NULL);</span>
<span class="lineNum">    3514 </span><span class="lineCov">     902606 :                   continue;</span>
<span class="lineNum">    3515 </span>            :                 }
<span class="lineNum">    3516 </span>            : 
<span class="lineNum">    3517 </span><span class="lineCov">     557966 :               list = reg_equiv[regno].init_insns;</span>
<span class="lineNum">    3518 </span><span class="lineCov">    2412550 :               for (; list; list = list-&gt;next ())</span>
<span class="lineNum">    3519 </span>            :                 {
<span class="lineNum">    3520 </span><span class="lineCov">    1003047 :                   rtx note_tmp;</span>
<span class="lineNum">    3521 </span><span class="lineCov">    1003047 :                   rtx_insn *insn_tmp;</span>
<span class="lineNum">    3522 </span>            : 
<span class="lineNum">    3523 </span><span class="lineCov">    1003047 :                   insn_tmp = list-&gt;insn ();</span>
<span class="lineNum">    3524 </span><span class="lineCov">    1003047 :                   note_tmp = find_reg_note (insn_tmp, REG_EQUAL, NULL_RTX);</span>
<span class="lineNum">    3525 </span><span class="lineCov">    1003047 :                   gcc_assert (note_tmp);</span>
<span class="lineNum">    3526 </span><span class="lineCov">    1003047 :                   if (! rtx_equal_p (XEXP (note, 0), XEXP (note_tmp, 0)))</span>
<span class="lineNum">    3527 </span>            :                     {
<span class="lineNum">    3528 </span>            :                       equal_p = false;
<span class="lineNum">    3529 </span>            :                       break;
<span class="lineNum">    3530 </span>            :                     }
<span class="lineNum">    3531 </span>            :                 }
<span class="lineNum">    3532 </span>            : 
<span class="lineNum">    3533 </span><span class="lineCov">     557966 :               if (! equal_p)</span>
<span class="lineNum">    3534 </span>            :                 {
<span class="lineNum">    3535 </span><span class="lineCov">      33270 :                   no_equiv (dest, set, NULL);</span>
<span class="lineNum">    3536 </span><span class="lineCov">      33270 :                   continue;</span>
<span class="lineNum">    3537 </span>            :                 }
<span class="lineNum">    3538 </span>            :             }
<span class="lineNum">    3539 </span>            : 
<span class="lineNum">    3540 </span>            :           /* Record this insn as initializing this register.  */
<span class="lineNum">    3541 </span><span class="lineCov">    8478130 :           reg_equiv[regno].init_insns</span>
<span class="lineNum">    3542 </span><span class="lineCov">    8478130 :             = gen_rtx_INSN_LIST (VOIDmode, insn, reg_equiv[regno].init_insns);</span>
<span class="lineNum">    3543 </span>            : 
<span class="lineNum">    3544 </span>            :           /* If this register is known to be equal to a constant, record that
<span class="lineNum">    3545 </span>            :              it is always equivalent to the constant.
<span class="lineNum">    3546 </span>            :              Note that it is possible to have a register use before
<span class="lineNum">    3547 </span>            :              the def in loops (see gcc.c-torture/execute/pr79286.c)
<span class="lineNum">    3548 </span>            :              where the reg is undefined on first use.  If the def insn
<span class="lineNum">    3549 </span>            :              won't trap we can use it as an equivalence, effectively
<span class="lineNum">    3550 </span>            :              choosing the &quot;undefined&quot; value for the reg to be the
<span class="lineNum">    3551 </span>            :              same as the value set by the def.  */
<span class="lineNum">    3552 </span><span class="lineCov">    8478130 :           if (DF_REG_DEF_COUNT (regno) == 1</span>
<span class="lineNum">    3553 </span><span class="lineCov">    7953434 :               &amp;&amp; note</span>
<span class="lineNum">    3554 </span><span class="lineCov">    1397855 :               &amp;&amp; !rtx_varies_p (XEXP (note, 0), 0)</span>
<span class="lineNum">    3555 </span><span class="lineCov">    9665836 :               &amp;&amp; (!may_trap_or_fault_p (XEXP (note, 0))</span>
<span class="lineNum">    3556 </span><span class="lineCov">      44926 :                   || def_dominates_uses (regno)))</span>
<span class="lineNum">    3557 </span>            :             {
<span class="lineNum">    3558 </span><span class="lineCov">    1187706 :               rtx note_value = XEXP (note, 0);</span>
<span class="lineNum">    3559 </span><span class="lineCov">    1187706 :               remove_note (insn, note);</span>
<span class="lineNum">    3560 </span><span class="lineCov">    1187706 :               set_unique_reg_note (insn, REG_EQUIV, note_value);</span>
<span class="lineNum">    3561 </span>            :             }
<span class="lineNum">    3562 </span>            : 
<span class="lineNum">    3563 </span>            :           /* If this insn introduces a &quot;constant&quot; register, decrease the priority
<span class="lineNum">    3564 </span>            :              of that register.  Record this insn if the register is only used once
<span class="lineNum">    3565 </span>            :              more and the equivalence value is the same as our source.
<span class="lineNum">    3566 </span>            : 
<span class="lineNum">    3567 </span>            :              The latter condition is checked for two reasons:  First, it is an
<span class="lineNum">    3568 </span>            :              indication that it may be more efficient to actually emit the insn
<span class="lineNum">    3569 </span>            :              as written (if no registers are available, reload will substitute
<span class="lineNum">    3570 </span>            :              the equivalence).  Secondly, it avoids problems with any registers
<span class="lineNum">    3571 </span>            :              dying in this insn whose death notes would be missed.
<span class="lineNum">    3572 </span>            : 
<span class="lineNum">    3573 </span>            :              If we don't have a REG_EQUIV note, see if this insn is loading
<span class="lineNum">    3574 </span>            :              a register used only in one basic block from a MEM.  If so, and the
<span class="lineNum">    3575 </span>            :              MEM remains unchanged for the life of the register, add a REG_EQUIV
<span class="lineNum">    3576 </span>            :              note.  */
<span class="lineNum">    3577 </span><span class="lineCov">    8478130 :           note = find_reg_note (insn, REG_EQUIV, NULL_RTX);</span>
<span class="lineNum">    3578 </span>            : 
<span class="lineNum">    3579 </span><span class="lineCov">    8478130 :           rtx replacement = NULL_RTX;</span>
<span class="lineNum">    3580 </span><span class="lineCov">    8478130 :           if (note)</span>
<span class="lineNum">    3581 </span><span class="lineCov">    1312264 :             replacement = XEXP (note, 0);</span>
<span class="lineNum">    3582 </span><span class="lineCov">    7165866 :           else if (REG_BASIC_BLOCK (regno) &gt;= NUM_FIXED_BLOCKS</span>
<span class="lineNum">    3583 </span><span class="lineCov">    4989399 :                    &amp;&amp; MEM_P (SET_SRC (set)))</span>
<span class="lineNum">    3584 </span>            :             {
<span class="lineNum">    3585 </span><span class="lineCov">    1414322 :               enum valid_equiv validity;</span>
<span class="lineNum">    3586 </span><span class="lineCov">    1414322 :               validity = validate_equiv_mem (insn, dest, SET_SRC (set));</span>
<span class="lineNum">    3587 </span><span class="lineCov">    1414322 :               if (validity != valid_none)</span>
<span class="lineNum">    3588 </span>            :                 {
<span class="lineNum">    3589 </span><span class="lineCov">    1029452 :                   replacement = copy_rtx (SET_SRC (set));</span>
<span class="lineNum">    3590 </span><span class="lineCov">    1029452 :                   if (validity == valid_reload)</span>
<span class="lineNum">    3591 </span><span class="lineCov">    1027074 :                     note = set_unique_reg_note (insn, REG_EQUIV, replacement);</span>
<span class="lineNum">    3592 </span>            :                 }
<span class="lineNum">    3593 </span>            :             }
<span class="lineNum">    3594 </span>            : 
<span class="lineNum">    3595 </span>            :           /* If we haven't done so, record for reload that this is an
<span class="lineNum">    3596 </span>            :              equivalencing insn.  */
<span class="lineNum">    3597 </span><span class="lineCov">    8478130 :           if (note &amp;&amp; !reg_equiv[regno].is_arg_equivalence)</span>
<span class="lineNum">    3598 </span><span class="lineCov">    2214780 :             ira_reg_equiv[regno].init_insns</span>
<span class="lineNum">    3599 </span><span class="lineCov">    2214780 :               = gen_rtx_INSN_LIST (VOIDmode, insn,</span>
<span class="lineNum">    3600 </span><span class="lineCov">    2214780 :                                    ira_reg_equiv[regno].init_insns);</span>
<span class="lineNum">    3601 </span>            : 
<span class="lineNum">    3602 </span><span class="lineCov">    8478130 :           if (replacement)</span>
<span class="lineNum">    3603 </span>            :             {
<span class="lineNum">    3604 </span><span class="lineCov">    2341716 :               reg_equiv[regno].replacement = replacement;</span>
<span class="lineNum">    3605 </span><span class="lineCov">    2341716 :               reg_equiv[regno].src_p = &amp;SET_SRC (set);</span>
<span class="lineNum">    3606 </span><span class="lineCov">    2341716 :               reg_equiv[regno].loop_depth = (short) loop_depth;</span>
<span class="lineNum">    3607 </span>            : 
<span class="lineNum">    3608 </span>            :               /* Don't mess with things live during setjmp.  */
<span class="lineNum">    3609 </span><span class="lineCov">    2341716 :               if (optimize &amp;&amp; !bitmap_bit_p (setjmp_crosses, regno))</span>
<span class="lineNum">    3610 </span>            :                 {
<span class="lineNum">    3611 </span>            :                   /* If the register is referenced exactly twice, meaning it is
<span class="lineNum">    3612 </span>            :                      set once and used once, indicate that the reference may be
<span class="lineNum">    3613 </span>            :                      replaced by the equivalence we computed above.  Do this
<span class="lineNum">    3614 </span>            :                      even if the register is only used in one block so that
<span class="lineNum">    3615 </span>            :                      dependencies can be handled where the last register is
<span class="lineNum">    3616 </span>            :                      used in a different block (i.e. HIGH / LO_SUM sequences)
<span class="lineNum">    3617 </span>            :                      and to reduce the number of registers alive across
<span class="lineNum">    3618 </span>            :                      calls.  */
<span class="lineNum">    3619 </span>            : 
<span class="lineNum">    3620 </span><span class="lineCov">    2341680 :                   if (REG_N_REFS (regno) == 2</span>
<span class="lineNum">    3621 </span><span class="lineCov">    1750680 :                       &amp;&amp; (rtx_equal_p (replacement, src)</span>
<span class="lineNum">    3622 </span><span class="lineCov">     152757 :                           || ! equiv_init_varies_p (src))</span>
<span class="lineNum">    3623 </span><span class="lineCov">    1727684 :                       &amp;&amp; NONJUMP_INSN_P (insn)</span>
<span class="lineNum">    3624 </span><span class="lineCov">    5797048 :                       &amp;&amp; equiv_init_movable_p (PATTERN (insn), regno))</span>
<span class="lineNum">    3625 </span><span class="lineCov">     881105 :                     reg_equiv[regno].replace = 1;</span>
<span class="lineNum">    3626 </span>            :                 }
<span class="lineNum">    3627 </span>            :             }
<span class="lineNum">    3628 </span>            :         }
<span class="lineNum">    3629 </span>            :     }
<span class="lineNum">    3630 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    3631 </span>            : 
<span class="lineNum">    3632 </span>            : /* For insns that set a MEM to the contents of a REG that is only used
<span class="lineNum">    3633 </span>            :    in a single basic block, see if the register is always equivalent
<span class="lineNum">    3634 </span>            :    to that memory location and if moving the store from INSN to the
<span class="lineNum">    3635 </span>            :    insn that sets REG is safe.  If so, put a REG_EQUIV note on the
<a name="3636"><span class="lineNum">    3636 </span>            :    initializing insn.  */</a>
<span class="lineNum">    3637 </span>            : static void
<span class="lineNum">    3638 </span><span class="lineCov">     622498 : add_store_equivs (void)</span>
<span class="lineNum">    3639 </span>            : {
<span class="lineNum">    3640 </span><span class="lineCov">    1244996 :   auto_bitmap seen_insns;</span>
<span class="lineNum">    3641 </span>            : 
<span class="lineNum">    3642 </span><span class="lineCov">  148117738 :   for (rtx_insn *insn = get_insns (); insn; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3643 </span>            :     {
<span class="lineNum">    3644 </span><span class="lineCov">   73436371 :       rtx set, src, dest;</span>
<span class="lineNum">    3645 </span><span class="lineCov">   73436371 :       unsigned regno;</span>
<span class="lineNum">    3646 </span><span class="lineCov">   73436371 :       rtx_insn *init_insn;</span>
<span class="lineNum">    3647 </span>            : 
<span class="lineNum">    3648 </span><span class="lineCov">   73436371 :       bitmap_set_bit (seen_insns, INSN_UID (insn));</span>
<span class="lineNum">    3649 </span>            : 
<span class="lineNum">    3650 </span><span class="lineCov">   73436371 :       if (! INSN_P (insn))</span>
<span class="lineNum">    3651 </span>            :         continue;
<span class="lineNum">    3652 </span>            : 
<span class="lineNum">    3653 </span><span class="lineCov">   60072388 :       set = single_set (insn);</span>
<span class="lineNum">    3654 </span><span class="lineCov">   60072388 :       if (! set)</span>
<span class="lineNum">    3655 </span>            :         continue;
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span><span class="lineCov">   30610223 :       dest = SET_DEST (set);</span>
<span class="lineNum">    3658 </span><span class="lineCov">   30610223 :       src = SET_SRC (set);</span>
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span>            :       /* Don't add a REG_EQUIV note if the insn already has one.  The existing
<span class="lineNum">    3661 </span>            :          REG_EQUIV is likely more useful than the one we are adding.  */
<span class="lineNum">    3662 </span><span class="lineCov">   33699771 :       if (MEM_P (dest) &amp;&amp; REG_P (src)</span>
<span class="lineNum">    3663 </span><span class="lineCov">    6179096 :           &amp;&amp; (regno = REGNO (src)) &gt;= FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    3664 </span><span class="lineCov">    3041965 :           &amp;&amp; REG_BASIC_BLOCK (regno) &gt;= NUM_FIXED_BLOCKS</span>
<span class="lineNum">    3665 </span><span class="lineCov">    1787868 :           &amp;&amp; DF_REG_DEF_COUNT (regno) == 1</span>
<span class="lineNum">    3666 </span><span class="lineCov">    1732217 :           &amp;&amp; ! reg_equiv[regno].pdx_subregs</span>
<span class="lineNum">    3667 </span><span class="lineCov">    1730524 :           &amp;&amp; reg_equiv[regno].init_insns != NULL</span>
<span class="lineNum">    3668 </span><span class="lineCov">    1730524 :           &amp;&amp; (init_insn = reg_equiv[regno].init_insns-&gt;insn ()) != 0</span>
<span class="lineNum">    3669 </span><span class="lineCov">    1715518 :           &amp;&amp; bitmap_bit_p (seen_insns, INSN_UID (init_insn))</span>
<span class="lineNum">    3670 </span><span class="lineCov">    1715518 :           &amp;&amp; ! find_reg_note (init_insn, REG_EQUIV, NULL_RTX)</span>
<span class="lineNum">    3671 </span><span class="lineCov">     756441 :           &amp;&amp; validate_equiv_mem (init_insn, src, dest) == valid_reload</span>
<span class="lineNum">    3672 </span><span class="lineCov">     312769 :           &amp;&amp; ! memref_used_between_p (dest, init_insn, insn)</span>
<span class="lineNum">    3673 </span>            :           /* Attaching a REG_EQUIV note will fail if INIT_INSN has
<span class="lineNum">    3674 </span>            :              multiple sets.  */
<span class="lineNum">    3675 </span><span class="lineCov">   30914163 :           &amp;&amp; set_unique_reg_note (init_insn, REG_EQUIV, copy_rtx (dest)))</span>
<span class="lineNum">    3676 </span>            :         {
<span class="lineNum">    3677 </span>            :           /* This insn makes the equivalence, not the one initializing
<span class="lineNum">    3678 </span>            :              the register.  */
<span class="lineNum">    3679 </span><span class="lineCov">     303776 :           ira_reg_equiv[regno].init_insns</span>
<span class="lineNum">    3680 </span><span class="lineCov">     303776 :             = gen_rtx_INSN_LIST (VOIDmode, insn, NULL_RTX);</span>
<span class="lineNum">    3681 </span><span class="lineCov">     303776 :           df_notes_rescan (init_insn);</span>
<span class="lineNum">    3682 </span><span class="lineCov">     303776 :           if (dump_file)</span>
<span class="lineNum">    3683 </span><span class="lineCov">        276 :             fprintf (dump_file,</span>
<span class="lineNum">    3684 </span>            :                      &quot;Adding REG_EQUIV to insn %d for source of insn %d\n&quot;,
<span class="lineNum">    3685 </span><span class="lineCov">         92 :                      INSN_UID (init_insn),</span>
<span class="lineNum">    3686 </span><span class="lineCov">         92 :                      INSN_UID (insn));</span>
<span class="lineNum">    3687 </span>            :         }
<span class="lineNum">    3688 </span>            :     }
<span class="lineNum">    3689 </span><span class="lineCov">     622498 : }</span>
<span class="lineNum">    3690 </span>            : 
<span class="lineNum">    3691 </span>            : /* Scan all regs killed in an insn to see if any of them are registers
<span class="lineNum">    3692 </span>            :    only used that once.  If so, see if we can replace the reference
<span class="lineNum">    3693 </span>            :    with the equivalent form.  If we can, delete the initializing
<span class="lineNum">    3694 </span>            :    reference and this register will go away.  If we can't replace the
<span class="lineNum">    3695 </span>            :    reference, and the initializing reference is within the same loop
<span class="lineNum">    3696 </span>            :    (or in an inner loop), then move the register initialization just
<a name="3697"><span class="lineNum">    3697 </span>            :    before the use, so that they are in the same basic block.  */</a>
<span class="lineNum">    3698 </span>            : static void
<span class="lineNum">    3699 </span><span class="lineCov">     622426 : combine_and_move_insns (void)</span>
<span class="lineNum">    3700 </span>            : {
<span class="lineNum">    3701 </span><span class="lineCov">    1244852 :   auto_bitmap cleared_regs;</span>
<span class="lineNum">    3702 </span><span class="lineCov">     622426 :   int max = max_reg_num ();</span>
<span class="lineNum">    3703 </span>            : 
<span class="lineNum">    3704 </span><span class="lineCov">   27546098 :   for (int regno = FIRST_PSEUDO_REGISTER; regno &lt; max; regno++)</span>
<span class="lineNum">    3705 </span>            :     {
<span class="lineNum">    3706 </span><span class="lineCov">   26923672 :       if (!reg_equiv[regno].replace)</span>
<span class="lineNum">    3707 </span>            :         continue;
<span class="lineNum">    3708 </span>            : 
<span class="lineNum">    3709 </span><span class="lineCov">     880738 :       rtx_insn *use_insn = 0;</span>
<span class="lineNum">    3710 </span><span class="lineCov">     880738 :       for (df_ref use = DF_REG_USE_CHAIN (regno);</span>
<span class="lineNum">    3711 </span><span class="lineCov">    1818281 :            use;</span>
<span class="lineNum">    3712 </span><span class="lineCov">     937543 :            use = DF_REF_NEXT_REG (use))</span>
<span class="lineNum">    3713 </span><span class="lineCov">     937543 :         if (DF_REF_INSN_INFO (use))</span>
<span class="lineNum">    3714 </span>            :           {
<span class="lineNum">    3715 </span><span class="lineCov">     937543 :             if (DEBUG_INSN_P (DF_REF_INSN (use)))</span>
<span class="lineNum">    3716 </span>            :               continue;
<span class="lineNum">    3717 </span><span class="lineCov">     880738 :             gcc_assert (!use_insn);</span>
<span class="lineNum">    3718 </span>            :             use_insn = DF_REF_INSN (use);
<span class="lineNum">    3719 </span>            :           }
<span class="lineNum">    3720 </span><span class="lineCov">     880738 :       gcc_assert (use_insn);</span>
<span class="lineNum">    3721 </span>            : 
<span class="lineNum">    3722 </span>            :       /* Don't substitute into jumps.  indirect_jump_optimize does
<span class="lineNum">    3723 </span>            :          this for anything we are prepared to handle.  */
<span class="lineNum">    3724 </span><span class="lineCov">     880738 :       if (JUMP_P (use_insn))</span>
<span class="lineNum">    3725 </span>            :         continue;
<span class="lineNum">    3726 </span>            : 
<span class="lineNum">    3727 </span>            :       /* Also don't substitute into a conditional trap insn -- it can become
<span class="lineNum">    3728 </span>            :          an unconditional trap, and that is a flow control insn.  */
<span class="lineNum">    3729 </span><span class="lineCov">    1760700 :       if (GET_CODE (PATTERN (use_insn)) == TRAP_IF)</span>
<span class="lineNum">    3730 </span>            :         continue;
<span class="lineNum">    3731 </span>            : 
<span class="lineNum">    3732 </span><span class="lineCov">     880350 :       df_ref def = DF_REG_DEF_CHAIN (regno);</span>
<span class="lineNum">    3733 </span><span class="lineCov">     880350 :       gcc_assert (DF_REG_DEF_COUNT (regno) == 1 &amp;&amp; DF_REF_INSN_INFO (def));</span>
<span class="lineNum">    3734 </span><span class="lineCov">     880350 :       rtx_insn *def_insn = DF_REF_INSN (def);</span>
<span class="lineNum">    3735 </span>            : 
<span class="lineNum">    3736 </span>            :       /* We may not move instructions that can throw, since that
<span class="lineNum">    3737 </span>            :          changes basic block boundaries and we are not prepared to
<span class="lineNum">    3738 </span>            :          adjust the CFG to match.  */
<span class="lineNum">    3739 </span><span class="lineCov">     880350 :       if (can_throw_internal (def_insn))</span>
<span class="lineNum">    3740 </span>            :         continue;
<span class="lineNum">    3741 </span>            : 
<span class="lineNum">    3742 </span><span class="lineCov">     880350 :       basic_block use_bb = BLOCK_FOR_INSN (use_insn);</span>
<span class="lineNum">    3743 </span><span class="lineCov">     880350 :       basic_block def_bb = BLOCK_FOR_INSN (def_insn);</span>
<span class="lineNum">    3744 </span><span class="lineCov">     880350 :       if (bb_loop_depth (use_bb) &gt; bb_loop_depth (def_bb))</span>
<span class="lineNum">    3745 </span>            :         continue;
<span class="lineNum">    3746 </span>            : 
<span class="lineNum">    3747 </span><span class="lineCov">    1599880 :       if (asm_noperands (PATTERN (def_insn)) &lt; 0</span>
<span class="lineNum">    3748 </span><span class="lineCov">    1599880 :           &amp;&amp; validate_replace_rtx (regno_reg_rtx[regno],</span>
<span class="lineNum">    3749 </span><span class="lineCov">     799940 :                                    *reg_equiv[regno].src_p, use_insn))</span>
<span class="lineNum">    3750 </span>            :         {
<span class="lineNum">    3751 </span><span class="lineCov">     145686 :           rtx link;</span>
<span class="lineNum">    3752 </span>            :           /* Append the REG_DEAD notes from def_insn.  */
<span class="lineNum">    3753 </span><span class="lineCov">     291549 :           for (rtx *p = &amp;REG_NOTES (def_insn); (link = *p) != 0; )</span>
<span class="lineNum">    3754 </span>            :             {
<span class="lineNum">    3755 </span><span class="lineCov">     145863 :               if (REG_NOTE_KIND (XEXP (link, 0)) == REG_DEAD)</span>
<span class="lineNum">    3756 </span>            :                 {
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :                   *p = XEXP (link, 1);</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                   XEXP (link, 1) = REG_NOTES (use_insn);</span>
<span class="lineNum">    3759 </span><span class="lineNoCov">          0 :                   REG_NOTES (use_insn) = link;</span>
<span class="lineNum">    3760 </span>            :                 }
<span class="lineNum">    3761 </span>            :               else
<span class="lineNum">    3762 </span><span class="lineCov">     145863 :                 p = &amp;XEXP (link, 1);</span>
<span class="lineNum">    3763 </span>            :             }
<span class="lineNum">    3764 </span>            : 
<span class="lineNum">    3765 </span><span class="lineCov">     145686 :           remove_death (regno, use_insn);</span>
<span class="lineNum">    3766 </span><span class="lineCov">     145686 :           SET_REG_N_REFS (regno, 0);</span>
<span class="lineNum">    3767 </span><span class="lineCov">     145686 :           REG_FREQ (regno) = 0;</span>
<span class="lineNum">    3768 </span><span class="lineCov">     145686 :           df_ref use;</span>
<span class="lineNum">    3769 </span><span class="lineCov">     208636 :           FOR_EACH_INSN_USE (use, def_insn)</span>
<span class="lineNum">    3770 </span>            :             {
<span class="lineNum">    3771 </span><span class="lineCov">      62950 :               unsigned int use_regno = DF_REF_REGNO (use);</span>
<span class="lineNum">    3772 </span><span class="lineCov">      62950 :               if (!HARD_REGISTER_NUM_P (use_regno))</span>
<span class="lineNum">    3773 </span><span class="lineCov">       1039 :                 reg_equiv[use_regno].replace = 0;</span>
<span class="lineNum">    3774 </span>            :             }
<span class="lineNum">    3775 </span>            : 
<span class="lineNum">    3776 </span><span class="lineCov">     145686 :           delete_insn (def_insn);</span>
<span class="lineNum">    3777 </span>            : 
<span class="lineNum">    3778 </span><span class="lineCov">     145686 :           reg_equiv[regno].init_insns = NULL;</span>
<span class="lineNum">    3779 </span><span class="lineCov">     145686 :           ira_reg_equiv[regno].init_insns = NULL;</span>
<span class="lineNum">    3780 </span><span class="lineCov">     291372 :           bitmap_set_bit (cleared_regs, regno);</span>
<span class="lineNum">    3781 </span>            :         }
<span class="lineNum">    3782 </span>            : 
<span class="lineNum">    3783 </span>            :       /* Move the initialization of the register to just before
<span class="lineNum">    3784 </span>            :          USE_INSN.  Update the flow information.  */
<span class="lineNum">    3785 </span><span class="lineCov">     654254 :       else if (prev_nondebug_insn (use_insn) != def_insn)</span>
<span class="lineNum">    3786 </span>            :         {
<span class="lineNum">    3787 </span><span class="lineCov">     188600 :           rtx_insn *new_insn;</span>
<span class="lineNum">    3788 </span>            : 
<span class="lineNum">    3789 </span><span class="lineCov">     377200 :           new_insn = emit_insn_before (PATTERN (def_insn), use_insn);</span>
<span class="lineNum">    3790 </span><span class="lineCov">     188600 :           REG_NOTES (new_insn) = REG_NOTES (def_insn);</span>
<span class="lineNum">    3791 </span><span class="lineCov">     188600 :           REG_NOTES (def_insn) = 0;</span>
<span class="lineNum">    3792 </span>            :           /* Rescan it to process the notes.  */
<span class="lineNum">    3793 </span><span class="lineCov">     188600 :           df_insn_rescan (new_insn);</span>
<span class="lineNum">    3794 </span>            : 
<span class="lineNum">    3795 </span>            :           /* Make sure this insn is recognized before reload begins,
<span class="lineNum">    3796 </span>            :              otherwise eliminate_regs_in_insn will die.  */
<span class="lineNum">    3797 </span><span class="lineCov">     188600 :           INSN_CODE (new_insn) = INSN_CODE (def_insn);</span>
<span class="lineNum">    3798 </span>            : 
<span class="lineNum">    3799 </span><span class="lineCov">     188600 :           delete_insn (def_insn);</span>
<span class="lineNum">    3800 </span>            : 
<span class="lineNum">    3801 </span><span class="lineCov">     188600 :           XEXP (reg_equiv[regno].init_insns, 0) = new_insn;</span>
<span class="lineNum">    3802 </span>            : 
<span class="lineNum">    3803 </span><span class="lineCov">     188600 :           REG_BASIC_BLOCK (regno) = use_bb-&gt;index;</span>
<span class="lineNum">    3804 </span><span class="lineCov">     188600 :           REG_N_CALLS_CROSSED (regno) = 0;</span>
<span class="lineNum">    3805 </span>            : 
<span class="lineNum">    3806 </span><span class="lineCov">     188600 :           if (use_insn == BB_HEAD (use_bb))</span>
<span class="lineNum">    3807 </span><span class="lineNoCov">          0 :             BB_HEAD (use_bb) = new_insn;</span>
<span class="lineNum">    3808 </span>            : 
<span class="lineNum">    3809 </span>            :           /* We know regno dies in use_insn, but inside a loop
<span class="lineNum">    3810 </span>            :              REG_DEAD notes might be missing when def_insn was in
<span class="lineNum">    3811 </span>            :              another basic block.  However, when we move def_insn into
<span class="lineNum">    3812 </span>            :              this bb we'll definitely get a REG_DEAD note and reload
<span class="lineNum">    3813 </span>            :              will see the death.  It's possible that update_equiv_regs
<span class="lineNum">    3814 </span>            :              set up an equivalence referencing regno for a reg set by
<span class="lineNum">    3815 </span>            :              use_insn, when regno was seen as non-local.  Now that
<span class="lineNum">    3816 </span>            :              regno is local to this block, and dies, such an
<span class="lineNum">    3817 </span>            :              equivalence is invalid.  */
<span class="lineNum">    3818 </span><span class="lineCov">     188600 :           if (find_reg_note (use_insn, REG_EQUIV, regno_reg_rtx[regno]))</span>
<span class="lineNum">    3819 </span>            :             {
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :               rtx set = single_set (use_insn);</span>
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :               if (set &amp;&amp; REG_P (SET_DEST (set)))</span>
<span class="lineNum">    3822 </span><span class="lineNoCov">          0 :                 no_equiv (SET_DEST (set), set, NULL);</span>
<span class="lineNum">    3823 </span>            :             }
<span class="lineNum">    3824 </span>            : 
<span class="lineNum">    3825 </span><span class="lineCov">     188600 :           ira_reg_equiv[regno].init_insns</span>
<span class="lineNum">    3826 </span><span class="lineCov">     188600 :             = gen_rtx_INSN_LIST (VOIDmode, new_insn, NULL_RTX);</span>
<span class="lineNum">    3827 </span><span class="lineCov">     377200 :           bitmap_set_bit (cleared_regs, regno);</span>
<span class="lineNum">    3828 </span>            :         }
<span class="lineNum">    3829 </span>            :     }
<span class="lineNum">    3830 </span>            : 
<span class="lineNum">    3831 </span><span class="lineCov">    1867278 :   if (!bitmap_empty_p (cleared_regs))</span>
<span class="lineNum">    3832 </span>            :     {
<span class="lineNum">    3833 </span><span class="lineCov">     103666 :       basic_block bb;</span>
<span class="lineNum">    3834 </span>            : 
<span class="lineNum">    3835 </span><span class="lineCov">    2816852 :       FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    3836 </span>            :         {
<span class="lineNum">    3837 </span><span class="lineCov">    8139558 :           bitmap_and_compl_into (DF_LR_IN (bb), cleared_regs);</span>
<span class="lineNum">    3838 </span><span class="lineCov">    8139558 :           bitmap_and_compl_into (DF_LR_OUT (bb), cleared_regs);</span>
<span class="lineNum">    3839 </span><span class="lineCov">    2713186 :           if (!df_live)</span>
<span class="lineNum">    3840 </span>            :             continue;
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :           bitmap_and_compl_into (DF_LIVE_IN (bb), cleared_regs);</span>
<span class="lineNum">    3842 </span><span class="lineNoCov">          0 :           bitmap_and_compl_into (DF_LIVE_OUT (bb), cleared_regs);</span>
<span class="lineNum">    3843 </span>            :         }
<span class="lineNum">    3844 </span>            : 
<span class="lineNum">    3845 </span>            :       /* Last pass - adjust debug insns referencing cleared regs.  */
<span class="lineNum">    3846 </span><span class="lineCov">     103666 :       if (MAY_HAVE_DEBUG_BIND_INSNS)</span>
<span class="lineNum">    3847 </span><span class="lineCov">   55990450 :         for (rtx_insn *insn = get_insns (); insn; insn = NEXT_INSN (insn))</span>
<span class="lineNum">    3848 </span><span class="lineCov">   27926925 :           if (DEBUG_BIND_INSN_P (insn))</span>
<span class="lineNum">    3849 </span>            :             {
<span class="lineNum">    3850 </span><span class="lineCov">    9955731 :               rtx old_loc = INSN_VAR_LOCATION_LOC (insn);</span>
<span class="lineNum">    3851 </span><span class="lineCov">   29867193 :               INSN_VAR_LOCATION_LOC (insn)</span>
<span class="lineNum">    3852 </span><span class="lineCov">    9955731 :                 = simplify_replace_fn_rtx (old_loc, NULL_RTX,</span>
<span class="lineNum">    3853 </span>            :                                            adjust_cleared_regs,
<span class="lineNum">    3854 </span><span class="lineCov">   19911462 :                                            (void *) cleared_regs);</span>
<span class="lineNum">    3855 </span><span class="lineCov">   19911462 :               if (old_loc != INSN_VAR_LOCATION_LOC (insn))</span>
<span class="lineNum">    3856 </span><span class="lineCov">      53720 :                 df_insn_rescan (insn);</span>
<span class="lineNum">    3857 </span>            :             }
<span class="lineNum">    3858 </span>            :     }
<span class="lineNum">    3859 </span><span class="lineCov">     622426 : }</span>
<span class="lineNum">    3860 </span>            : 
<span class="lineNum">    3861 </span>            : /* A pass over indirect jumps, converting simple cases to direct jumps.
<a name="3862"><span class="lineNum">    3862 </span>            :    Combine does this optimization too, but only within a basic block.  */</a>
<span class="lineNum">    3863 </span>            : static void
<span class="lineNum">    3864 </span><span class="lineCov">     832590 : indirect_jump_optimize (void)</span>
<span class="lineNum">    3865 </span>            : {
<span class="lineNum">    3866 </span><span class="lineCov">     832590 :   basic_block bb;</span>
<span class="lineNum">    3867 </span><span class="lineCov">     832590 :   bool rebuild_p = false;</span>
<span class="lineNum">    3868 </span>            : 
<span class="lineNum">    3869 </span><span class="lineCov">    8848035 :   FOR_EACH_BB_REVERSE_FN (bb, cfun)</span>
<span class="lineNum">    3870 </span>            :     {
<span class="lineNum">    3871 </span><span class="lineCov">    8015445 :       rtx_insn *insn = BB_END (bb);</span>
<span class="lineNum">    3872 </span><span class="lineCov">    8015445 :       if (!JUMP_P (insn)</span>
<span class="lineNum">    3873 </span><span class="lineCov">    8015445 :           || find_reg_note (insn, REG_NON_LOCAL_GOTO, NULL_RTX))</span>
<span class="lineNum">    3874 </span><span class="lineCov">    3226699 :         continue;</span>
<span class="lineNum">    3875 </span>            : 
<span class="lineNum">    3876 </span><span class="lineCov">    4788746 :       rtx x = pc_set (insn);</span>
<span class="lineNum">    3877 </span><span class="lineCov">    4788746 :       if (!x || !REG_P (SET_SRC (x)))</span>
<span class="lineNum">    3878 </span>            :         continue;
<span class="lineNum">    3879 </span>            : 
<span class="lineNum">    3880 </span><span class="lineCov">       7821 :       int regno = REGNO (SET_SRC (x));</span>
<span class="lineNum">    3881 </span><span class="lineCov">       7821 :       if (DF_REG_DEF_COUNT (regno) == 1)</span>
<span class="lineNum">    3882 </span>            :         {
<span class="lineNum">    3883 </span><span class="lineCov">       7719 :           df_ref def = DF_REG_DEF_CHAIN (regno);</span>
<span class="lineNum">    3884 </span><span class="lineCov">       7719 :           if (!DF_REF_IS_ARTIFICIAL (def))</span>
<span class="lineNum">    3885 </span>            :             {
<span class="lineNum">    3886 </span><span class="lineCov">       7719 :               rtx_insn *def_insn = DF_REF_INSN (def);</span>
<span class="lineNum">    3887 </span><span class="lineCov">       7719 :               rtx lab = NULL_RTX;</span>
<span class="lineNum">    3888 </span><span class="lineCov">       7719 :               rtx set = single_set (def_insn);</span>
<span class="lineNum">    3889 </span><span class="lineCov">       7719 :               if (set &amp;&amp; GET_CODE (SET_SRC (set)) == LABEL_REF)</span>
<span class="lineNum">    3890 </span>            :                 lab = SET_SRC (set);
<span class="lineNum">    3891 </span>            :               else
<span class="lineNum">    3892 </span>            :                 {
<span class="lineNum">    3893 </span><span class="lineCov">       7718 :                   rtx eqnote = find_reg_note (def_insn, REG_EQUAL, NULL_RTX);</span>
<span class="lineNum">    3894 </span><span class="lineCov">       7718 :                   if (eqnote &amp;&amp; GET_CODE (XEXP (eqnote, 0)) == LABEL_REF)</span>
<span class="lineNum">    3895 </span>            :                     lab = XEXP (eqnote, 0);
<span class="lineNum">    3896 </span>            :                 }
<span class="lineNum">    3897 </span><span class="lineCov">          1 :               if (lab &amp;&amp; validate_replace_rtx (SET_SRC (x), lab, insn))</span>
<span class="lineNum">    3898 </span>            :                 rebuild_p = true;
<span class="lineNum">    3899 </span>            :             }
<span class="lineNum">    3900 </span>            :         }
<span class="lineNum">    3901 </span>            :     }
<span class="lineNum">    3902 </span>            : 
<span class="lineNum">    3903 </span><span class="lineCov">     832590 :   if (rebuild_p)</span>
<span class="lineNum">    3904 </span>            :     {
<span class="lineNum">    3905 </span><span class="lineCov">          1 :       timevar_push (TV_JUMP);</span>
<span class="lineNum">    3906 </span><span class="lineCov">          2 :       rebuild_jump_labels (get_insns ());</span>
<span class="lineNum">    3907 </span><span class="lineCov">          1 :       if (purge_all_dead_edges ())</span>
<span class="lineNum">    3908 </span><span class="lineCov">          1 :         delete_unreachable_blocks ();</span>
<span class="lineNum">    3909 </span><span class="lineCov">          1 :       timevar_pop (TV_JUMP);</span>
<span class="lineNum">    3910 </span>            :     }
<span class="lineNum">    3911 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    3912 </span>            : 
<span class="lineNum">    3913 </span>            : /* Set up fields memory, constant, and invariant from init_insns in
<a name="3914"><span class="lineNum">    3914 </span>            :    the structures of array ira_reg_equiv.  */</a>
<span class="lineNum">    3915 </span>            : static void
<span class="lineNum">    3916 </span><span class="lineCov">     832590 : setup_reg_equiv (void)</span>
<span class="lineNum">    3917 </span>            : {
<span class="lineNum">    3918 </span><span class="lineCov">     832590 :   int i;</span>
<span class="lineNum">    3919 </span><span class="lineCov">     832590 :   rtx_insn_list *elem, *prev_elem, *next_elem;</span>
<span class="lineNum">    3920 </span><span class="lineCov">     832590 :   rtx_insn *insn;</span>
<span class="lineNum">    3921 </span><span class="lineCov">     832590 :   rtx set, x;</span>
<span class="lineNum">    3922 </span>            : 
<span class="lineNum">    3923 </span><span class="lineCov">   84732779 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; ira_reg_equiv_len; i++)</span>
<span class="lineNum">    3924 </span><span class="lineCov">   83900189 :     for (prev_elem = NULL, elem = ira_reg_equiv[i].init_insns;</span>
<span class="lineNum">    3925 </span><span class="lineCov">   86248144 :          elem;</span>
<span class="lineNum">    3926 </span>            :          prev_elem = elem, elem = next_elem)
<span class="lineNum">    3927 </span>            :       {
<span class="lineNum">    3928 </span><span class="lineCov">    2499209 :         next_elem = elem-&gt;next ();</span>
<span class="lineNum">    3929 </span><span class="lineCov">    2499209 :         insn = elem-&gt;insn ();</span>
<span class="lineNum">    3930 </span><span class="lineCov">    2499209 :         set = single_set (insn);</span>
<span class="lineNum">    3931 </span>            :         
<span class="lineNum">    3932 </span>            :         /* Init insns can set up equivalence when the reg is a destination or
<span class="lineNum">    3933 </span>            :            a source (in this case the destination is memory).  */
<span class="lineNum">    3934 </span><span class="lineCov">    2499209 :         if (set != 0 &amp;&amp; (REG_P (SET_DEST (set)) || REG_P (SET_SRC (set))))</span>
<span class="lineNum">    3935 </span>            :           {
<span class="lineNum">    3936 </span><span class="lineCov">    2499209 :             if ((x = find_reg_note (insn, REG_EQUIV, NULL_RTX)) != NULL)</span>
<span class="lineNum">    3937 </span>            :               {
<span class="lineNum">    3938 </span><span class="lineCov">    2195406 :                 x = XEXP (x, 0);</span>
<span class="lineNum">    3939 </span><span class="lineCov">    2195406 :                 if (REG_P (SET_DEST (set))</span>
<span class="lineNum">    3940 </span><span class="lineCov">    4390812 :                     &amp;&amp; REGNO (SET_DEST (set)) == (unsigned int) i</span>
<span class="lineNum">    3941 </span><span class="lineCov">    4390812 :                     &amp;&amp; ! rtx_equal_p (SET_SRC (set), x) &amp;&amp; MEM_P (x))</span>
<span class="lineNum">    3942 </span>            :                   {
<span class="lineNum">    3943 </span>            :                     /* This insn reporting the equivalence but
<span class="lineNum">    3944 </span>            :                        actually not setting it.  Remove it from the
<span class="lineNum">    3945 </span>            :                        list.  */
<span class="lineNum">    3946 </span><span class="lineCov">      13463 :                     if (prev_elem == NULL)</span>
<span class="lineNum">    3947 </span><span class="lineCov">      13463 :                       ira_reg_equiv[i].init_insns = next_elem;</span>
<span class="lineNum">    3948 </span>            :                     else
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                       XEXP (prev_elem, 1) = next_elem;</span>
<span class="lineNum">    3950 </span>            :                     elem = prev_elem;
<span class="lineNum">    3951 </span>            :                   }
<span class="lineNum">    3952 </span>            :               }
<span class="lineNum">    3953 </span><span class="lineCov">     303803 :             else if (REG_P (SET_DEST (set))</span>
<span class="lineNum">    3954 </span><span class="lineCov">     303803 :                      &amp;&amp; REGNO (SET_DEST (set)) == (unsigned int) i)</span>
<span class="lineNum">    3955 </span><span class="lineCov">         27 :               x = SET_SRC (set);</span>
<span class="lineNum">    3956 </span>            :             else
<span class="lineNum">    3957 </span>            :               {      
<span class="lineNum">    3958 </span><span class="lineCov">     303776 :                 gcc_assert (REG_P (SET_SRC (set))</span>
<span class="lineNum">    3959 </span>            :                             &amp;&amp; REGNO (SET_SRC (set)) == (unsigned int) i);
<span class="lineNum">    3960 </span>            :                 x = SET_DEST (set);
<span class="lineNum">    3961 </span>            :               }
<span class="lineNum">    3962 </span><span class="lineCov">    2499209 :             if (! function_invariant_p (x)</span>
<span class="lineNum">    3963 </span><span class="lineCov">     995928 :                 || ! flag_pic</span>
<span class="lineNum">    3964 </span>            :                 /* A function invariant is often CONSTANT_P but may
<span class="lineNum">    3965 </span>            :                    include a register.  We promise to only pass
<span class="lineNum">    3966 </span>            :                    CONSTANT_P objects to LEGITIMATE_PIC_OPERAND_P.  */
<span class="lineNum">    3967 </span><span class="lineCov">    2646110 :                 || (CONSTANT_P (x) &amp;&amp; LEGITIMATE_PIC_OPERAND_P (x)))</span>
<span class="lineNum">    3968 </span>            :               {
<span class="lineNum">    3969 </span>            :                 /* It can happen that a REG_EQUIV note contains a MEM
<span class="lineNum">    3970 </span>            :                    that is not a legitimate memory operand.  As later
<span class="lineNum">    3971 </span>            :                    stages of reload assume that all addresses found in
<span class="lineNum">    3972 </span>            :                    the lra_regno_equiv_* arrays were originally
<span class="lineNum">    3973 </span>            :                    legitimate, we ignore such REG_EQUIV notes.  */
<span class="lineNum">    3974 </span><span class="lineCov">    2384011 :                 if (memory_operand (x, VOIDmode))</span>
<span class="lineNum">    3975 </span>            :                   {
<span class="lineNum">    3976 </span><span class="lineCov">    1467747 :                     ira_reg_equiv[i].defined_p = true;</span>
<span class="lineNum">    3977 </span><span class="lineCov">    1467747 :                     ira_reg_equiv[i].memory = x;</span>
<span class="lineNum">    3978 </span><span class="lineCov">    1467747 :                     continue;</span>
<span class="lineNum">    3979 </span>            :                   }
<span class="lineNum">    3980 </span><span class="lineCov">     916264 :                 else if (function_invariant_p (x))</span>
<span class="lineNum">    3981 </span>            :                   {
<span class="lineNum">    3982 </span><span class="lineCov">     880730 :                     machine_mode mode;</span>
<span class="lineNum">    3983 </span>            :                     
<span class="lineNum">    3984 </span><span class="lineCov">     880730 :                     mode = GET_MODE (SET_DEST (set));</span>
<span class="lineNum">    3985 </span><span class="lineCov">     880730 :                     if (GET_CODE (x) == PLUS</span>
<span class="lineNum">    3986 </span><span class="lineCov">     356895 :                         || x == frame_pointer_rtx || x == arg_pointer_rtx)</span>
<span class="lineNum">    3987 </span>            :                       /* This is PLUS of frame pointer and a constant,
<span class="lineNum">    3988 </span>            :                          or fp, or argp.  */
<span class="lineNum">    3989 </span><span class="lineCov">     525728 :                       ira_reg_equiv[i].invariant = x;</span>
<span class="lineNum">    3990 </span><span class="lineCov">     355002 :                     else if (targetm.legitimate_constant_p (mode, x))</span>
<span class="lineNum">    3991 </span><span class="lineCov">     315994 :                       ira_reg_equiv[i].constant = x;</span>
<span class="lineNum">    3992 </span>            :                     else
<span class="lineNum">    3993 </span>            :                       {
<span class="lineNum">    3994 </span><span class="lineCov">      39008 :                         ira_reg_equiv[i].memory = force_const_mem (mode, x);</span>
<span class="lineNum">    3995 </span><span class="lineCov">      39008 :                         if (ira_reg_equiv[i].memory == NULL_RTX)</span>
<span class="lineNum">    3996 </span>            :                           {
<span class="lineNum">    3997 </span><span class="lineCov">        522 :                             ira_reg_equiv[i].defined_p = false;</span>
<span class="lineNum">    3998 </span><span class="lineCov">        522 :                             ira_reg_equiv[i].init_insns = NULL;</span>
<span class="lineNum">    3999 </span><span class="lineCov">        522 :                             break;</span>
<span class="lineNum">    4000 </span>            :                           }
<span class="lineNum">    4001 </span>            :                       }
<span class="lineNum">    4002 </span><span class="lineCov">     880208 :                     ira_reg_equiv[i].defined_p = true;</span>
<span class="lineNum">    4003 </span><span class="lineCov">     880208 :                     continue;</span>
<span class="lineNum">    4004 </span>            :                   }
<span class="lineNum">    4005 </span>            :               }
<span class="lineNum">    4006 </span>            :           }
<span class="lineNum">    4007 </span><span class="lineCov">     150732 :         ira_reg_equiv[i].defined_p = false;</span>
<span class="lineNum">    4008 </span><span class="lineCov">     150732 :         ira_reg_equiv[i].init_insns = NULL;</span>
<span class="lineNum">    4009 </span><span class="lineCov">     150732 :         break;</span>
<span class="lineNum">    4010 </span>            :       }
<span class="lineNum">    4011 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    4012 </span>            : 
<span class="lineNum">    4013 </span>            : 
<span class="lineNum">    4014 </span>            : 
<a name="4015"><span class="lineNum">    4015 </span>            : /* Print chain C to FILE.  */</a>
<span class="lineNum">    4016 </span>            : static void
<span class="lineNum">    4017 </span><span class="lineNoCov">          0 : print_insn_chain (FILE *file, struct insn_chain *c)</span>
<span class="lineNum">    4018 </span>            : {
<span class="lineNum">    4019 </span><span class="lineNoCov">          0 :   fprintf (file, &quot;insn=%d, &quot;, INSN_UID (c-&gt;insn));</span>
<span class="lineNum">    4020 </span><span class="lineNoCov">          0 :   bitmap_print (file, &amp;c-&gt;live_throughout, &quot;live_throughout: &quot;, &quot;, &quot;);</span>
<span class="lineNum">    4021 </span><span class="lineNoCov">          0 :   bitmap_print (file, &amp;c-&gt;dead_or_set, &quot;dead_or_set: &quot;, &quot;\n&quot;);</span>
<span class="lineNum">    4022 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4023 </span>            : 
<span class="lineNum">    4024 </span>            : 
<a name="4025"><span class="lineNum">    4025 </span>            : /* Print all reload_insn_chains to FILE.  */</a>
<span class="lineNum">    4026 </span>            : static void
<span class="lineNum">    4027 </span><span class="lineNoCov">          0 : print_insn_chains (FILE *file)</span>
<span class="lineNum">    4028 </span>            : {
<span class="lineNum">    4029 </span><span class="lineNoCov">          0 :   struct insn_chain *c;</span>
<span class="lineNum">    4030 </span><span class="lineNoCov">          0 :   for (c = reload_insn_chain; c ; c = c-&gt;next)</span>
<span class="lineNum">    4031 </span><span class="lineNoCov">          0 :     print_insn_chain (file, c);</span>
<span class="lineNum">    4032 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4033 </span>            : 
<span class="lineNum">    4034 </span>            : /* Return true if pseudo REGNO should be added to set live_throughout
<a name="4035"><span class="lineNum">    4035 </span>            :    or dead_or_set of the insn chains for reload consideration.  */</a>
<span class="lineNum">    4036 </span>            : static bool
<span class="lineNum">    4037 </span><span class="lineNoCov">          0 : pseudo_for_reload_consideration_p (int regno)</span>
<span class="lineNum">    4038 </span>            : {
<span class="lineNum">    4039 </span>            :   /* Consider spilled pseudos too for IRA because they still have a
<span class="lineNum">    4040 </span>            :      chance to get hard-registers in the reload when IRA is used.  */
<span class="lineNum">    4041 </span><span class="lineNoCov">          0 :   return (reg_renumber[regno] &gt;= 0 || ira_conflicts_p);</span>
<span class="lineNum">    4042 </span>            : }
<span class="lineNum">    4043 </span>            : 
<span class="lineNum">    4044 </span>            : /* Return true if we can track the individual bytes of subreg X.
<span class="lineNum">    4045 </span>            :    When returning true, set *OUTER_SIZE to the number of bytes in
<span class="lineNum">    4046 </span>            :    X itself, *INNER_SIZE to the number of bytes in the inner register
<a name="4047"><span class="lineNum">    4047 </span>            :    and *START to the offset of the first byte.  */</a>
<span class="lineNum">    4048 </span>            : static bool
<span class="lineNum">    4049 </span><span class="lineNoCov">          0 : get_subreg_tracking_sizes (rtx x, HOST_WIDE_INT *outer_size,</span>
<span class="lineNum">    4050 </span>            :                            HOST_WIDE_INT *inner_size, HOST_WIDE_INT *start)
<span class="lineNum">    4051 </span>            : {
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :   rtx reg = regno_reg_rtx[REGNO (SUBREG_REG (x))];</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :   return (GET_MODE_SIZE (GET_MODE (x)).is_constant (outer_size)</span>
<span class="lineNum">    4054 </span><span class="lineNoCov">          0 :           &amp;&amp; GET_MODE_SIZE (GET_MODE (reg)).is_constant (inner_size)</span>
<span class="lineNum">    4055 </span><span class="lineNoCov">          0 :           &amp;&amp; SUBREG_BYTE (x).is_constant (start));</span>
<span class="lineNum">    4056 </span>            : }
<span class="lineNum">    4057 </span>            : 
<span class="lineNum">    4058 </span>            : /* Init LIVE_SUBREGS[ALLOCNUM] and LIVE_SUBREGS_USED[ALLOCNUM] for
<a name="4059"><span class="lineNum">    4059 </span>            :    a register with SIZE bytes, making the register live if INIT_VALUE.  */</a>
<span class="lineNum">    4060 </span>            : static void
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 : init_live_subregs (bool init_value, sbitmap *live_subregs,</span>
<span class="lineNum">    4062 </span>            :                    bitmap live_subregs_used, int allocnum, int size)
<span class="lineNum">    4063 </span>            : {
<span class="lineNum">    4064 </span><span class="lineNoCov">          0 :   gcc_assert (size &gt; 0);</span>
<span class="lineNum">    4065 </span>            : 
<span class="lineNum">    4066 </span>            :   /* Been there, done that.  */
<span class="lineNum">    4067 </span><span class="lineNoCov">          0 :   if (bitmap_bit_p (live_subregs_used, allocnum))</span>
<span class="lineNum">    4068 </span>            :     return;
<span class="lineNum">    4069 </span>            : 
<span class="lineNum">    4070 </span>            :   /* Create a new one.  */
<span class="lineNum">    4071 </span><span class="lineNoCov">          0 :   if (live_subregs[allocnum] == NULL)</span>
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :     live_subregs[allocnum] = sbitmap_alloc (size);</span>
<span class="lineNum">    4073 </span>            : 
<span class="lineNum">    4074 </span>            :   /* If the entire reg was live before blasting into subregs, we need
<span class="lineNum">    4075 </span>            :      to init all of the subregs to ones else init to 0.  */
<span class="lineNum">    4076 </span><span class="lineNoCov">          0 :   if (init_value)</span>
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :     bitmap_ones (live_subregs[allocnum]);</span>
<span class="lineNum">    4078 </span>            :   else
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :     bitmap_clear (live_subregs[allocnum]);</span>
<span class="lineNum">    4080 </span>            : 
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :   bitmap_set_bit (live_subregs_used, allocnum);</span>
<span class="lineNum">    4082 </span>            : }
<span class="lineNum">    4083 </span>            : 
<span class="lineNum">    4084 </span>            : /* Walk the insns of the current function and build reload_insn_chain,
<a name="4085"><span class="lineNum">    4085 </span>            :    and record register life information.  */</a>
<span class="lineNum">    4086 </span>            : static void
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 : build_insn_chain (void)</span>
<span class="lineNum">    4088 </span>            : {
<span class="lineNum">    4089 </span><span class="lineNoCov">          0 :   unsigned int i;</span>
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :   struct insn_chain **p = &amp;reload_insn_chain;</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :   basic_block bb;</span>
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :   struct insn_chain *c = NULL;</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :   struct insn_chain *next = NULL;</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :   auto_bitmap live_relevant_regs;</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :   auto_bitmap elim_regset;</span>
<span class="lineNum">    4096 </span>            :   /* live_subregs is a vector used to keep accurate information about
<span class="lineNum">    4097 </span>            :      which hardregs are live in multiword pseudos.  live_subregs and
<span class="lineNum">    4098 </span>            :      live_subregs_used are indexed by pseudo number.  The live_subreg
<span class="lineNum">    4099 </span>            :      entry for a particular pseudo is only used if the corresponding
<span class="lineNum">    4100 </span>            :      element is non zero in live_subregs_used.  The sbitmap size of
<span class="lineNum">    4101 </span>            :      live_subreg[allocno] is number of bytes that the pseudo can
<span class="lineNum">    4102 </span>            :      occupy.  */
<span class="lineNum">    4103 </span><span class="lineNoCov">          0 :   sbitmap *live_subregs = XCNEWVEC (sbitmap, max_regno);</span>
<span class="lineNum">    4104 </span><span class="lineNoCov">          0 :   auto_bitmap live_subregs_used;</span>
<span class="lineNum">    4105 </span>            : 
<span class="lineNum">    4106 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    4107 </span><span class="lineNoCov">          0 :     if (TEST_HARD_REG_BIT (eliminable_regset, i))</span>
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :       bitmap_set_bit (elim_regset, i);</span>
<span class="lineNum">    4109 </span><span class="lineNoCov">          0 :   FOR_EACH_BB_REVERSE_FN (bb, cfun)</span>
<span class="lineNum">    4110 </span>            :     {
<span class="lineNum">    4111 </span><span class="lineNoCov">          0 :       bitmap_iterator bi;</span>
<span class="lineNum">    4112 </span><span class="lineNoCov">          0 :       rtx_insn *insn;</span>
<span class="lineNum">    4113 </span>            : 
<span class="lineNum">    4114 </span><span class="lineNoCov">          0 :       CLEAR_REG_SET (live_relevant_regs);</span>
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :       bitmap_clear (live_subregs_used);</span>
<span class="lineNum">    4116 </span>            : 
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :       EXECUTE_IF_SET_IN_BITMAP (df_get_live_out (bb), 0, i, bi)</span>
<span class="lineNum">    4118 </span>            :         {
<span class="lineNum">    4119 </span><span class="lineNoCov">          0 :           if (i &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4120 </span>            :             break;
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :           bitmap_set_bit (live_relevant_regs, i);</span>
<span class="lineNum">    4122 </span>            :         }
<span class="lineNum">    4123 </span>            : 
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :       EXECUTE_IF_SET_IN_BITMAP (df_get_live_out (bb),</span>
<span class="lineNum">    4125 </span>            :                                 FIRST_PSEUDO_REGISTER, i, bi)
<span class="lineNum">    4126 </span>            :         {
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :           if (pseudo_for_reload_consideration_p (i))</span>
<span class="lineNum">    4128 </span><span class="lineNoCov">          0 :             bitmap_set_bit (live_relevant_regs, i);</span>
<span class="lineNum">    4129 </span>            :         }
<span class="lineNum">    4130 </span>            : 
<span class="lineNum">    4131 </span><span class="lineNoCov">          0 :       FOR_BB_INSNS_REVERSE (bb, insn)</span>
<span class="lineNum">    4132 </span>            :         {
<span class="lineNum">    4133 </span><span class="lineNoCov">          0 :           if (!NOTE_P (insn) &amp;&amp; !BARRIER_P (insn))</span>
<span class="lineNum">    4134 </span>            :             {
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :               struct df_insn_info *insn_info = DF_INSN_INFO_GET (insn);</span>
<span class="lineNum">    4136 </span><span class="lineNoCov">          0 :               df_ref def, use;</span>
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :               c = new_insn_chain ();</span>
<span class="lineNum">    4139 </span><span class="lineNoCov">          0 :               c-&gt;next = next;</span>
<span class="lineNum">    4140 </span><span class="lineNoCov">          0 :               next = c;</span>
<span class="lineNum">    4141 </span><span class="lineNoCov">          0 :               *p = c;</span>
<span class="lineNum">    4142 </span><span class="lineNoCov">          0 :               p = &amp;c-&gt;prev;</span>
<span class="lineNum">    4143 </span>            : 
<span class="lineNum">    4144 </span><span class="lineNoCov">          0 :               c-&gt;insn = insn;</span>
<span class="lineNum">    4145 </span><span class="lineNoCov">          0 :               c-&gt;block = bb-&gt;index;</span>
<span class="lineNum">    4146 </span>            : 
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :               if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4148 </span><span class="lineNoCov">          0 :                 FOR_EACH_INSN_INFO_DEF (def, insn_info)</span>
<span class="lineNum">    4149 </span>            :                   {
<span class="lineNum">    4150 </span><span class="lineNoCov">          0 :                     unsigned int regno = DF_REF_REGNO (def);</span>
<span class="lineNum">    4151 </span>            : 
<span class="lineNum">    4152 </span>            :                     /* Ignore may clobbers because these are generated
<span class="lineNum">    4153 </span>            :                        from calls. However, every other kind of def is
<span class="lineNum">    4154 </span>            :                        added to dead_or_set.  */
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :                     if (!DF_REF_FLAGS_IS_SET (def, DF_REF_MAY_CLOBBER))</span>
<span class="lineNum">    4156 </span>            :                       {
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :                         if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4158 </span>            :                           {
<span class="lineNum">    4159 </span><span class="lineNoCov">          0 :                             if (!fixed_regs[regno])</span>
<span class="lineNum">    4160 </span><span class="lineNoCov">          0 :                               bitmap_set_bit (&amp;c-&gt;dead_or_set, regno);</span>
<span class="lineNum">    4161 </span>            :                           }
<span class="lineNum">    4162 </span><span class="lineNoCov">          0 :                         else if (pseudo_for_reload_consideration_p (regno))</span>
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :                           bitmap_set_bit (&amp;c-&gt;dead_or_set, regno);</span>
<span class="lineNum">    4164 </span>            :                       }
<span class="lineNum">    4165 </span>            : 
<span class="lineNum">    4166 </span><span class="lineNoCov">          0 :                     if ((regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    4167 </span><span class="lineNoCov">          0 :                          || reg_renumber[regno] &gt;= 0</span>
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :                          || ira_conflicts_p)</span>
<span class="lineNum">    4169 </span><span class="lineNoCov">          0 :                         &amp;&amp; (!DF_REF_FLAGS_IS_SET (def, DF_REF_CONDITIONAL)))</span>
<span class="lineNum">    4170 </span>            :                       {
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :                         rtx reg = DF_REF_REG (def);</span>
<span class="lineNum">    4172 </span><span class="lineNoCov">          0 :                         HOST_WIDE_INT outer_size, inner_size, start;</span>
<span class="lineNum">    4173 </span>            : 
<span class="lineNum">    4174 </span>            :                         /* We can usually track the liveness of individual
<span class="lineNum">    4175 </span>            :                            bytes within a subreg.  The only exceptions are
<span class="lineNum">    4176 </span>            :                            subregs wrapped in ZERO_EXTRACTs and subregs whose
<span class="lineNum">    4177 </span>            :                            size is not known; in those cases we need to be
<span class="lineNum">    4178 </span>            :                            conservative and treat the definition as a partial
<span class="lineNum">    4179 </span>            :                            definition of the full register rather than a full
<span class="lineNum">    4180 </span>            :                            definition of a specific part of the register.  */
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :                         if (GET_CODE (reg) == SUBREG</span>
<span class="lineNum">    4182 </span><span class="lineNoCov">          0 :                             &amp;&amp; !DF_REF_FLAGS_IS_SET (def, DF_REF_ZERO_EXTRACT)</span>
<span class="lineNum">    4183 </span><span class="lineNoCov">          0 :                             &amp;&amp; get_subreg_tracking_sizes (reg, &amp;outer_size,</span>
<span class="lineNum">    4184 </span>            :                                                           &amp;inner_size, &amp;start))
<span class="lineNum">    4185 </span>            :                           {
<span class="lineNum">    4186 </span><span class="lineNoCov">          0 :                             HOST_WIDE_INT last = start + outer_size;</span>
<span class="lineNum">    4187 </span>            : 
<span class="lineNum">    4188 </span><span class="lineNoCov">          0 :                             init_live_subregs</span>
<span class="lineNum">    4189 </span><span class="lineNoCov">          0 :                               (bitmap_bit_p (live_relevant_regs, regno),</span>
<span class="lineNum">    4190 </span>            :                                live_subregs, live_subregs_used, regno,
<span class="lineNum">    4191 </span>            :                                inner_size);
<span class="lineNum">    4192 </span>            : 
<span class="lineNum">    4193 </span><span class="lineNoCov">          0 :                             if (!DF_REF_FLAGS_IS_SET</span>
<span class="lineNum">    4194 </span>            :                                 (def, DF_REF_STRICT_LOW_PART))
<span class="lineNum">    4195 </span>            :                               {
<span class="lineNum">    4196 </span>            :                                 /* Expand the range to cover entire words.
<span class="lineNum">    4197 </span>            :                                    Bytes added here are &quot;don't care&quot;.  */
<span class="lineNum">    4198 </span><span class="lineNoCov">          0 :                                 start</span>
<span class="lineNum">    4199 </span><span class="lineNoCov">          0 :                                   = start / UNITS_PER_WORD * UNITS_PER_WORD;</span>
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :                                 last = ((last + UNITS_PER_WORD - 1)</span>
<span class="lineNum">    4201 </span><span class="lineNoCov">          0 :                                         / UNITS_PER_WORD * UNITS_PER_WORD);</span>
<span class="lineNum">    4202 </span>            :                               }
<span class="lineNum">    4203 </span>            : 
<span class="lineNum">    4204 </span>            :                             /* Ignore the paradoxical bits.  */
<span class="lineNum">    4205 </span><span class="lineNoCov">          0 :                             if (last &gt; SBITMAP_SIZE (live_subregs[regno]))</span>
<span class="lineNum">    4206 </span><span class="lineNoCov">          0 :                               last = SBITMAP_SIZE (live_subregs[regno]);</span>
<span class="lineNum">    4207 </span>            : 
<span class="lineNum">    4208 </span><span class="lineNoCov">          0 :                             while (start &lt; last)</span>
<span class="lineNum">    4209 </span>            :                               {
<span class="lineNum">    4210 </span><span class="lineNoCov">          0 :                                 bitmap_clear_bit (live_subregs[regno], start);</span>
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :                                 start++;</span>
<span class="lineNum">    4212 </span>            :                               }
<span class="lineNum">    4213 </span>            : 
<span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                             if (bitmap_empty_p (live_subregs[regno]))</span>
<span class="lineNum">    4215 </span>            :                               {
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                                 bitmap_clear_bit (live_subregs_used, regno);</span>
<span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                                 bitmap_clear_bit (live_relevant_regs, regno);</span>
<span class="lineNum">    4218 </span>            :                               }
<span class="lineNum">    4219 </span>            :                             else
<span class="lineNum">    4220 </span>            :                               /* Set live_relevant_regs here because
<span class="lineNum">    4221 </span>            :                                  that bit has to be true to get us to
<span class="lineNum">    4222 </span>            :                                  look at the live_subregs fields.  */
<span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                               bitmap_set_bit (live_relevant_regs, regno);</span>
<span class="lineNum">    4224 </span>            :                           }
<span class="lineNum">    4225 </span>            :                         else
<span class="lineNum">    4226 </span>            :                           {
<span class="lineNum">    4227 </span>            :                             /* DF_REF_PARTIAL is generated for
<span class="lineNum">    4228 </span>            :                                subregs, STRICT_LOW_PART, and
<span class="lineNum">    4229 </span>            :                                ZERO_EXTRACT.  We handle the subreg
<span class="lineNum">    4230 </span>            :                                case above so here we have to keep from
<span class="lineNum">    4231 </span>            :                                modeling the def as a killing def.  */
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :                             if (!DF_REF_FLAGS_IS_SET (def, DF_REF_PARTIAL))</span>
<span class="lineNum">    4233 </span>            :                               {
<span class="lineNum">    4234 </span><span class="lineNoCov">          0 :                                 bitmap_clear_bit (live_subregs_used, regno);</span>
<span class="lineNum">    4235 </span><span class="lineNoCov">          0 :                                 bitmap_clear_bit (live_relevant_regs, regno);</span>
<span class="lineNum">    4236 </span>            :                               }
<span class="lineNum">    4237 </span>            :                           }
<span class="lineNum">    4238 </span>            :                       }
<span class="lineNum">    4239 </span>            :                   }
<span class="lineNum">    4240 </span>            : 
<span class="lineNum">    4241 </span><span class="lineNoCov">          0 :               bitmap_and_compl_into (live_relevant_regs, elim_regset);</span>
<span class="lineNum">    4242 </span><span class="lineNoCov">          0 :               bitmap_copy (&amp;c-&gt;live_throughout, live_relevant_regs);</span>
<span class="lineNum">    4243 </span>            : 
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :               if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4245 </span><span class="lineNoCov">          0 :                 FOR_EACH_INSN_INFO_USE (use, insn_info)</span>
<span class="lineNum">    4246 </span>            :                   {
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                     unsigned int regno = DF_REF_REGNO (use);</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                     rtx reg = DF_REF_REG (use);</span>
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span>            :                     /* DF_REF_READ_WRITE on a use means that this use
<span class="lineNum">    4251 </span>            :                        is fabricated from a def that is a partial set
<span class="lineNum">    4252 </span>            :                        to a multiword reg.  Here, we only model the
<span class="lineNum">    4253 </span>            :                        subreg case that is not wrapped in ZERO_EXTRACT
<span class="lineNum">    4254 </span>            :                        precisely so we do not need to look at the
<span class="lineNum">    4255 </span>            :                        fabricated use.  */
<span class="lineNum">    4256 </span><span class="lineNoCov">          0 :                     if (DF_REF_FLAGS_IS_SET (use, DF_REF_READ_WRITE)</span>
<span class="lineNum">    4257 </span>            :                         &amp;&amp; !DF_REF_FLAGS_IS_SET (use, DF_REF_ZERO_EXTRACT)
<span class="lineNum">    4258 </span><span class="lineNoCov">          0 :                         &amp;&amp; DF_REF_FLAGS_IS_SET (use, DF_REF_SUBREG))</span>
<span class="lineNum">    4259 </span>            :                       continue;
<span class="lineNum">    4260 </span>            : 
<span class="lineNum">    4261 </span>            :                     /* Add the last use of each var to dead_or_set.  */
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :                     if (!bitmap_bit_p (live_relevant_regs, regno))</span>
<span class="lineNum">    4263 </span>            :                       {
<span class="lineNum">    4264 </span><span class="lineNoCov">          0 :                         if (regno &lt; FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    4265 </span>            :                           {
<span class="lineNum">    4266 </span><span class="lineNoCov">          0 :                             if (!fixed_regs[regno])</span>
<span class="lineNum">    4267 </span><span class="lineNoCov">          0 :                               bitmap_set_bit (&amp;c-&gt;dead_or_set, regno);</span>
<span class="lineNum">    4268 </span>            :                           }
<span class="lineNum">    4269 </span><span class="lineNoCov">          0 :                         else if (pseudo_for_reload_consideration_p (regno))</span>
<span class="lineNum">    4270 </span><span class="lineNoCov">          0 :                           bitmap_set_bit (&amp;c-&gt;dead_or_set, regno);</span>
<span class="lineNum">    4271 </span>            :                       }
<span class="lineNum">    4272 </span>            : 
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :                     if (regno &lt; FIRST_PSEUDO_REGISTER</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :                         || pseudo_for_reload_consideration_p (regno))</span>
<span class="lineNum">    4275 </span>            :                       {
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :                         HOST_WIDE_INT outer_size, inner_size, start;</span>
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :                         if (GET_CODE (reg) == SUBREG</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :                             &amp;&amp; !DF_REF_FLAGS_IS_SET (use,</span>
<span class="lineNum">    4279 </span>            :                                                      DF_REF_SIGN_EXTRACT
<span class="lineNum">    4280 </span>            :                                                      | DF_REF_ZERO_EXTRACT)
<span class="lineNum">    4281 </span><span class="lineNoCov">          0 :                             &amp;&amp; get_subreg_tracking_sizes (reg, &amp;outer_size,</span>
<span class="lineNum">    4282 </span>            :                                                           &amp;inner_size, &amp;start))
<span class="lineNum">    4283 </span>            :                           {
<span class="lineNum">    4284 </span><span class="lineNoCov">          0 :                             HOST_WIDE_INT last = start + outer_size;</span>
<span class="lineNum">    4285 </span>            : 
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :                             init_live_subregs</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :                               (bitmap_bit_p (live_relevant_regs, regno),</span>
<span class="lineNum">    4288 </span>            :                                live_subregs, live_subregs_used, regno,
<span class="lineNum">    4289 </span>            :                                inner_size);
<span class="lineNum">    4290 </span>            : 
<span class="lineNum">    4291 </span>            :                             /* Ignore the paradoxical bits.  */
<span class="lineNum">    4292 </span><span class="lineNoCov">          0 :                             if (last &gt; SBITMAP_SIZE (live_subregs[regno]))</span>
<span class="lineNum">    4293 </span><span class="lineNoCov">          0 :                               last = SBITMAP_SIZE (live_subregs[regno]);</span>
<span class="lineNum">    4294 </span>            : 
<span class="lineNum">    4295 </span><span class="lineNoCov">          0 :                             while (start &lt; last)</span>
<span class="lineNum">    4296 </span>            :                               {
<span class="lineNum">    4297 </span><span class="lineNoCov">          0 :                                 bitmap_set_bit (live_subregs[regno], start);</span>
<span class="lineNum">    4298 </span><span class="lineNoCov">          0 :                                 start++;</span>
<span class="lineNum">    4299 </span>            :                               }
<span class="lineNum">    4300 </span>            :                           }
<span class="lineNum">    4301 </span>            :                         else
<span class="lineNum">    4302 </span>            :                           /* Resetting the live_subregs_used is
<span class="lineNum">    4303 </span>            :                              effectively saying do not use the subregs
<span class="lineNum">    4304 </span>            :                              because we are reading the whole
<span class="lineNum">    4305 </span>            :                              pseudo.  */
<span class="lineNum">    4306 </span><span class="lineNoCov">          0 :                           bitmap_clear_bit (live_subregs_used, regno);</span>
<span class="lineNum">    4307 </span><span class="lineNoCov">          0 :                         bitmap_set_bit (live_relevant_regs, regno);</span>
<span class="lineNum">    4308 </span>            :                       }
<span class="lineNum">    4309 </span>            :                   }
<span class="lineNum">    4310 </span>            :             }
<span class="lineNum">    4311 </span>            :         }
<span class="lineNum">    4312 </span>            : 
<span class="lineNum">    4313 </span>            :       /* FIXME!! The following code is a disaster.  Reload needs to see the
<span class="lineNum">    4314 </span>            :          labels and jump tables that are just hanging out in between
<span class="lineNum">    4315 </span>            :          the basic blocks.  See pr33676.  */
<span class="lineNum">    4316 </span><span class="lineNoCov">          0 :       insn = BB_HEAD (bb);</span>
<span class="lineNum">    4317 </span>            : 
<span class="lineNum">    4318 </span>            :       /* Skip over the barriers and cruft.  */
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 :       while (insn &amp;&amp; (BARRIER_P (insn) || NOTE_P (insn)</span>
<span class="lineNum">    4320 </span><span class="lineNoCov">          0 :                       || BLOCK_FOR_INSN (insn) == bb))</span>
<span class="lineNum">    4321 </span><span class="lineNoCov">          0 :         insn = PREV_INSN (insn);</span>
<span class="lineNum">    4322 </span>            : 
<span class="lineNum">    4323 </span>            :       /* While we add anything except barriers and notes, the focus is
<span class="lineNum">    4324 </span>            :          to get the labels and jump tables into the
<span class="lineNum">    4325 </span>            :          reload_insn_chain.  */
<span class="lineNum">    4326 </span><span class="lineNoCov">          0 :       while (insn)</span>
<span class="lineNum">    4327 </span>            :         {
<span class="lineNum">    4328 </span><span class="lineNoCov">          0 :           if (!NOTE_P (insn) &amp;&amp; !BARRIER_P (insn))</span>
<span class="lineNum">    4329 </span>            :             {
<span class="lineNum">    4330 </span><span class="lineNoCov">          0 :               if (BLOCK_FOR_INSN (insn))</span>
<span class="lineNum">    4331 </span>            :                 break;
<span class="lineNum">    4332 </span>            : 
<span class="lineNum">    4333 </span><span class="lineNoCov">          0 :               c = new_insn_chain ();</span>
<span class="lineNum">    4334 </span><span class="lineNoCov">          0 :               c-&gt;next = next;</span>
<span class="lineNum">    4335 </span><span class="lineNoCov">          0 :               next = c;</span>
<span class="lineNum">    4336 </span><span class="lineNoCov">          0 :               *p = c;</span>
<span class="lineNum">    4337 </span><span class="lineNoCov">          0 :               p = &amp;c-&gt;prev;</span>
<span class="lineNum">    4338 </span>            : 
<span class="lineNum">    4339 </span>            :               /* The block makes no sense here, but it is what the old
<span class="lineNum">    4340 </span>            :                  code did.  */
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :               c-&gt;block = bb-&gt;index;</span>
<span class="lineNum">    4342 </span><span class="lineNoCov">          0 :               c-&gt;insn = insn;</span>
<span class="lineNum">    4343 </span><span class="lineNoCov">          0 :               bitmap_copy (&amp;c-&gt;live_throughout, live_relevant_regs);</span>
<span class="lineNum">    4344 </span>            :             }
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :           insn = PREV_INSN (insn);</span>
<span class="lineNum">    4346 </span>            :         }
<span class="lineNum">    4347 </span>            :     }
<span class="lineNum">    4348 </span>            : 
<span class="lineNum">    4349 </span><span class="lineNoCov">          0 :   reload_insn_chain = c;</span>
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 :   *p = NULL;</span>
<span class="lineNum">    4351 </span>            : 
<span class="lineNum">    4352 </span><span class="lineNoCov">          0 :   for (i = 0; i &lt; (unsigned int) max_regno; i++)</span>
<span class="lineNum">    4353 </span><span class="lineNoCov">          0 :     if (live_subregs[i] != NULL)</span>
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :       sbitmap_free (live_subregs[i]);</span>
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :   free (live_subregs);</span>
<span class="lineNum">    4356 </span>            : 
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :   if (dump_file)</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :     print_insn_chains (dump_file);</span>
<span class="lineNum">    4359 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4360 </span>            :  
<span class="lineNum">    4361 </span>            : /* Examine the rtx found in *LOC, which is read or written to as determined
<span class="lineNum">    4362 </span>            :    by TYPE.  Return false if we find a reason why an insn containing this
<span class="lineNum">    4363 </span>            :    rtx should not be moved (such as accesses to non-constant memory), true
<a name="4364"><span class="lineNum">    4364 </span>            :    otherwise.  */</a>
<span class="lineNum">    4365 </span>            : static bool
<span class="lineNum">    4366 </span><span class="lineCov">    3494252 : rtx_moveable_p (rtx *loc, enum op_type type)</span>
<span class="lineNum">    4367 </span>            : {
<span class="lineNum">    4368 </span><span class="lineCov">    3504107 :   const char *fmt;</span>
<span class="lineNum">    4369 </span><span class="lineCov">    3504107 :   rtx x = *loc;</span>
<span class="lineNum">    4370 </span><span class="lineCov">    3504107 :   enum rtx_code code = GET_CODE (x);</span>
<span class="lineNum">    4371 </span><span class="lineCov">    3504107 :   int i, j;</span>
<span class="lineNum">    4372 </span>            : 
<span class="lineNum">    4373 </span><span class="lineCov">    3504107 :   code = GET_CODE (x);</span>
<span class="lineNum">    4374 </span><span class="lineCov">    3504107 :   switch (code)</span>
<span class="lineNum">    4375 </span>            :     {
<span class="lineNum">    4376 </span>            :     case CONST:
<span class="lineNum">    4377 </span>            :     CASE_CONST_ANY:
<span class="lineNum">    4378 </span>            :     case SYMBOL_REF:
<span class="lineNum">    4379 </span>            :     case LABEL_REF:
<span class="lineNum">    4380 </span>            :       return true;
<span class="lineNum">    4381 </span>            : 
<span class="lineNum">    4382 </span><span class="lineNoCov">          0 :     case PC:</span>
<span class="lineNum">    4383 </span><span class="lineNoCov">          0 :       return type == OP_IN;</span>
<span class="lineNum">    4384 </span>            : 
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :     case CC0:</span>
<span class="lineNum">    4386 </span><span class="lineNoCov">          0 :       return false;</span>
<span class="lineNum">    4387 </span>            : 
<span class="lineNum">    4388 </span><span class="lineCov">    1189367 :     case REG:</span>
<span class="lineNum">    4389 </span><span class="lineCov">    1189367 :       if (x == frame_pointer_rtx)</span>
<span class="lineNum">    4390 </span>            :         return true;
<span class="lineNum">    4391 </span><span class="lineCov">    2377996 :       if (HARD_REGISTER_P (x))</span>
<span class="lineNum">    4392 </span><span class="lineCov">     544110 :         return false;</span>
<span class="lineNum">    4393 </span>            :       
<span class="lineNum">    4394 </span>            :       return true;
<span class="lineNum">    4395 </span>            : 
<span class="lineNum">    4396 </span><span class="lineCov">     375200 :     case MEM:</span>
<span class="lineNum">    4397 </span><span class="lineCov">     375200 :       if (type == OP_IN &amp;&amp; MEM_READONLY_P (x))</span>
<span class="lineNum">    4398 </span><span class="lineCov">       9634 :         return rtx_moveable_p (&amp;XEXP (x, 0), OP_IN);</span>
<span class="lineNum">    4399 </span>            :       return false;
<span class="lineNum">    4400 </span>            : 
<span class="lineNum">    4401 </span><span class="lineCov">    1181313 :     case SET:</span>
<span class="lineNum">    4402 </span><span class="lineCov">    1181313 :       return (rtx_moveable_p (&amp;SET_SRC (x), OP_IN)</span>
<span class="lineNum">    4403 </span><span class="lineCov">    1181313 :               &amp;&amp; rtx_moveable_p (&amp;SET_DEST (x), OP_OUT));</span>
<span class="lineNum">    4404 </span>            : 
<span class="lineNum">    4405 </span><span class="lineCov">         79 :     case STRICT_LOW_PART:</span>
<span class="lineNum">    4406 </span><span class="lineCov">         79 :       return rtx_moveable_p (&amp;XEXP (x, 0), OP_OUT);</span>
<span class="lineNum">    4407 </span>            : 
<span class="lineNum">    4408 </span><span class="lineCov">        143 :     case ZERO_EXTRACT:</span>
<span class="lineNum">    4409 </span><span class="lineCov">        143 :     case SIGN_EXTRACT:</span>
<span class="lineNum">    4410 </span><span class="lineCov">        143 :       return (rtx_moveable_p (&amp;XEXP (x, 0), type)</span>
<span class="lineNum">    4411 </span><span class="lineCov">        143 :               &amp;&amp; rtx_moveable_p (&amp;XEXP (x, 1), OP_IN)</span>
<span class="lineNum">    4412 </span><span class="lineCov">        286 :               &amp;&amp; rtx_moveable_p (&amp;XEXP (x, 2), OP_IN));</span>
<span class="lineNum">    4413 </span>            : 
<span class="lineNum">    4414 </span><span class="lineCov">        142 :     case CLOBBER:</span>
<span class="lineNum">    4415 </span><span class="lineCov">        142 :     case CLOBBER_HIGH:</span>
<span class="lineNum">    4416 </span><span class="lineCov">        142 :       return rtx_moveable_p (&amp;SET_DEST (x), OP_OUT);</span>
<span class="lineNum">    4417 </span>            : 
<span class="lineNum">    4418 </span><span class="lineCov">       5295 :     case UNSPEC_VOLATILE:</span>
<span class="lineNum">    4419 </span>            :       /* It is a bad idea to consider insns with such rtl
<span class="lineNum">    4420 </span>            :          as moveable ones.  The insn scheduler also considers them as barrier
<span class="lineNum">    4421 </span>            :          for a reason.  */
<span class="lineNum">    4422 </span><span class="lineCov">       5295 :       return false;</span>
<span class="lineNum">    4423 </span>            : 
<span class="lineNum">    4424 </span><span class="lineNoCov">          0 :     case ASM_OPERANDS:</span>
<span class="lineNum">    4425 </span>            :       /* The same is true for volatile asm: it has unknown side effects, it
<span class="lineNum">    4426 </span>            :          cannot be moved at will.  */
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :       if (MEM_VOLATILE_P (x))</span>
<span class="lineNum">    4428 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">    4429 </span>            : 
<span class="lineNum">    4430 </span><span class="lineCov">     489090 :     default:</span>
<span class="lineNum">    4431 </span><span class="lineCov">     489090 :       break;</span>
<span class="lineNum">    4432 </span>            :     }
<span class="lineNum">    4433 </span>            : 
<span class="lineNum">    4434 </span><span class="lineCov">     489090 :   fmt = GET_RTX_FORMAT (code);</span>
<span class="lineNum">    4435 </span><span class="lineCov">    1258282 :   for (i = GET_RTX_LENGTH (code) - 1; i &gt;= 0; i--)</span>
<span class="lineNum">    4436 </span>            :     {
<span class="lineNum">    4437 </span><span class="lineCov">     834039 :       if (fmt[i] == 'e')</span>
<span class="lineNum">    4438 </span>            :         {
<span class="lineNum">    4439 </span><span class="lineCov">     654131 :           if (!rtx_moveable_p (&amp;XEXP (x, i), type))</span>
<span class="lineNum">    4440 </span>            :             return false;
<span class="lineNum">    4441 </span>            :         }
<span class="lineNum">    4442 </span><span class="lineCov">     179908 :       else if (fmt[i] == 'E')</span>
<span class="lineNum">    4443 </span><span class="lineCov">     275704 :         for (j = XVECLEN (x, i) - 1; j &gt;= 0; j--)</span>
<span class="lineNum">    4444 </span>            :           {
<span class="lineNum">    4445 </span><span class="lineCov">     198607 :             if (!rtx_moveable_p (&amp;XVECEXP (x, i, j), type))</span>
<span class="lineNum">    4446 </span>            :               return false;
<span class="lineNum">    4447 </span>            :           }
<span class="lineNum">    4448 </span>            :     }
<span class="lineNum">    4449 </span>            :   return true;
<span class="lineNum">    4450 </span>            : }
<span class="lineNum">    4451 </span>            : 
<span class="lineNum">    4452 </span>            : /* A wrapper around dominated_by_p, which uses the information in UID_LUID
<a name="4453"><span class="lineNum">    4453 </span>            :    to give dominance relationships between two insns I1 and I2.  */</a>
<span class="lineNum">    4454 </span>            : static bool
<span class="lineNum">    4455 </span><span class="lineCov">   11071556 : insn_dominated_by_p (rtx i1, rtx i2, int *uid_luid)</span>
<span class="lineNum">    4456 </span>            : {
<span class="lineNum">    4457 </span><span class="lineCov">   11071556 :   basic_block bb1 = BLOCK_FOR_INSN (i1);</span>
<span class="lineNum">    4458 </span><span class="lineCov">   11071556 :   basic_block bb2 = BLOCK_FOR_INSN (i2);</span>
<span class="lineNum">    4459 </span>            : 
<span class="lineNum">    4460 </span><span class="lineCov">   11071556 :   if (bb1 == bb2)</span>
<span class="lineNum">    4461 </span><span class="lineCov">    5724452 :     return uid_luid[INSN_UID (i2)] &lt; uid_luid[INSN_UID (i1)];</span>
<span class="lineNum">    4462 </span><span class="lineCov">    5347104 :   return dominated_by_p (CDI_DOMINATORS, bb1, bb2);</span>
<span class="lineNum">    4463 </span>            : }
<span class="lineNum">    4464 </span>            : 
<span class="lineNum">    4465 </span>            : /* Record the range of register numbers added by find_moveable_pseudos.  */
<span class="lineNum">    4466 </span>            : int first_moveable_pseudo, last_moveable_pseudo;
<span class="lineNum">    4467 </span>            : 
<span class="lineNum">    4468 </span>            : /* These two vectors hold data for every register added by
<span class="lineNum">    4469 </span>            :    find_movable_pseudos, with index 0 holding data for the
<span class="lineNum">    4470 </span>            :    first_moveable_pseudo.  */
<span class="lineNum">    4471 </span>            : /* The original home register.  */
<span class="lineNum">    4472 </span>            : static vec&lt;rtx&gt; pseudo_replaced_reg;
<span class="lineNum">    4473 </span>            : 
<span class="lineNum">    4474 </span>            : /* Look for instances where we have an instruction that is known to increase
<span class="lineNum">    4475 </span>            :    register pressure, and whose result is not used immediately.  If it is
<span class="lineNum">    4476 </span>            :    possible to move the instruction downwards to just before its first use,
<span class="lineNum">    4477 </span>            :    split its lifetime into two ranges.  We create a new pseudo to compute the
<span class="lineNum">    4478 </span>            :    value, and emit a move instruction just before the first use.  If, after
<span class="lineNum">    4479 </span>            :    register allocation, the new pseudo remains unallocated, the function
<span class="lineNum">    4480 </span>            :    move_unallocated_pseudos then deletes the move instruction and places
<span class="lineNum">    4481 </span>            :    the computation just before the first use.
<span class="lineNum">    4482 </span>            : 
<span class="lineNum">    4483 </span>            :    Such a move is safe and profitable if all the input registers remain live
<span class="lineNum">    4484 </span>            :    and unchanged between the original computation and its first use.  In such
<span class="lineNum">    4485 </span>            :    a situation, the computation is known to increase register pressure, and
<span class="lineNum">    4486 </span>            :    moving it is known to at least not worsen it.
<span class="lineNum">    4487 </span>            : 
<span class="lineNum">    4488 </span>            :    We restrict moves to only those cases where a register remains unallocated,
<span class="lineNum">    4489 </span>            :    in order to avoid interfering too much with the instruction schedule.  As
<span class="lineNum">    4490 </span>            :    an exception, we may move insns which only modify their input register
<span class="lineNum">    4491 </span>            :    (typically induction variables), as this increases the freedom for our
<span class="lineNum">    4492 </span>            :    intended transformation, and does not limit the second instruction
<span class="lineNum">    4493 </span>            :    scheduler pass.  */
<a name="4494"><span class="lineNum">    4494 </span>            :    </a>
<span class="lineNum">    4495 </span>            : static void
<span class="lineNum">    4496 </span><span class="lineCov">     622498 : find_moveable_pseudos (void)</span>
<span class="lineNum">    4497 </span>            : {
<span class="lineNum">    4498 </span><span class="lineCov">     622498 :   unsigned i;</span>
<span class="lineNum">    4499 </span><span class="lineCov">     622498 :   int max_regs = max_reg_num ();</span>
<span class="lineNum">    4500 </span><span class="lineCov">     622498 :   int max_uid = get_max_uid ();</span>
<span class="lineNum">    4501 </span><span class="lineCov">     622498 :   basic_block bb;</span>
<span class="lineNum">    4502 </span><span class="lineCov">     622498 :   int *uid_luid = XNEWVEC (int, max_uid);</span>
<span class="lineNum">    4503 </span><span class="lineCov">     622498 :   rtx_insn **closest_uses = XNEWVEC (rtx_insn *, max_regs);</span>
<span class="lineNum">    4504 </span>            :   /* A set of registers which are live but not modified throughout a block.  */
<span class="lineNum">    4505 </span><span class="lineCov">     622498 :   bitmap_head *bb_transp_live = XNEWVEC (bitmap_head,</span>
<span class="lineNum">    4506 </span>            :                                          last_basic_block_for_fn (cfun));
<span class="lineNum">    4507 </span>            :   /* A set of registers which only exist in a given basic block.  */
<span class="lineNum">    4508 </span><span class="lineCov">     622498 :   bitmap_head *bb_local = XNEWVEC (bitmap_head,</span>
<span class="lineNum">    4509 </span>            :                                    last_basic_block_for_fn (cfun));
<span class="lineNum">    4510 </span>            :   /* A set of registers which are set once, in an instruction that can be
<span class="lineNum">    4511 </span>            :      moved freely downwards, but are otherwise transparent to a block.  */
<span class="lineNum">    4512 </span><span class="lineCov">     622498 :   bitmap_head *bb_moveable_reg_sets = XNEWVEC (bitmap_head,</span>
<span class="lineNum">    4513 </span>            :                                                last_basic_block_for_fn (cfun));
<span class="lineNum">    4514 </span><span class="lineCov">    3734988 :   auto_bitmap live, used, set, interesting, unusable_as_input;</span>
<span class="lineNum">    4515 </span><span class="lineCov">     622498 :   bitmap_iterator bi;</span>
<span class="lineNum">    4516 </span>            : 
<span class="lineNum">    4517 </span><span class="lineCov">     622498 :   first_moveable_pseudo = max_regs;</span>
<span class="lineNum">    4518 </span><span class="lineCov">     622498 :   pseudo_replaced_reg.release ();</span>
<span class="lineNum">    4519 </span><span class="lineCov">     622498 :   pseudo_replaced_reg.safe_grow_cleared (max_regs);</span>
<span class="lineNum">    4520 </span>            : 
<span class="lineNum">    4521 </span><span class="lineCov">     622498 :   df_analyze ();</span>
<span class="lineNum">    4522 </span><span class="lineCov">     622498 :   calculate_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    4523 </span>            : 
<span class="lineNum">    4524 </span><span class="lineCov">     622498 :   i = 0;</span>
<span class="lineNum">    4525 </span><span class="lineCov">    6708794 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    4526 </span>            :     {
<span class="lineNum">    4527 </span><span class="lineCov">    6086296 :       rtx_insn *insn;</span>
<span class="lineNum">    4528 </span><span class="lineCov">    6086296 :       bitmap transp = bb_transp_live + bb-&gt;index;</span>
<span class="lineNum">    4529 </span><span class="lineCov">    6086296 :       bitmap moveable = bb_moveable_reg_sets + bb-&gt;index;</span>
<span class="lineNum">    4530 </span><span class="lineCov">    6086296 :       bitmap local = bb_local + bb-&gt;index;</span>
<span class="lineNum">    4531 </span>            : 
<span class="lineNum">    4532 </span><span class="lineCov">    6086296 :       bitmap_initialize (local, 0);</span>
<span class="lineNum">    4533 </span><span class="lineCov">    6086296 :       bitmap_initialize (transp, 0);</span>
<span class="lineNum">    4534 </span><span class="lineCov">    6086296 :       bitmap_initialize (moveable, 0);</span>
<span class="lineNum">    4535 </span><span class="lineCov">    6086296 :       bitmap_copy (live, df_get_live_out (bb));</span>
<span class="lineNum">    4536 </span><span class="lineCov">    6086296 :       bitmap_and_into (live, df_get_live_in (bb));</span>
<span class="lineNum">    4537 </span><span class="lineCov">   12172592 :       bitmap_copy (transp, live);</span>
<span class="lineNum">    4538 </span><span class="lineCov">    6086296 :       bitmap_clear (moveable);</span>
<span class="lineNum">    4539 </span><span class="lineCov">   12172592 :       bitmap_clear (live);</span>
<span class="lineNum">    4540 </span><span class="lineCov">   12172592 :       bitmap_clear (used);</span>
<span class="lineNum">    4541 </span><span class="lineCov">   12172592 :       bitmap_clear (set);</span>
<span class="lineNum">    4542 </span><span class="lineCov">  148549694 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    4543 </span><span class="lineCov">   71231699 :         if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4544 </span>            :           {
<span class="lineNum">    4545 </span><span class="lineCov">   33225152 :             df_insn_info *insn_info = DF_INSN_INFO_GET (insn);</span>
<span class="lineNum">    4546 </span><span class="lineCov">   33225152 :             df_ref def, use;</span>
<span class="lineNum">    4547 </span>            : 
<span class="lineNum">    4548 </span><span class="lineCov">   33225152 :             uid_luid[INSN_UID (insn)] = i++;</span>
<span class="lineNum">    4549 </span>            :             
<span class="lineNum">    4550 </span><span class="lineCov">   33225152 :             def = df_single_def (insn_info);</span>
<span class="lineNum">    4551 </span><span class="lineCov">   33225152 :             use = df_single_use (insn_info);</span>
<span class="lineNum">    4552 </span><span class="lineCov">   17874033 :             if (use</span>
<span class="lineNum">    4553 </span><span class="lineCov">   17874033 :                 &amp;&amp; def</span>
<span class="lineNum">    4554 </span><span class="lineCov">   10354475 :                 &amp;&amp; DF_REF_REGNO (use) == DF_REF_REGNO (def)</span>
<span class="lineNum">    4555 </span><span class="lineCov">    1032104 :                 &amp;&amp; !bitmap_bit_p (set, DF_REF_REGNO (use))</span>
<span class="lineNum">    4556 </span><span class="lineCov">      97314 :                 &amp;&amp; rtx_moveable_p (&amp;PATTERN (insn), OP_IN))</span>
<span class="lineNum">    4557 </span>            :               {
<span class="lineNum">    4558 </span><span class="lineCov">      16781 :                 unsigned regno = DF_REF_REGNO (use);</span>
<span class="lineNum">    4559 </span><span class="lineCov">      16781 :                 bitmap_set_bit (moveable, regno);</span>
<span class="lineNum">    4560 </span><span class="lineCov">      33562 :                 bitmap_set_bit (set, regno);</span>
<span class="lineNum">    4561 </span><span class="lineCov">      33562 :                 bitmap_set_bit (used, regno);</span>
<span class="lineNum">    4562 </span><span class="lineCov">      16781 :                 bitmap_clear_bit (transp, regno);</span>
<span class="lineNum">    4563 </span><span class="lineCov">      16781 :                 continue;</span>
<span class="lineNum">    4564 </span>            :               }
<span class="lineNum">    4565 </span><span class="lineCov">   74244319 :             FOR_EACH_INSN_INFO_USE (use, insn_info)</span>
<span class="lineNum">    4566 </span>            :               {
<span class="lineNum">    4567 </span><span class="lineCov">   41035948 :                 unsigned regno = DF_REF_REGNO (use);</span>
<span class="lineNum">    4568 </span><span class="lineCov">   82071896 :                 bitmap_set_bit (used, regno);</span>
<span class="lineNum">    4569 </span><span class="lineCov">   41035948 :                 if (bitmap_clear_bit (moveable, regno))</span>
<span class="lineNum">    4570 </span><span class="lineCov">      10222 :                   bitmap_clear_bit (transp, regno);</span>
<span class="lineNum">    4571 </span>            :               }
<span class="lineNum">    4572 </span>            : 
<span class="lineNum">    4573 </span><span class="lineCov">  252314320 :             FOR_EACH_INSN_INFO_DEF (def, insn_info)</span>
<span class="lineNum">    4574 </span>            :               {
<span class="lineNum">    4575 </span><span class="lineCov">  219105949 :                 unsigned regno = DF_REF_REGNO (def);</span>
<span class="lineNum">    4576 </span><span class="lineCov">  438211898 :                 bitmap_set_bit (set, regno);</span>
<span class="lineNum">    4577 </span><span class="lineCov">  219105949 :                 bitmap_clear_bit (transp, regno);</span>
<span class="lineNum">    4578 </span><span class="lineCov">  219105949 :                 bitmap_clear_bit (moveable, regno);</span>
<span class="lineNum">    4579 </span>            :               }
<span class="lineNum">    4580 </span>            :           }
<span class="lineNum">    4581 </span>            :     }
<span class="lineNum">    4582 </span>            : 
<span class="lineNum">    4583 </span><span class="lineCov">    6708794 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    4584 </span>            :     {
<span class="lineNum">    4585 </span><span class="lineCov">    6086296 :       bitmap local = bb_local + bb-&gt;index;</span>
<span class="lineNum">    4586 </span><span class="lineCov">    6086296 :       rtx_insn *insn;</span>
<span class="lineNum">    4587 </span>            : 
<span class="lineNum">    4588 </span><span class="lineCov">  148549694 :       FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    4589 </span><span class="lineCov">   71231699 :         if (NONDEBUG_INSN_P (insn))</span>
<span class="lineNum">    4590 </span>            :           {
<span class="lineNum">    4591 </span><span class="lineCov">   33225152 :             df_insn_info *insn_info = DF_INSN_INFO_GET (insn);</span>
<span class="lineNum">    4592 </span><span class="lineCov">   33225152 :             rtx_insn *def_insn;</span>
<span class="lineNum">    4593 </span><span class="lineCov">   33225152 :             rtx closest_use, note;</span>
<span class="lineNum">    4594 </span><span class="lineCov">   33225152 :             df_ref def, use;</span>
<span class="lineNum">    4595 </span><span class="lineCov">   33225152 :             unsigned regno;</span>
<span class="lineNum">    4596 </span><span class="lineCov">   33225152 :             bool all_dominated, all_local;</span>
<span class="lineNum">    4597 </span><span class="lineCov">   33225152 :             machine_mode mode;</span>
<span class="lineNum">    4598 </span>            : 
<span class="lineNum">    4599 </span><span class="lineCov">   33225152 :             def = df_single_def (insn_info);</span>
<span class="lineNum">    4600 </span>            :             /* There must be exactly one def in this insn.  */
<span class="lineNum">    4601 </span><span class="lineCov">   17341142 :             if (!def || !single_set (insn))</span>
<span class="lineNum">    4602 </span><span class="lineCov">   15906770 :               continue;</span>
<span class="lineNum">    4603 </span>            :             /* This must be the only definition of the reg.  We also limit
<span class="lineNum">    4604 </span>            :                which modes we deal with so that we can assume we can generate
<span class="lineNum">    4605 </span>            :                move instructions.  */
<span class="lineNum">    4606 </span><span class="lineCov">   17318382 :             regno = DF_REF_REGNO (def);</span>
<span class="lineNum">    4607 </span><span class="lineCov">   17318382 :             mode = GET_MODE (DF_REF_REG (def));</span>
<span class="lineNum">    4608 </span><span class="lineCov">   17318382 :             if (DF_REG_DEF_COUNT (regno) != 1</span>
<span class="lineNum">    4609 </span><span class="lineCov">    6029920 :                 || !DF_REF_INSN_INFO (def)</span>
<span class="lineNum">    4610 </span><span class="lineCov">    6029920 :                 || HARD_REGISTER_NUM_P (regno)</span>
<span class="lineNum">    4611 </span><span class="lineCov">    6010165 :                 || DF_REG_EQ_USE_COUNT (regno) &gt; 0</span>
<span class="lineNum">    4612 </span><span class="lineCov">    5708786 :                 || (!INTEGRAL_MODE_P (mode) &amp;&amp; !FLOAT_MODE_P (mode)))</span>
<span class="lineNum">    4613 </span>            :               continue;
<span class="lineNum">    4614 </span><span class="lineCov">    5708786 :             def_insn = DF_REF_INSN (def);</span>
<span class="lineNum">    4615 </span>            : 
<span class="lineNum">    4616 </span><span class="lineCov">    9429627 :             for (note = REG_NOTES (def_insn); note; note = XEXP (note, 1))</span>
<span class="lineNum">    4617 </span><span class="lineCov">    5061946 :               if (REG_NOTE_KIND (note) == REG_EQUIV &amp;&amp; MEM_P (XEXP (note, 0)))</span>
<span class="lineNum">    4618 </span>            :                 break;
<span class="lineNum">    4619 </span>            :                 
<span class="lineNum">    4620 </span><span class="lineCov">    5708786 :             if (note)</span>
<span class="lineNum">    4621 </span>            :               {
<span class="lineNum">    4622 </span><span class="lineCov">    1341105 :                 if (dump_file)</span>
<span class="lineNum">    4623 </span><span class="lineCov">         68 :                   fprintf (dump_file, &quot;Ignoring reg %d, has equiv memory\n&quot;,</span>
<span class="lineNum">    4624 </span>            :                            regno);
<span class="lineNum">    4625 </span><span class="lineCov">    1341105 :                 bitmap_set_bit (unusable_as_input, regno);</span>
<span class="lineNum">    4626 </span><span class="lineCov">    1341105 :                 continue;</span>
<span class="lineNum">    4627 </span>            :               }
<span class="lineNum">    4628 </span>            : 
<span class="lineNum">    4629 </span><span class="lineCov">    4367681 :             use = DF_REG_USE_CHAIN (regno);</span>
<span class="lineNum">    4630 </span><span class="lineCov">    4367681 :             all_dominated = true;</span>
<span class="lineNum">    4631 </span><span class="lineCov">    4367681 :             all_local = true;</span>
<span class="lineNum">    4632 </span><span class="lineCov">    4367681 :             closest_use = NULL_RTX;</span>
<span class="lineNum">    4633 </span><span class="lineCov">   13408805 :             for (; use; use = DF_REF_NEXT_REG (use))</span>
<span class="lineNum">    4634 </span>            :               {
<span class="lineNum">    4635 </span><span class="lineCov">    9041124 :                 rtx_insn *insn;</span>
<span class="lineNum">    4636 </span><span class="lineCov">    9041124 :                 if (!DF_REF_INSN_INFO (use))</span>
<span class="lineNum">    4637 </span>            :                   {
<span class="lineNum">    4638 </span>            :                     all_dominated = false;
<span class="lineNum">    4639 </span>            :                     all_local = false;
<span class="lineNum">    4640 </span>            :                     break;
<span class="lineNum">    4641 </span>            :                   }
<span class="lineNum">    4642 </span><span class="lineCov">    9041124 :                 insn = DF_REF_INSN (use);</span>
<span class="lineNum">    4643 </span><span class="lineCov">    9041124 :                 if (DEBUG_INSN_P (insn))</span>
<span class="lineNum">    4644 </span>            :                   continue;
<span class="lineNum">    4645 </span><span class="lineCov">   23396856 :                 if (BLOCK_FOR_INSN (insn) != BLOCK_FOR_INSN (def_insn))</span>
<span class="lineNum">    4646 </span><span class="lineCov">    3193891 :                   all_local = false;</span>
<span class="lineNum">    4647 </span><span class="lineCov">    7798952 :                 if (!insn_dominated_by_p (insn, def_insn, uid_luid))</span>
<span class="lineNum">    4648 </span><span class="lineCov">       3382 :                   all_dominated = false;</span>
<span class="lineNum">    4649 </span><span class="lineCov">    7798952 :                 if (closest_use != insn &amp;&amp; closest_use != const0_rtx)</span>
<span class="lineNum">    4650 </span>            :                   {
<span class="lineNum">    4651 </span><span class="lineCov">    6936669 :                     if (closest_use == NULL_RTX)</span>
<span class="lineNum">    4652 </span>            :                       closest_use = insn;
<span class="lineNum">    4653 </span><span class="lineCov">    2582990 :                     else if (insn_dominated_by_p (closest_use, insn, uid_luid))</span>
<span class="lineNum">    4654 </span>            :                       closest_use = insn;
<span class="lineNum">    4655 </span><span class="lineCov">     689614 :                     else if (!insn_dominated_by_p (insn, closest_use, uid_luid))</span>
<span class="lineNum">    4656 </span><span class="lineCov">     258844 :                       closest_use = const0_rtx;</span>
<span class="lineNum">    4657 </span>            :                   }
<span class="lineNum">    4658 </span>            :               }
<span class="lineNum">    4659 </span><span class="lineCov">    4367681 :             if (!all_dominated)</span>
<span class="lineNum">    4660 </span>            :               {
<span class="lineNum">    4661 </span><span class="lineCov">       2182 :                 if (dump_file)</span>
<span class="lineNum">    4662 </span><span class="lineNoCov">          0 :                   fprintf (dump_file, &quot;Reg %d not all uses dominated by set\n&quot;,</span>
<span class="lineNum">    4663 </span>            :                            regno);
<span class="lineNum">    4664 </span><span class="lineCov">       2182 :                 continue;</span>
<span class="lineNum">    4665 </span>            :               }
<span class="lineNum">    4666 </span><span class="lineCov">    4365499 :             if (all_local)</span>
<span class="lineNum">    4667 </span><span class="lineCov">    2917633 :               bitmap_set_bit (local, regno);</span>
<span class="lineNum">    4668 </span><span class="lineCov">    4107197 :             if (closest_use == const0_rtx || closest_use == NULL</span>
<span class="lineNum">    4669 </span><span class="lineCov">    8458694 :                 || next_nonnote_nondebug_insn (def_insn) == closest_use)</span>
<span class="lineNum">    4670 </span>            :               {
<span class="lineNum">    4671 </span><span class="lineCov">    2465228 :                 if (dump_file)</span>
<span class="lineNum">    4672 </span><span class="lineCov">         65 :                   fprintf (dump_file, &quot;Reg %d uninteresting%s\n&quot;, regno,</span>
<span class="lineNum">    4673 </span><span class="lineCov">         65 :                            closest_use == const0_rtx || closest_use == NULL</span>
<span class="lineNum">    4674 </span>            :                            ? &quot; (no unique first use)&quot; : &quot;&quot;);
<span class="lineNum">    4675 </span><span class="lineCov">    2465228 :                 continue;</span>
<span class="lineNum">    4676 </span>            :               }
<span class="lineNum">    4677 </span><span class="lineCov">    1900271 :             if (HAVE_cc0 &amp;&amp; reg_referenced_p (cc0_rtx, PATTERN (closest_use)))</span>
<span class="lineNum">    4678 </span>            :               {
<span class="lineNum">    4679 </span>            :                 if (dump_file)
<span class="lineNum">    4680 </span>            :                   fprintf (dump_file, &quot;Reg %d: closest user uses cc0\n&quot;,
<span class="lineNum">    4681 </span>            :                            regno);
<span class="lineNum">    4682 </span>            :                 continue;
<span class="lineNum">    4683 </span>            :               }
<span class="lineNum">    4684 </span>            : 
<span class="lineNum">    4685 </span><span class="lineCov">    3800542 :             bitmap_set_bit (interesting, regno);</span>
<span class="lineNum">    4686 </span>            :             /* If we get here, we know closest_use is a non-NULL insn
<span class="lineNum">    4687 </span>            :                (as opposed to const_0_rtx).  */
<span class="lineNum">    4688 </span><span class="lineCov">    1900271 :             closest_uses[regno] = as_a &lt;rtx_insn *&gt; (closest_use);</span>
<span class="lineNum">    4689 </span>            : 
<span class="lineNum">    4690 </span><span class="lineCov">    1900271 :             if (dump_file &amp;&amp; (all_local || all_dominated))</span>
<span class="lineNum">    4691 </span>            :               {
<span class="lineNum">    4692 </span><span class="lineCov">         85 :                 fprintf (dump_file, &quot;Reg %u:&quot;, regno);</span>
<span class="lineNum">    4693 </span><span class="lineCov">         85 :                 if (all_local)</span>
<span class="lineNum">    4694 </span><span class="lineCov">         24 :                   fprintf (dump_file, &quot; local to bb %d&quot;, bb-&gt;index);</span>
<span class="lineNum">    4695 </span><span class="lineCov">         85 :                 if (all_dominated)</span>
<span class="lineNum">    4696 </span><span class="lineCov">         85 :                   fprintf (dump_file, &quot; def dominates all uses&quot;);</span>
<span class="lineNum">    4697 </span><span class="lineCov">         85 :                 if (closest_use != const0_rtx)</span>
<span class="lineNum">    4698 </span><span class="lineCov">         85 :                   fprintf (dump_file, &quot; has unique first use&quot;);</span>
<span class="lineNum">    4699 </span><span class="lineCov">         85 :                 fputs (&quot;\n&quot;, dump_file);</span>
<span class="lineNum">    4700 </span>            :               }
<span class="lineNum">    4701 </span>            :           }
<span class="lineNum">    4702 </span>            :     }
<span class="lineNum">    4703 </span>            : 
<span class="lineNum">    4704 </span><span class="lineCov">    3145267 :   EXECUTE_IF_SET_IN_BITMAP (interesting, 0, i, bi)</span>
<span class="lineNum">    4705 </span>            :     {
<span class="lineNum">    4706 </span><span class="lineCov">    1900271 :       df_ref def = DF_REG_DEF_CHAIN (i);</span>
<span class="lineNum">    4707 </span><span class="lineCov">    1900271 :       rtx_insn *def_insn = DF_REF_INSN (def);</span>
<span class="lineNum">    4708 </span><span class="lineCov">    1900271 :       basic_block def_block = BLOCK_FOR_INSN (def_insn);</span>
<span class="lineNum">    4709 </span><span class="lineCov">    1900271 :       bitmap def_bb_local = bb_local + def_block-&gt;index;</span>
<span class="lineNum">    4710 </span><span class="lineCov">    1900271 :       bitmap def_bb_moveable = bb_moveable_reg_sets + def_block-&gt;index;</span>
<span class="lineNum">    4711 </span><span class="lineCov">    1900271 :       bitmap def_bb_transp = bb_transp_live + def_block-&gt;index;</span>
<span class="lineNum">    4712 </span><span class="lineCov">    1900271 :       bool local_to_bb_p = bitmap_bit_p (def_bb_local, i);</span>
<span class="lineNum">    4713 </span><span class="lineCov">    1900271 :       rtx_insn *use_insn = closest_uses[i];</span>
<span class="lineNum">    4714 </span><span class="lineCov">    1900271 :       df_ref use;</span>
<span class="lineNum">    4715 </span><span class="lineCov">    1900271 :       bool all_ok = true;</span>
<span class="lineNum">    4716 </span><span class="lineCov">    1900271 :       bool all_transp = true;</span>
<span class="lineNum">    4717 </span>            : 
<span class="lineNum">    4718 </span><span class="lineCov">    1900271 :       if (!REG_P (DF_REF_REG (def)))</span>
<span class="lineNum">    4719 </span>            :         continue;
<span class="lineNum">    4720 </span>            : 
<span class="lineNum">    4721 </span><span class="lineCov">    1895549 :       if (!local_to_bb_p)</span>
<span class="lineNum">    4722 </span>            :         {
<span class="lineNum">    4723 </span><span class="lineCov">     746585 :           if (dump_file)</span>
<span class="lineNum">    4724 </span><span class="lineCov">         61 :             fprintf (dump_file, &quot;Reg %u not local to one basic block\n&quot;,</span>
<span class="lineNum">    4725 </span>            :                      i);
<span class="lineNum">    4726 </span><span class="lineCov">     746585 :           continue;</span>
<span class="lineNum">    4727 </span>            :         }
<span class="lineNum">    4728 </span><span class="lineCov">    1148964 :       if (reg_equiv_init (i) != NULL_RTX)</span>
<span class="lineNum">    4729 </span>            :         {
<span class="lineNum">    4730 </span><span class="lineCov">      16275 :           if (dump_file)</span>
<span class="lineNum">    4731 </span><span class="lineNoCov">          0 :             fprintf (dump_file, &quot;Ignoring reg %u with equiv init insn\n&quot;,</span>
<span class="lineNum">    4732 </span>            :                      i);
<span class="lineNum">    4733 </span><span class="lineCov">      16275 :           continue;</span>
<span class="lineNum">    4734 </span>            :         }
<span class="lineNum">    4735 </span><span class="lineCov">    2265378 :       if (!rtx_moveable_p (&amp;PATTERN (def_insn), OP_IN))</span>
<span class="lineNum">    4736 </span>            :         {
<span class="lineNum">    4737 </span><span class="lineCov">     883095 :           if (dump_file)</span>
<span class="lineNum">    4738 </span><span class="lineCov">         40 :             fprintf (dump_file, &quot;Found def insn %d for %d to be not moveable\n&quot;,</span>
<span class="lineNum">    4739 </span><span class="lineCov">         20 :                      INSN_UID (def_insn), i);</span>
<span class="lineNum">    4740 </span><span class="lineCov">     883095 :           continue;</span>
<span class="lineNum">    4741 </span>            :         }
<span class="lineNum">    4742 </span><span class="lineCov">     249594 :       if (dump_file)</span>
<span class="lineNum">    4743 </span><span class="lineCov">          8 :         fprintf (dump_file, &quot;Examining insn %d, def for %d\n&quot;,</span>
<span class="lineNum">    4744 </span><span class="lineCov">          4 :                  INSN_UID (def_insn), i);</span>
<span class="lineNum">    4745 </span><span class="lineCov">     528226 :       FOR_EACH_INSN_USE (use, def_insn)</span>
<span class="lineNum">    4746 </span>            :         {
<span class="lineNum">    4747 </span><span class="lineCov">     336614 :           unsigned regno = DF_REF_REGNO (use);</span>
<span class="lineNum">    4748 </span><span class="lineCov">     673228 :           if (bitmap_bit_p (unusable_as_input, regno))</span>
<span class="lineNum">    4749 </span>            :             {
<span class="lineNum">    4750 </span><span class="lineCov">      57982 :               all_ok = false;</span>
<span class="lineNum">    4751 </span><span class="lineCov">      57982 :               if (dump_file)</span>
<span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                 fprintf (dump_file, &quot;  found unusable input reg %u.\n&quot;, regno);</span>
<span class="lineNum">    4753 </span>            :               break;
<span class="lineNum">    4754 </span>            :             }
<span class="lineNum">    4755 </span><span class="lineCov">     278632 :           if (!bitmap_bit_p (def_bb_transp, regno))</span>
<span class="lineNum">    4756 </span>            :             {
<span class="lineNum">    4757 </span><span class="lineCov">     251767 :               if (bitmap_bit_p (def_bb_moveable, regno)</span>
<span class="lineNum">    4758 </span><span class="lineCov">         52 :                   &amp;&amp; !control_flow_insn_p (use_insn)</span>
<span class="lineNum">    4759 </span><span class="lineCov">     251767 :                   &amp;&amp; (!HAVE_cc0 || !sets_cc0_p (use_insn)))</span>
<span class="lineNum">    4760 </span>            :                 {
<span class="lineNum">    4761 </span><span class="lineCov">         52 :                   if (modified_between_p (DF_REF_REG (use), def_insn, use_insn))</span>
<span class="lineNum">    4762 </span>            :                     {
<span class="lineNum">    4763 </span><span class="lineCov">          4 :                       rtx_insn *x = NEXT_INSN (def_insn);</span>
<span class="lineNum">    4764 </span><span class="lineCov">          2 :                       while (!modified_in_p (DF_REF_REG (use), x))</span>
<span class="lineNum">    4765 </span>            :                         {
<span class="lineNum">    4766 </span><span class="lineNoCov">          0 :                           gcc_assert (x != use_insn);</span>
<span class="lineNum">    4767 </span><span class="lineNoCov">          0 :                           x = NEXT_INSN (x);</span>
<span class="lineNum">    4768 </span>            :                         }
<span class="lineNum">    4769 </span><span class="lineCov">          2 :                       if (dump_file)</span>
<span class="lineNum">    4770 </span><span class="lineNoCov">          0 :                         fprintf (dump_file, &quot;  input reg %u modified but insn %d moveable\n&quot;,</span>
<span class="lineNum">    4771 </span><span class="lineNoCov">          0 :                                  regno, INSN_UID (x));</span>
<span class="lineNum">    4772 </span><span class="lineCov">          4 :                       emit_insn_after (PATTERN (x), use_insn);</span>
<span class="lineNum">    4773 </span><span class="lineCov">          2 :                       set_insn_deleted (x);</span>
<span class="lineNum">    4774 </span>            :                     }
<span class="lineNum">    4775 </span>            :                   else
<span class="lineNum">    4776 </span>            :                     {
<span class="lineNum">    4777 </span><span class="lineCov">         50 :                       if (dump_file)</span>
<span class="lineNum">    4778 </span><span class="lineNoCov">          0 :                         fprintf (dump_file, &quot;  input reg %u modified between def and use\n&quot;,</span>
<span class="lineNum">    4779 </span>            :                                  regno);
<span class="lineNum">    4780 </span>            :                       all_transp = false;
<span class="lineNum">    4781 </span>            :                     }
<span class="lineNum">    4782 </span>            :                 }
<span class="lineNum">    4783 </span>            :               else
<span class="lineNum">    4784 </span>            :                 all_transp = false;
<span class="lineNum">    4785 </span>            :             }
<span class="lineNum">    4786 </span>            :         }
<span class="lineNum">    4787 </span><span class="lineNoCov">          0 :       if (!all_ok)</span>
<span class="lineNum">    4788 </span><span class="lineCov">      57982 :         continue;</span>
<span class="lineNum">    4789 </span><span class="lineCov">     191612 :       if (!dbg_cnt (ira_move))</span>
<span class="lineNum">    4790 </span>            :         break;
<span class="lineNum">    4791 </span><span class="lineCov">     191612 :       if (dump_file)</span>
<span class="lineNum">    4792 </span><span class="lineCov">          8 :         fprintf (dump_file, &quot;  all ok%s\n&quot;, all_transp ? &quot; and transp&quot; : &quot;&quot;);</span>
<span class="lineNum">    4793 </span>            : 
<span class="lineNum">    4794 </span><span class="lineCov">     191612 :       if (all_transp)</span>
<span class="lineNum">    4795 </span>            :         {
<span class="lineNum">    4796 </span><span class="lineCov">      11883 :           rtx def_reg = DF_REF_REG (def);</span>
<span class="lineNum">    4797 </span><span class="lineCov">      11883 :           rtx newreg = ira_create_new_reg (def_reg);</span>
<span class="lineNum">    4798 </span><span class="lineCov">      11883 :           if (validate_change (def_insn, DF_REF_REAL_LOC (def), newreg, 0))</span>
<span class="lineNum">    4799 </span>            :             {
<span class="lineNum">    4800 </span><span class="lineCov">      11883 :               unsigned nregno = REGNO (newreg);</span>
<span class="lineNum">    4801 </span><span class="lineCov">      11883 :               emit_insn_before (gen_move_insn (def_reg, newreg), use_insn);</span>
<span class="lineNum">    4802 </span><span class="lineCov">      11883 :               nregno -= max_regs;</span>
<span class="lineNum">    4803 </span><span class="lineCov">      11883 :               pseudo_replaced_reg[nregno] = def_reg;</span>
<span class="lineNum">    4804 </span>            :             }
<span class="lineNum">    4805 </span>            :         }
<span class="lineNum">    4806 </span>            :     }
<span class="lineNum">    4807 </span>            :   
<span class="lineNum">    4808 </span><span class="lineCov">    6708794 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    4809 </span>            :     {
<span class="lineNum">    4810 </span><span class="lineCov">    6086296 :       bitmap_clear (bb_local + bb-&gt;index);</span>
<span class="lineNum">    4811 </span><span class="lineCov">    6086296 :       bitmap_clear (bb_transp_live + bb-&gt;index);</span>
<span class="lineNum">    4812 </span><span class="lineCov">    6086296 :       bitmap_clear (bb_moveable_reg_sets + bb-&gt;index);</span>
<span class="lineNum">    4813 </span>            :     }
<span class="lineNum">    4814 </span><span class="lineCov">     622498 :   free (uid_luid);</span>
<span class="lineNum">    4815 </span><span class="lineCov">     622498 :   free (closest_uses);</span>
<span class="lineNum">    4816 </span><span class="lineCov">     622498 :   free (bb_local);</span>
<span class="lineNum">    4817 </span><span class="lineCov">     622498 :   free (bb_transp_live);</span>
<span class="lineNum">    4818 </span><span class="lineCov">     622498 :   free (bb_moveable_reg_sets);</span>
<span class="lineNum">    4819 </span>            : 
<span class="lineNum">    4820 </span><span class="lineCov">     622498 :   last_moveable_pseudo = max_reg_num ();</span>
<span class="lineNum">    4821 </span>            : 
<span class="lineNum">    4822 </span><span class="lineCov">     622498 :   fix_reg_equiv_init ();</span>
<span class="lineNum">    4823 </span><span class="lineCov">     622498 :   expand_reg_info ();</span>
<span class="lineNum">    4824 </span><span class="lineCov">     622498 :   regstat_free_n_sets_and_refs ();</span>
<span class="lineNum">    4825 </span><span class="lineCov">     622498 :   regstat_free_ri ();</span>
<span class="lineNum">    4826 </span><span class="lineCov">     622498 :   regstat_init_n_sets_and_refs ();</span>
<span class="lineNum">    4827 </span><span class="lineCov">     622498 :   regstat_compute_ri ();</span>
<span class="lineNum">    4828 </span><span class="lineCov">     622498 :   free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    4829 </span><span class="lineCov">     622498 : }</span>
<span class="lineNum">    4830 </span>            : 
<span class="lineNum">    4831 </span>            : /* If SET pattern SET is an assignment from a hard register to a pseudo which
<span class="lineNum">    4832 </span>            :    is live at CALL_DOM (if non-NULL, otherwise this check is omitted), return
<span class="lineNum">    4833 </span>            :    the destination.  Otherwise return NULL.  */
<a name="4834"><span class="lineNum">    4834 </span>            : </a>
<span class="lineNum">    4835 </span>            : static rtx
<span class="lineNum">    4836 </span><span class="lineCov">    1304434 : interesting_dest_for_shprep_1 (rtx set, basic_block call_dom)</span>
<span class="lineNum">    4837 </span>            : {
<span class="lineNum">    4838 </span><span class="lineCov">    1304434 :   rtx src = SET_SRC (set);</span>
<span class="lineNum">    4839 </span><span class="lineCov">    1304434 :   rtx dest = SET_DEST (set);</span>
<span class="lineNum">    4840 </span><span class="lineCov">     796304 :   if (!REG_P (src) || !HARD_REGISTER_P (src)</span>
<span class="lineNum">    4841 </span><span class="lineCov">     330025 :       || !REG_P (dest) || HARD_REGISTER_P (dest)</span>
<span class="lineNum">    4842 </span><span class="lineCov">    1623291 :       || (call_dom &amp;&amp; !bitmap_bit_p (df_get_live_in (call_dom), REGNO (dest))))</span>
<span class="lineNum">    4843 </span><span class="lineCov">    1041827 :     return NULL;</span>
<span class="lineNum">    4844 </span>            :   return dest;
<span class="lineNum">    4845 </span>            : }
<span class="lineNum">    4846 </span>            : 
<span class="lineNum">    4847 </span>            : /* If insn is interesting for parameter range-splitting shrink-wrapping
<span class="lineNum">    4848 </span>            :    preparation, i.e. it is a single set from a hard register to a pseudo, which
<span class="lineNum">    4849 </span>            :    is live at CALL_DOM (if non-NULL, otherwise this check is omitted), or a
<span class="lineNum">    4850 </span>            :    parallel statement with only one such statement, return the destination.
<span class="lineNum">    4851 </span>            :    Otherwise return NULL.  */
<a name="4852"><span class="lineNum">    4852 </span>            : </a>
<span class="lineNum">    4853 </span>            : static rtx
<span class="lineNum">    4854 </span><span class="lineCov">    2644178 : interesting_dest_for_shprep (rtx_insn *insn, basic_block call_dom)</span>
<span class="lineNum">    4855 </span>            : {
<span class="lineNum">    4856 </span><span class="lineCov">    2644178 :   if (!INSN_P (insn))</span>
<span class="lineNum">    4857 </span>            :     return NULL;
<span class="lineNum">    4858 </span><span class="lineCov">    2162529 :   rtx pat = PATTERN (insn);</span>
<span class="lineNum">    4859 </span><span class="lineCov">    2162529 :   if (GET_CODE (pat) == SET)</span>
<span class="lineNum">    4860 </span><span class="lineCov">    1119932 :     return interesting_dest_for_shprep_1 (pat, call_dom);</span>
<span class="lineNum">    4861 </span>            : 
<span class="lineNum">    4862 </span><span class="lineCov">    1042597 :   if (GET_CODE (pat) != PARALLEL)</span>
<span class="lineNum">    4863 </span>            :     return NULL;
<span class="lineNum">    4864 </span>            :   rtx ret = NULL;
<span class="lineNum">    4865 </span><span class="lineCov">     471800 :   for (int i = 0; i &lt; XVECLEN (pat, 0); i++)</span>
<span class="lineNum">    4866 </span>            :     {
<span class="lineNum">    4867 </span><span class="lineCov">     321992 :       rtx sub = XVECEXP (pat, 0, i);</span>
<span class="lineNum">    4868 </span><span class="lineCov">     643984 :       if (GET_CODE (sub) == USE</span>
<span class="lineNum">    4869 </span>            :           || GET_CODE (sub) == CLOBBER
<span class="lineNum">    4870 </span><span class="lineCov">     321992 :           || GET_CODE (sub) == CLOBBER_HIGH)</span>
<span class="lineNum">    4871 </span>            :         continue;
<span class="lineNum">    4872 </span><span class="lineCov">     187296 :       if (GET_CODE (sub) != SET</span>
<span class="lineNum">    4873 </span><span class="lineCov">     187296 :           || side_effects_p (sub))</span>
<span class="lineNum">    4874 </span><span class="lineCov">       2794 :         return NULL;</span>
<span class="lineNum">    4875 </span><span class="lineCov">     184502 :       rtx dest = interesting_dest_for_shprep_1 (sub, call_dom);</span>
<span class="lineNum">    4876 </span><span class="lineCov">     184502 :       if (dest &amp;&amp; ret)</span>
<span class="lineNum">    4877 </span>            :         return NULL;
<span class="lineNum">    4878 </span><span class="lineCov">     184502 :       if (dest)</span>
<span class="lineNum">    4879 </span><span class="lineNoCov">          0 :         ret = dest;</span>
<span class="lineNum">    4880 </span>            :     }
<span class="lineNum">    4881 </span>            :   return ret;
<span class="lineNum">    4882 </span>            : }
<span class="lineNum">    4883 </span>            : 
<span class="lineNum">    4884 </span>            : /* Split live ranges of pseudos that are loaded from hard registers in the
<span class="lineNum">    4885 </span>            :    first BB in a BB that dominates all non-sibling call if such a BB can be
<span class="lineNum">    4886 </span>            :    found and is not in a loop.  Return true if the function has made any
<span class="lineNum">    4887 </span>            :    changes.  */
<a name="4888"><span class="lineNum">    4888 </span>            : </a>
<span class="lineNum">    4889 </span>            : static bool
<span class="lineNum">    4890 </span><span class="lineCov">     622498 : split_live_ranges_for_shrink_wrap (void)</span>
<span class="lineNum">    4891 </span>            : {
<span class="lineNum">    4892 </span><span class="lineCov">     622498 :   basic_block bb, call_dom = NULL;</span>
<span class="lineNum">    4893 </span><span class="lineCov">     622498 :   basic_block first = single_succ (ENTRY_BLOCK_PTR_FOR_FN (cfun));</span>
<span class="lineNum">    4894 </span><span class="lineCov">     622498 :   rtx_insn *insn, *last_interesting_insn = NULL;</span>
<span class="lineNum">    4895 </span><span class="lineCov">    1867494 :   auto_bitmap need_new, reachable;</span>
<span class="lineNum">    4896 </span><span class="lineCov">     622498 :   vec&lt;basic_block&gt; queue;</span>
<span class="lineNum">    4897 </span>            : 
<span class="lineNum">    4898 </span><span class="lineCov">     622498 :   if (!SHRINK_WRAPPING_ENABLED)</span>
<span class="lineNum">    4899 </span><span class="lineCov">        124 :     return false;</span>
<span class="lineNum">    4900 </span>            : 
<span class="lineNum">    4901 </span><span class="lineCov">     622374 :   queue.create (n_basic_blocks_for_fn (cfun));</span>
<span class="lineNum">    4902 </span>            : 
<span class="lineNum">    4903 </span><span class="lineCov">    4337472 :   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    4904 </span><span class="lineCov">   77547873 :     FOR_BB_INSNS (bb, insn)</span>
<span class="lineNum">    4905 </span><span class="lineCov">   37814164 :       if (CALL_P (insn) &amp;&amp; !SIBLING_CALL_P (insn))</span>
<span class="lineNum">    4906 </span>            :         {
<span class="lineNum">    4907 </span><span class="lineCov">    1016978 :           if (bb == first)</span>
<span class="lineNum">    4908 </span>            :             {
<span class="lineNum">    4909 </span><span class="lineCov">     238403 :               queue.release ();</span>
<span class="lineNum">    4910 </span><span class="lineCov">     238403 :               return false;</span>
<span class="lineNum">    4911 </span>            :             }
<span class="lineNum">    4912 </span>            : 
<span class="lineNum">    4913 </span><span class="lineCov">    1557150 :           bitmap_set_bit (need_new, bb-&gt;index);</span>
<span class="lineNum">    4914 </span><span class="lineCov">    1557150 :           bitmap_set_bit (reachable, bb-&gt;index);</span>
<span class="lineNum">    4915 </span><span class="lineCov">     778575 :           queue.quick_push (bb);</span>
<span class="lineNum">    4916 </span>            :           break;
<span class="lineNum">    4917 </span>            :         }
<span class="lineNum">    4918 </span>            : 
<span class="lineNum">    4919 </span><span class="lineCov">     383971 :   if (queue.is_empty ())</span>
<span class="lineNum">    4920 </span>            :     {
<span class="lineNum">    4921 </span><span class="lineCov">     223543 :       queue.release ();</span>
<span class="lineNum">    4922 </span><span class="lineCov">     223543 :       return false;</span>
<span class="lineNum">    4923 </span>            :     }
<span class="lineNum">    4924 </span>            : 
<span class="lineNum">    4925 </span><span class="lineCov">    2328034 :   while (!queue.is_empty ())</span>
<span class="lineNum">    4926 </span>            :     {
<span class="lineNum">    4927 </span><span class="lineCov">    2167606 :       edge e;</span>
<span class="lineNum">    4928 </span><span class="lineCov">    2167606 :       edge_iterator ei;</span>
<span class="lineNum">    4929 </span>            : 
<span class="lineNum">    4930 </span><span class="lineCov">    2167606 :       bb = queue.pop ();</span>
<span class="lineNum">    4931 </span><span class="lineCov">    7368971 :       FOR_EACH_EDGE (e, ei, bb-&gt;succs)</span>
<span class="lineNum">    4932 </span><span class="lineCov">    3033759 :         if (e-&gt;dest != EXIT_BLOCK_PTR_FOR_FN (cfun)</span>
<span class="lineNum">    4933 </span><span class="lineCov">    3033759 :             &amp;&amp; bitmap_set_bit (reachable, e-&gt;dest-&gt;index))</span>
<span class="lineNum">    4934 </span><span class="lineCov">    1389031 :           queue.quick_push (e-&gt;dest);</span>
<span class="lineNum">    4935 </span>            :     }
<span class="lineNum">    4936 </span><span class="lineCov">     160428 :   queue.release ();</span>
<span class="lineNum">    4937 </span>            : 
<span class="lineNum">    4938 </span><span class="lineCov">    4588208 :   FOR_BB_INSNS (first, insn)</span>
<span class="lineNum">    4939 </span>            :     {
<span class="lineNum">    4940 </span><span class="lineCov">    2220196 :       rtx dest = interesting_dest_for_shprep (insn, NULL);</span>
<span class="lineNum">    4941 </span><span class="lineCov">    2220196 :       if (!dest)</span>
<span class="lineNum">    4942 </span>            :         continue;
<span class="lineNum">    4943 </span>            : 
<span class="lineNum">    4944 </span><span class="lineCov">     447968 :       if (DF_REG_DEF_COUNT (REGNO (dest)) &gt; 1)</span>
<span class="lineNum">    4945 </span>            :         return false;
<span class="lineNum">    4946 </span>            : 
<span class="lineNum">    4947 </span><span class="lineCov">     435356 :       for (df_ref use = DF_REG_USE_CHAIN (REGNO(dest));</span>
<span class="lineNum">    4948 </span><span class="lineCov">    1577385 :            use;</span>
<span class="lineNum">    4949 </span><span class="lineCov">    1359707 :            use = DF_REF_NEXT_REG (use))</span>
<span class="lineNum">    4950 </span>            :         {
<span class="lineNum">    4951 </span><span class="lineCov">    1359707 :           int ubbi = DF_REF_BB (use)-&gt;index;</span>
<span class="lineNum">    4952 </span><span class="lineCov">    2719414 :           if (bitmap_bit_p (reachable, ubbi))</span>
<span class="lineNum">    4953 </span><span class="lineCov">    1656826 :             bitmap_set_bit (need_new, ubbi);</span>
<span class="lineNum">    4954 </span>            :         }
<span class="lineNum">    4955 </span>            :       last_interesting_insn = insn;
<span class="lineNum">    4956 </span>            :     }
<span class="lineNum">    4957 </span>            : 
<span class="lineNum">    4958 </span><span class="lineCov">     154122 :   if (!last_interesting_insn)</span>
<span class="lineNum">    4959 </span>            :     return false;
<span class="lineNum">    4960 </span>            : 
<span class="lineNum">    4961 </span><span class="lineCov">     211440 :   call_dom = nearest_common_dominator_for_set (CDI_DOMINATORS, need_new);</span>
<span class="lineNum">    4962 </span><span class="lineCov">     105720 :   if (call_dom == first)</span>
<span class="lineNum">    4963 </span>            :     return false;
<span class="lineNum">    4964 </span>            : 
<span class="lineNum">    4965 </span><span class="lineCov">      62393 :   loop_optimizer_init (AVOID_CFG_MODIFICATIONS);</span>
<span class="lineNum">    4966 </span><span class="lineCov">      71909 :   while (bb_loop_depth (call_dom) &gt; 0)</span>
<span class="lineNum">    4967 </span><span class="lineCov">       9516 :     call_dom = get_immediate_dominator (CDI_DOMINATORS, call_dom);</span>
<span class="lineNum">    4968 </span><span class="lineCov">      62393 :   loop_optimizer_finalize ();</span>
<span class="lineNum">    4969 </span>            : 
<span class="lineNum">    4970 </span><span class="lineCov">      62393 :   if (call_dom == first)</span>
<span class="lineNum">    4971 </span>            :     return false;
<span class="lineNum">    4972 </span>            : 
<span class="lineNum">    4973 </span><span class="lineCov">      57973 :   calculate_dominance_info (CDI_POST_DOMINATORS);</span>
<span class="lineNum">    4974 </span><span class="lineCov">      57973 :   if (dominated_by_p (CDI_POST_DOMINATORS, first, call_dom))</span>
<span class="lineNum">    4975 </span>            :     {
<span class="lineNum">    4976 </span><span class="lineCov">       4927 :       free_dominance_info (CDI_POST_DOMINATORS);</span>
<span class="lineNum">    4977 </span><span class="lineCov">       4927 :       return false;</span>
<span class="lineNum">    4978 </span>            :     }
<span class="lineNum">    4979 </span><span class="lineCov">      53046 :   free_dominance_info (CDI_POST_DOMINATORS);</span>
<span class="lineNum">    4980 </span>            : 
<span class="lineNum">    4981 </span><span class="lineCov">      53046 :   if (dump_file)</span>
<span class="lineNum">    4982 </span><span class="lineCov">          2 :     fprintf (dump_file, &quot;Will split live ranges of parameters at BB %i\n&quot;,</span>
<span class="lineNum">    4983 </span>            :              call_dom-&gt;index);
<span class="lineNum">    4984 </span>            : 
<span class="lineNum">    4985 </span><span class="lineCov">      53046 :   bool ret = false;</span>
<span class="lineNum">    4986 </span><span class="lineCov">     866038 :   FOR_BB_INSNS (first, insn)</span>
<span class="lineNum">    4987 </span>            :     {
<span class="lineNum">    4988 </span><span class="lineCov">     423982 :       rtx dest = interesting_dest_for_shprep (insn, call_dom);</span>
<span class="lineNum">    4989 </span><span class="lineCov">     423982 :       if (!dest || dest == pic_offset_table_rtx)</span>
<span class="lineNum">    4990 </span>            :         continue;
<span class="lineNum">    4991 </span>            : 
<span class="lineNum">    4992 </span><span class="lineCov">      38623 :       bool need_newreg = false;</span>
<span class="lineNum">    4993 </span><span class="lineCov">      38623 :       df_ref use, next;</span>
<span class="lineNum">    4994 </span><span class="lineCov">      90961 :       for (use = DF_REG_USE_CHAIN (REGNO (dest)); use; use = next)</span>
<span class="lineNum">    4995 </span>            :         {
<span class="lineNum">    4996 </span><span class="lineCov">      52330 :           rtx_insn *uin = DF_REF_INSN (use);</span>
<span class="lineNum">    4997 </span><span class="lineCov">      52330 :           next = DF_REF_NEXT_REG (use);</span>
<span class="lineNum">    4998 </span>            : 
<span class="lineNum">    4999 </span><span class="lineCov">      52330 :           if (DEBUG_INSN_P (uin))</span>
<span class="lineNum">    5000 </span>            :             continue;
<span class="lineNum">    5001 </span>            : 
<span class="lineNum">    5002 </span><span class="lineCov">      49992 :           basic_block ubb = BLOCK_FOR_INSN (uin);</span>
<span class="lineNum">    5003 </span><span class="lineCov">      49992 :           if (ubb == call_dom</span>
<span class="lineNum">    5004 </span><span class="lineCov">      49992 :               || dominated_by_p (CDI_DOMINATORS, ubb, call_dom))</span>
<span class="lineNum">    5005 </span>            :             {
<span class="lineNum">    5006 </span>            :               need_newreg = true;
<span class="lineNum">    5007 </span>            :               break;
<span class="lineNum">    5008 </span>            :             }
<span class="lineNum">    5009 </span>            :         }
<span class="lineNum">    5010 </span>            : 
<span class="lineNum">    5011 </span><span class="lineCov">      38623 :       if (need_newreg)</span>
<span class="lineNum">    5012 </span>            :         {
<span class="lineNum">    5013 </span><span class="lineCov">      38615 :           rtx newreg = ira_create_new_reg (dest);</span>
<span class="lineNum">    5014 </span>            : 
<span class="lineNum">    5015 </span><span class="lineCov">     323700 :           for (use = DF_REG_USE_CHAIN (REGNO (dest)); use; use = next)</span>
<span class="lineNum">    5016 </span>            :             {
<span class="lineNum">    5017 </span><span class="lineCov">     246470 :               rtx_insn *uin = DF_REF_INSN (use);</span>
<span class="lineNum">    5018 </span><span class="lineCov">     246470 :               next = DF_REF_NEXT_REG (use);</span>
<span class="lineNum">    5019 </span>            : 
<span class="lineNum">    5020 </span><span class="lineCov">     246470 :               basic_block ubb = BLOCK_FOR_INSN (uin);</span>
<span class="lineNum">    5021 </span><span class="lineCov">     246470 :               if (ubb == call_dom</span>
<span class="lineNum">    5022 </span><span class="lineCov">     246470 :                   || dominated_by_p (CDI_DOMINATORS, ubb, call_dom))</span>
<span class="lineNum">    5023 </span><span class="lineCov">     183678 :                 validate_change (uin, DF_REF_REAL_LOC (use), newreg, true);</span>
<span class="lineNum">    5024 </span>            :             }
<span class="lineNum">    5025 </span>            : 
<span class="lineNum">    5026 </span><span class="lineCov">      38615 :           rtx_insn *new_move = gen_move_insn (newreg, dest);</span>
<span class="lineNum">    5027 </span><span class="lineCov">      38615 :           emit_insn_after (new_move, bb_note (call_dom));</span>
<span class="lineNum">    5028 </span><span class="lineCov">      38615 :           if (dump_file)</span>
<span class="lineNum">    5029 </span>            :             {
<span class="lineNum">    5030 </span><span class="lineCov">          2 :               fprintf (dump_file, &quot;Split live-range of register &quot;);</span>
<span class="lineNum">    5031 </span><span class="lineCov">          2 :               print_rtl_single (dump_file, dest);</span>
<span class="lineNum">    5032 </span>            :             }
<span class="lineNum">    5033 </span>            :           ret = true;
<span class="lineNum">    5034 </span>            :         }
<span class="lineNum">    5035 </span>            : 
<span class="lineNum">    5036 </span><span class="lineCov">      38623 :       if (insn == last_interesting_insn)</span>
<span class="lineNum">    5037 </span>            :         break;
<span class="lineNum">    5038 </span>            :     }
<span class="lineNum">    5039 </span><span class="lineCov">      53046 :   apply_change_group ();</span>
<span class="lineNum">    5040 </span><span class="lineCov">      53046 :   return ret;</span>
<span class="lineNum">    5041 </span>            : }
<span class="lineNum">    5042 </span>            : 
<span class="lineNum">    5043 </span>            : /* Perform the second half of the transformation started in
<span class="lineNum">    5044 </span>            :    find_moveable_pseudos.  We look for instances where the newly introduced
<span class="lineNum">    5045 </span>            :    pseudo remains unallocated, and remove it by moving the definition to
<span class="lineNum">    5046 </span>            :    just before its use, replacing the move instruction generated by
<a name="5047"><span class="lineNum">    5047 </span>            :    find_moveable_pseudos.  */</a>
<span class="lineNum">    5048 </span>            : static void
<span class="lineNum">    5049 </span><span class="lineCov">     622491 : move_unallocated_pseudos (void)</span>
<span class="lineNum">    5050 </span>            : {
<span class="lineNum">    5051 </span><span class="lineCov">     622491 :   int i;</span>
<span class="lineNum">    5052 </span><span class="lineCov">     634357 :   for (i = first_moveable_pseudo; i &lt; last_moveable_pseudo; i++)</span>
<span class="lineNum">    5053 </span><span class="lineCov">      11866 :     if (reg_renumber[i] &lt; 0)</span>
<span class="lineNum">    5054 </span>            :       {
<span class="lineNum">    5055 </span><span class="lineCov">       1565 :         int idx = i - first_moveable_pseudo;</span>
<span class="lineNum">    5056 </span><span class="lineCov">       1565 :         rtx other_reg = pseudo_replaced_reg[idx];</span>
<span class="lineNum">    5057 </span><span class="lineCov">       1565 :         rtx_insn *def_insn = DF_REF_INSN (DF_REG_DEF_CHAIN (i));</span>
<span class="lineNum">    5058 </span>            :         /* The use must follow all definitions of OTHER_REG, so we can
<span class="lineNum">    5059 </span>            :            insert the new definition immediately after any of them.  */
<span class="lineNum">    5060 </span><span class="lineCov">       1565 :         df_ref other_def = DF_REG_DEF_CHAIN (REGNO (other_reg));</span>
<span class="lineNum">    5061 </span><span class="lineCov">       1565 :         rtx_insn *move_insn = DF_REF_INSN (other_def);</span>
<span class="lineNum">    5062 </span><span class="lineCov">       3130 :         rtx_insn *newinsn = emit_insn_after (PATTERN (def_insn), move_insn);</span>
<span class="lineNum">    5063 </span><span class="lineCov">       1565 :         rtx set;</span>
<span class="lineNum">    5064 </span><span class="lineCov">       1565 :         int success;</span>
<span class="lineNum">    5065 </span>            : 
<span class="lineNum">    5066 </span><span class="lineCov">       1565 :         if (dump_file)</span>
<span class="lineNum">    5067 </span><span class="lineNoCov">          0 :           fprintf (dump_file, &quot;moving def of %d (insn %d now) &quot;,</span>
<span class="lineNum">    5068 </span><span class="lineNoCov">          0 :                    REGNO (other_reg), INSN_UID (def_insn));</span>
<span class="lineNum">    5069 </span>            : 
<span class="lineNum">    5070 </span><span class="lineCov">       1565 :         delete_insn (move_insn);</span>
<span class="lineNum">    5071 </span><span class="lineCov">       3130 :         while ((other_def = DF_REG_DEF_CHAIN (REGNO (other_reg))))</span>
<span class="lineNum">    5072 </span><span class="lineNoCov">          0 :           delete_insn (DF_REF_INSN (other_def));</span>
<span class="lineNum">    5073 </span><span class="lineCov">       1565 :         delete_insn (def_insn);</span>
<span class="lineNum">    5074 </span>            : 
<span class="lineNum">    5075 </span><span class="lineCov">       1565 :         set = single_set (newinsn);</span>
<span class="lineNum">    5076 </span><span class="lineCov">       1565 :         success = validate_change (newinsn, &amp;SET_DEST (set), other_reg, 0);</span>
<span class="lineNum">    5077 </span><span class="lineCov">       1565 :         gcc_assert (success);</span>
<span class="lineNum">    5078 </span><span class="lineCov">       1565 :         if (dump_file)</span>
<span class="lineNum">    5079 </span><span class="lineNoCov">          0 :           fprintf (dump_file, &quot; %d) rather than keep unallocated replacement %d\n&quot;,</span>
<span class="lineNum">    5080 </span><span class="lineNoCov">          0 :                    INSN_UID (newinsn), i);</span>
<span class="lineNum">    5081 </span><span class="lineCov">       1565 :         SET_REG_N_REFS (i, 0);</span>
<span class="lineNum">    5082 </span>            :       }
<span class="lineNum">    5083 </span><span class="lineCov">     622491 : }</span>
<span class="lineNum">    5084 </span>            : 
<span class="lineNum">    5085 </span>            : /* If the backend knows where to allocate pseudos for hard
<a name="5086"><span class="lineNum">    5086 </span>            :    register initial values, register these allocations now.  */</a>
<span class="lineNum">    5087 </span>            : static void
<span class="lineNum">    5088 </span><span class="lineCov">     832590 : allocate_initial_values (void)</span>
<span class="lineNum">    5089 </span>            : {
<span class="lineNum">    5090 </span><span class="lineCov">     832590 :   if (targetm.allocate_initial_value)</span>
<span class="lineNum">    5091 </span>            :     {
<span class="lineNum">    5092 </span>            :       rtx hreg, preg, x;
<span class="lineNum">    5093 </span>            :       int i, regno;
<span class="lineNum">    5094 </span>            : 
<span class="lineNum">    5095 </span><span class="lineNoCov">          0 :       for (i = 0; HARD_REGISTER_NUM_P (i); i++)</span>
<span class="lineNum">    5096 </span>            :         {
<span class="lineNum">    5097 </span><span class="lineNoCov">          0 :           if (! initial_value_entry (i, &amp;hreg, &amp;preg))</span>
<span class="lineNum">    5098 </span>            :             break;
<span class="lineNum">    5099 </span>            : 
<span class="lineNum">    5100 </span><span class="lineNoCov">          0 :           x = targetm.allocate_initial_value (hreg);</span>
<span class="lineNum">    5101 </span><span class="lineNoCov">          0 :           regno = REGNO (preg);</span>
<span class="lineNum">    5102 </span><span class="lineNoCov">          0 :           if (x &amp;&amp; REG_N_SETS (regno) &lt;= 1)</span>
<span class="lineNum">    5103 </span>            :             {
<span class="lineNum">    5104 </span><span class="lineNoCov">          0 :               if (MEM_P (x))</span>
<span class="lineNum">    5105 </span><span class="lineNoCov">          0 :                 reg_equiv_memory_loc (regno) = x;</span>
<span class="lineNum">    5106 </span>            :               else
<span class="lineNum">    5107 </span>            :                 {
<span class="lineNum">    5108 </span><span class="lineNoCov">          0 :                   basic_block bb;</span>
<span class="lineNum">    5109 </span><span class="lineNoCov">          0 :                   int new_regno;</span>
<span class="lineNum">    5110 </span>            : 
<span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                   gcc_assert (REG_P (x));</span>
<span class="lineNum">    5112 </span><span class="lineNoCov">          0 :                   new_regno = REGNO (x);</span>
<span class="lineNum">    5113 </span><span class="lineNoCov">          0 :                   reg_renumber[regno] = new_regno;</span>
<span class="lineNum">    5114 </span>            :                   /* Poke the regno right into regno_reg_rtx so that even
<span class="lineNum">    5115 </span>            :                      fixed regs are accepted.  */
<span class="lineNum">    5116 </span><span class="lineNoCov">          0 :                   SET_REGNO (preg, new_regno);</span>
<span class="lineNum">    5117 </span>            :                   /* Update global register liveness information.  */
<span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                   FOR_EACH_BB_FN (bb, cfun)</span>
<span class="lineNum">    5119 </span>            :                     {
<span class="lineNum">    5120 </span><span class="lineNoCov">          0 :                       if (REGNO_REG_SET_P (df_get_live_in (bb), regno))</span>
<span class="lineNum">    5121 </span><span class="lineNoCov">          0 :                         SET_REGNO_REG_SET (df_get_live_in (bb), new_regno);</span>
<span class="lineNum">    5122 </span><span class="lineNoCov">          0 :                       if (REGNO_REG_SET_P (df_get_live_out (bb), regno))</span>
<span class="lineNum">    5123 </span><span class="lineNoCov">          0 :                         SET_REGNO_REG_SET (df_get_live_out (bb), new_regno);</span>
<span class="lineNum">    5124 </span>            :                     }
<span class="lineNum">    5125 </span>            :                 }
<span class="lineNum">    5126 </span>            :             }
<span class="lineNum">    5127 </span>            :         }
<span class="lineNum">    5128 </span>            : 
<span class="lineNum">    5129 </span><span class="lineNoCov">          0 :       gcc_checking_assert (! initial_value_entry (FIRST_PSEUDO_REGISTER,</span>
<span class="lineNum">    5130 </span>            :                                                   &amp;hreg, &amp;preg));
<span class="lineNum">    5131 </span>            :     }
<span class="lineNum">    5132 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    5133 </span>            : 
<span class="lineNum">    5134 </span>            : 
<span class="lineNum">    5135 </span>            : /* True when we use LRA instead of reload pass for the current
<span class="lineNum">    5136 </span>            :    function.  */
<span class="lineNum">    5137 </span>            : bool ira_use_lra_p;
<span class="lineNum">    5138 </span>            : 
<span class="lineNum">    5139 </span>            : /* True if we have allocno conflicts.  It is false for non-optimized
<span class="lineNum">    5140 </span>            :    mode or when the conflict table is too big.  */
<span class="lineNum">    5141 </span>            : bool ira_conflicts_p;
<span class="lineNum">    5142 </span>            : 
<span class="lineNum">    5143 </span>            : /* Saved between IRA and reload.  */
<span class="lineNum">    5144 </span>            : static int saved_flag_ira_share_spill_slots;
<span class="lineNum">    5145 </span>            : 
<a name="5146"><span class="lineNum">    5146 </span>            : /* This is the main entry of IRA.  */</a>
<span class="lineNum">    5147 </span>            : static void
<span class="lineNum">    5148 </span><span class="lineCov">     832590 : ira (FILE *f)</span>
<span class="lineNum">    5149 </span>            : {
<span class="lineNum">    5150 </span><span class="lineCov">     832590 :   bool loops_p;</span>
<span class="lineNum">    5151 </span><span class="lineCov">     832590 :   int ira_max_point_before_emit;</span>
<span class="lineNum">    5152 </span><span class="lineCov">     832590 :   bool saved_flag_caller_saves = flag_caller_saves;</span>
<span class="lineNum">    5153 </span><span class="lineCov">     832590 :   enum ira_region saved_flag_ira_region = flag_ira_region;</span>
<span class="lineNum">    5154 </span>            : 
<span class="lineNum">    5155 </span><span class="lineCov">     832590 :   clear_bb_flags ();</span>
<span class="lineNum">    5156 </span>            : 
<span class="lineNum">    5157 </span>            :   /* Determine if the current function is a leaf before running IRA
<span class="lineNum">    5158 </span>            :      since this can impact optimizations done by the prologue and
<span class="lineNum">    5159 </span>            :      epilogue thus changing register elimination offsets.
<span class="lineNum">    5160 </span>            :      Other target callbacks may use crtl-&gt;is_leaf too, including
<span class="lineNum">    5161 </span>            :      SHRINK_WRAPPING_ENABLED, so initialize as early as possible.  */
<span class="lineNum">    5162 </span><span class="lineCov">     832590 :   crtl-&gt;is_leaf = leaf_function_p ();</span>
<span class="lineNum">    5163 </span>            : 
<span class="lineNum">    5164 </span>            :   /* Perform target specific PIC register initialization.  */
<span class="lineNum">    5165 </span><span class="lineCov">     832590 :   targetm.init_pic_reg ();</span>
<span class="lineNum">    5166 </span>            : 
<span class="lineNum">    5167 </span><span class="lineCov">     832590 :   ira_conflicts_p = optimize &gt; 0;</span>
<span class="lineNum">    5168 </span>            : 
<span class="lineNum">    5169 </span>            :   /* If there are too many pseudos and/or basic blocks (e.g. 10K
<span class="lineNum">    5170 </span>            :      pseudos and 10K blocks or 100K pseudos and 1K blocks), we will
<span class="lineNum">    5171 </span>            :      use simplified and faster algorithms in LRA.  */
<span class="lineNum">    5172 </span><span class="lineCov">     832590 :   lra_simple_p</span>
<span class="lineNum">    5173 </span><span class="lineCov">     832590 :     = (ira_use_lra_p</span>
<span class="lineNum">    5174 </span><span class="lineCov">     832590 :        &amp;&amp; max_reg_num () &gt;= (1 &lt;&lt; 26) / last_basic_block_for_fn (cfun));</span>
<span class="lineNum">    5175 </span><span class="lineCov">     832590 :   if (lra_simple_p)</span>
<span class="lineNum">    5176 </span>            :     {
<span class="lineNum">    5177 </span>            :       /* It permits to skip live range splitting in LRA.  */
<span class="lineNum">    5178 </span><span class="lineCov">          8 :       flag_caller_saves = false;</span>
<span class="lineNum">    5179 </span>            :       /* There is no sense to do regional allocation when we use
<span class="lineNum">    5180 </span>            :          simplified LRA.  */
<span class="lineNum">    5181 </span><span class="lineCov">          8 :       flag_ira_region = IRA_REGION_ONE;</span>
<span class="lineNum">    5182 </span><span class="lineCov">          8 :       ira_conflicts_p = false;</span>
<span class="lineNum">    5183 </span>            :     }
<span class="lineNum">    5184 </span>            : 
<span class="lineNum">    5185 </span>            : #ifndef IRA_NO_OBSTACK
<span class="lineNum">    5186 </span>            :   gcc_obstack_init (&amp;ira_obstack);
<span class="lineNum">    5187 </span>            : #endif
<span class="lineNum">    5188 </span><span class="lineCov">     832590 :   bitmap_obstack_initialize (&amp;ira_bitmap_obstack);</span>
<span class="lineNum">    5189 </span>            : 
<span class="lineNum">    5190 </span>            :   /* LRA uses its own infrastructure to handle caller save registers.  */
<span class="lineNum">    5191 </span><span class="lineCov">     832590 :   if (flag_caller_saves &amp;&amp; !ira_use_lra_p)</span>
<span class="lineNum">    5192 </span><span class="lineNoCov">          0 :     init_caller_save ();</span>
<span class="lineNum">    5193 </span>            : 
<span class="lineNum">    5194 </span><span class="lineCov">     832590 :   if (flag_ira_verbose &lt; 10)</span>
<span class="lineNum">    5195 </span>            :     {
<span class="lineNum">    5196 </span><span class="lineCov">     832590 :       internal_flag_ira_verbose = flag_ira_verbose;</span>
<span class="lineNum">    5197 </span><span class="lineCov">     832590 :       ira_dump_file = f;</span>
<span class="lineNum">    5198 </span>            :     }
<span class="lineNum">    5199 </span>            :   else
<span class="lineNum">    5200 </span>            :     {
<span class="lineNum">    5201 </span><span class="lineNoCov">          0 :       internal_flag_ira_verbose = flag_ira_verbose - 10;</span>
<span class="lineNum">    5202 </span><span class="lineNoCov">          0 :       ira_dump_file = stderr;</span>
<span class="lineNum">    5203 </span>            :     }
<span class="lineNum">    5204 </span>            : 
<span class="lineNum">    5205 </span><span class="lineCov">     832590 :   setup_prohibited_mode_move_regs ();</span>
<span class="lineNum">    5206 </span><span class="lineCov">     832590 :   decrease_live_ranges_number ();</span>
<span class="lineNum">    5207 </span><span class="lineCov">     832590 :   df_note_add_problem ();</span>
<span class="lineNum">    5208 </span>            : 
<span class="lineNum">    5209 </span>            :   /* DF_LIVE can't be used in the register allocator, too many other
<span class="lineNum">    5210 </span>            :      parts of the compiler depend on using the &quot;classic&quot; liveness
<span class="lineNum">    5211 </span>            :      interpretation of the DF_LR problem.  See PR38711.
<span class="lineNum">    5212 </span>            :      Remove the problem, so that we don't spend time updating it in
<span class="lineNum">    5213 </span>            :      any of the df_analyze() calls during IRA/LRA.  */
<span class="lineNum">    5214 </span><span class="lineCov">     832590 :   if (optimize &gt; 1)</span>
<span class="lineNum">    5215 </span><span class="lineCov">     583958 :     df_remove_problem (df_live);</span>
<span class="lineNum">    5216 </span><span class="lineCov">     832590 :   gcc_checking_assert (df_live == NULL);</span>
<span class="lineNum">    5217 </span>            : 
<span class="lineNum">    5218 </span><span class="lineCov">     832590 :   if (flag_checking)</span>
<span class="lineNum">    5219 </span><span class="lineCov">     832579 :     df-&gt;changeable_flags |= DF_VERIFY_SCHEDULED;</span>
<span class="lineNum">    5220 </span>            : 
<span class="lineNum">    5221 </span><span class="lineCov">     832590 :   df_analyze ();</span>
<span class="lineNum">    5222 </span>            : 
<span class="lineNum">    5223 </span><span class="lineCov">     832590 :   init_reg_equiv ();</span>
<span class="lineNum">    5224 </span><span class="lineCov">     832590 :   if (ira_conflicts_p)</span>
<span class="lineNum">    5225 </span>            :     {
<span class="lineNum">    5226 </span><span class="lineCov">     622498 :       calculate_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5227 </span>            : 
<span class="lineNum">    5228 </span><span class="lineCov">     622498 :       if (split_live_ranges_for_shrink_wrap ())</span>
<span class="lineNum">    5229 </span><span class="lineCov">      19009 :         df_analyze ();</span>
<span class="lineNum">    5230 </span>            : 
<span class="lineNum">    5231 </span><span class="lineCov">     622498 :       free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5232 </span>            :     }
<span class="lineNum">    5233 </span>            : 
<span class="lineNum">    5234 </span><span class="lineCov">     832590 :   df_clear_flags (DF_NO_INSN_RESCAN);</span>
<span class="lineNum">    5235 </span>            : 
<span class="lineNum">    5236 </span><span class="lineCov">     832590 :   indirect_jump_optimize ();</span>
<span class="lineNum">    5237 </span><span class="lineCov">     832590 :   if (delete_trivially_dead_insns (get_insns (), max_reg_num ()))</span>
<span class="lineNum">    5238 </span><span class="lineCov">       1802 :     df_analyze ();</span>
<span class="lineNum">    5239 </span>            : 
<span class="lineNum">    5240 </span><span class="lineCov">     832590 :   regstat_init_n_sets_and_refs ();</span>
<span class="lineNum">    5241 </span><span class="lineCov">     832590 :   regstat_compute_ri ();</span>
<span class="lineNum">    5242 </span>            : 
<span class="lineNum">    5243 </span>            :   /* If we are not optimizing, then this is the only place before
<span class="lineNum">    5244 </span>            :      register allocation where dataflow is done.  And that is needed
<span class="lineNum">    5245 </span>            :      to generate these warnings.  */
<span class="lineNum">    5246 </span><span class="lineCov">     832590 :   if (warn_clobbered)</span>
<span class="lineNum">    5247 </span><span class="lineCov">      38856 :     generate_setjmp_warnings ();</span>
<span class="lineNum">    5248 </span>            : 
<span class="lineNum">    5249 </span><span class="lineCov">     832590 :   if (resize_reg_info () &amp;&amp; flag_ira_loop_pressure)</span>
<span class="lineNum">    5250 </span><span class="lineCov">          1 :     ira_set_pseudo_classes (true, ira_dump_file);</span>
<span class="lineNum">    5251 </span>            : 
<span class="lineNum">    5252 </span><span class="lineCov">     832590 :   init_alias_analysis ();</span>
<span class="lineNum">    5253 </span><span class="lineCov">     832590 :   loop_optimizer_init (AVOID_CFG_MODIFICATIONS);</span>
<span class="lineNum">    5254 </span><span class="lineCov">     832590 :   reg_equiv = XCNEWVEC (struct equivalence, max_reg_num ());</span>
<span class="lineNum">    5255 </span><span class="lineCov">     832590 :   update_equiv_regs ();</span>
<span class="lineNum">    5256 </span>            : 
<span class="lineNum">    5257 </span>            :   /* Don't move insns if live range shrinkage or register
<span class="lineNum">    5258 </span>            :      pressure-sensitive scheduling were done because it will not
<span class="lineNum">    5259 </span>            :      improve allocation but likely worsen insn scheduling.  */
<span class="lineNum">    5260 </span><span class="lineCov">     832590 :   if (optimize</span>
<span class="lineNum">    5261 </span><span class="lineCov">     622498 :       &amp;&amp; !flag_live_range_shrinkage</span>
<span class="lineNum">    5262 </span><span class="lineCov">     622487 :       &amp;&amp; !(flag_sched_pressure &amp;&amp; flag_schedule_insns))</span>
<span class="lineNum">    5263 </span><span class="lineCov">     622426 :     combine_and_move_insns ();</span>
<span class="lineNum">    5264 </span>            : 
<span class="lineNum">    5265 </span>            :   /* Gather additional equivalences with memory.  */
<span class="lineNum">    5266 </span><span class="lineCov">     832590 :   if (optimize)</span>
<span class="lineNum">    5267 </span><span class="lineCov">     622498 :     add_store_equivs ();</span>
<span class="lineNum">    5268 </span>            : 
<span class="lineNum">    5269 </span><span class="lineCov">     832590 :   loop_optimizer_finalize ();</span>
<span class="lineNum">    5270 </span><span class="lineCov">     832590 :   free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5271 </span><span class="lineCov">     832590 :   end_alias_analysis ();</span>
<span class="lineNum">    5272 </span><span class="lineCov">     832590 :   free (reg_equiv);</span>
<span class="lineNum">    5273 </span>            : 
<span class="lineNum">    5274 </span><span class="lineCov">     832590 :   setup_reg_equiv ();</span>
<span class="lineNum">    5275 </span><span class="lineCov">     832590 :   grow_reg_equivs ();</span>
<span class="lineNum">    5276 </span><span class="lineCov">     832590 :   setup_reg_equiv_init ();</span>
<span class="lineNum">    5277 </span>            : 
<span class="lineNum">    5278 </span><span class="lineCov">     832590 :   allocated_reg_info_size = max_reg_num ();</span>
<span class="lineNum">    5279 </span>            : 
<span class="lineNum">    5280 </span>            :   /* It is not worth to do such improvement when we use a simple
<span class="lineNum">    5281 </span>            :      allocation because of -O0 usage or because the function is too
<span class="lineNum">    5282 </span>            :      big.  */
<span class="lineNum">    5283 </span><span class="lineCov">     832590 :   if (ira_conflicts_p)</span>
<span class="lineNum">    5284 </span><span class="lineCov">     622498 :     find_moveable_pseudos ();</span>
<span class="lineNum">    5285 </span>            : 
<span class="lineNum">    5286 </span><span class="lineCov">     832590 :   max_regno_before_ira = max_reg_num ();</span>
<span class="lineNum">    5287 </span><span class="lineCov">     832590 :   ira_setup_eliminable_regset ();</span>
<span class="lineNum">    5288 </span>            : 
<span class="lineNum">    5289 </span><span class="lineCov">     832590 :   ira_overall_cost = ira_reg_cost = ira_mem_cost = 0;</span>
<span class="lineNum">    5290 </span><span class="lineCov">     832590 :   ira_load_cost = ira_store_cost = ira_shuffle_cost = 0;</span>
<span class="lineNum">    5291 </span><span class="lineCov">     832590 :   ira_move_loops_num = ira_additional_jumps_num = 0;</span>
<span class="lineNum">    5292 </span>            : 
<span class="lineNum">    5293 </span><span class="lineCov">     832590 :   ira_assert (current_loops == NULL);</span>
<span class="lineNum">    5294 </span><span class="lineCov">     832590 :   if (flag_ira_region == IRA_REGION_ALL || flag_ira_region == IRA_REGION_MIXED)</span>
<span class="lineNum">    5295 </span><span class="lineCov">     596787 :     loop_optimizer_init (AVOID_CFG_MODIFICATIONS | LOOPS_HAVE_RECORDED_EXITS);</span>
<span class="lineNum">    5296 </span>            : 
<span class="lineNum">    5297 </span><span class="lineCov">     832590 :   if (internal_flag_ira_verbose &gt; 0 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    5298 </span><span class="lineCov">         94 :     fprintf (ira_dump_file, &quot;Building IRA IR\n&quot;);</span>
<span class="lineNum">    5299 </span><span class="lineCov">     832590 :   loops_p = ira_build ();</span>
<span class="lineNum">    5300 </span>            : 
<span class="lineNum">    5301 </span><span class="lineCov">     832590 :   ira_assert (ira_conflicts_p || !loops_p);</span>
<span class="lineNum">    5302 </span>            : 
<span class="lineNum">    5303 </span><span class="lineCov">     832590 :   saved_flag_ira_share_spill_slots = flag_ira_share_spill_slots;</span>
<span class="lineNum">    5304 </span><span class="lineCov">    1665180 :   if (too_high_register_pressure_p () || cfun-&gt;calls_setjmp)</span>
<span class="lineNum">    5305 </span>            :     /* It is just wasting compiler's time to pack spilled pseudos into
<span class="lineNum">    5306 </span>            :        stack slots in this case -- prohibit it.  We also do this if
<span class="lineNum">    5307 </span>            :        there is setjmp call because a variable not modified between
<span class="lineNum">    5308 </span>            :        setjmp and longjmp the compiler is required to preserve its
<span class="lineNum">    5309 </span>            :        value and sharing slots does not guarantee it.  */
<span class="lineNum">    5310 </span><span class="lineCov">        902 :     flag_ira_share_spill_slots = FALSE;</span>
<span class="lineNum">    5311 </span>            : 
<span class="lineNum">    5312 </span><span class="lineCov">     832590 :   ira_color ();</span>
<span class="lineNum">    5313 </span>            : 
<span class="lineNum">    5314 </span><span class="lineCov">     832590 :   ira_max_point_before_emit = ira_max_point;</span>
<span class="lineNum">    5315 </span>            : 
<span class="lineNum">    5316 </span><span class="lineCov">     832590 :   ira_initiate_emit_data ();</span>
<span class="lineNum">    5317 </span>            : 
<span class="lineNum">    5318 </span><span class="lineCov">     832590 :   ira_emit (loops_p);</span>
<span class="lineNum">    5319 </span>            : 
<span class="lineNum">    5320 </span><span class="lineCov">     832590 :   max_regno = max_reg_num ();</span>
<span class="lineNum">    5321 </span><span class="lineCov">     832590 :   if (ira_conflicts_p)</span>
<span class="lineNum">    5322 </span>            :     {
<span class="lineNum">    5323 </span><span class="lineCov">     622491 :       if (! loops_p)</span>
<span class="lineNum">    5324 </span>            :         {
<span class="lineNum">    5325 </span><span class="lineCov">     601493 :           if (! ira_use_lra_p)</span>
<span class="lineNum">    5326 </span><span class="lineNoCov">          0 :             ira_initiate_assign ();</span>
<span class="lineNum">    5327 </span>            :         }
<span class="lineNum">    5328 </span>            :       else
<span class="lineNum">    5329 </span>            :         {
<span class="lineNum">    5330 </span><span class="lineCov">      20998 :           expand_reg_info ();</span>
<span class="lineNum">    5331 </span>            : 
<span class="lineNum">    5332 </span><span class="lineCov">      20998 :           if (ira_use_lra_p)</span>
<span class="lineNum">    5333 </span>            :             {
<span class="lineNum">    5334 </span>            :               ira_allocno_t a;
<span class="lineNum">    5335 </span>            :               ira_allocno_iterator ai;
<span class="lineNum">    5336 </span>            : 
<span class="lineNum">    5337 </span><span class="lineCov">    6605354 :               FOR_EACH_ALLOCNO (a, ai)</span>
<span class="lineNum">    5338 </span>            :                 {
<span class="lineNum">    5339 </span><span class="lineCov">    6584356 :                   int old_regno = ALLOCNO_REGNO (a);</span>
<span class="lineNum">    5340 </span><span class="lineCov">    6584356 :                   int new_regno = REGNO (ALLOCNO_EMIT_DATA (a)-&gt;reg);</span>
<span class="lineNum">    5341 </span>            : 
<span class="lineNum">    5342 </span><span class="lineCov">    6584356 :                   ALLOCNO_REGNO (a) = new_regno;</span>
<span class="lineNum">    5343 </span>            : 
<span class="lineNum">    5344 </span><span class="lineCov">    6584356 :                   if (old_regno != new_regno)</span>
<span class="lineNum">    5345 </span><span class="lineCov">     545733 :                     setup_reg_classes (new_regno, reg_preferred_class (old_regno),</span>
<span class="lineNum">    5346 </span>            :                                        reg_alternate_class (old_regno),
<span class="lineNum">    5347 </span>            :                                        reg_allocno_class (old_regno));
<span class="lineNum">    5348 </span>            :                 }
<span class="lineNum">    5349 </span>            :             }
<span class="lineNum">    5350 </span>            :           else
<span class="lineNum">    5351 </span>            :             {
<span class="lineNum">    5352 </span><span class="lineNoCov">          0 :               if (internal_flag_ira_verbose &gt; 0 &amp;&amp; ira_dump_file != NULL)</span>
<span class="lineNum">    5353 </span><span class="lineNoCov">          0 :                 fprintf (ira_dump_file, &quot;Flattening IR\n&quot;);</span>
<span class="lineNum">    5354 </span><span class="lineNoCov">          0 :               ira_flattening (max_regno_before_ira, ira_max_point_before_emit);</span>
<span class="lineNum">    5355 </span>            :             }
<span class="lineNum">    5356 </span>            :           /* New insns were generated: add notes and recalculate live
<span class="lineNum">    5357 </span>            :              info.  */
<span class="lineNum">    5358 </span><span class="lineCov">      20998 :           df_analyze ();</span>
<span class="lineNum">    5359 </span>            : 
<span class="lineNum">    5360 </span>            :           /* ??? Rebuild the loop tree, but why?  Does the loop tree
<span class="lineNum">    5361 </span>            :              change if new insns were generated?  Can that be handled
<span class="lineNum">    5362 </span>            :              by updating the loop tree incrementally?  */
<span class="lineNum">    5363 </span><span class="lineCov">      20998 :           loop_optimizer_finalize ();</span>
<span class="lineNum">    5364 </span><span class="lineCov">      20998 :           free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5365 </span><span class="lineCov">      20998 :           loop_optimizer_init (AVOID_CFG_MODIFICATIONS</span>
<span class="lineNum">    5366 </span>            :                                | LOOPS_HAVE_RECORDED_EXITS);
<span class="lineNum">    5367 </span>            : 
<span class="lineNum">    5368 </span><span class="lineCov">      20998 :           if (! ira_use_lra_p)</span>
<span class="lineNum">    5369 </span>            :             {
<span class="lineNum">    5370 </span><span class="lineNoCov">          0 :               setup_allocno_assignment_flags ();</span>
<span class="lineNum">    5371 </span><span class="lineNoCov">          0 :               ira_initiate_assign ();</span>
<span class="lineNum">    5372 </span><span class="lineNoCov">          0 :               ira_reassign_conflict_allocnos (max_regno);</span>
<span class="lineNum">    5373 </span>            :             }
<span class="lineNum">    5374 </span>            :         }
<span class="lineNum">    5375 </span>            :     }
<span class="lineNum">    5376 </span>            : 
<span class="lineNum">    5377 </span><span class="lineCov">     832590 :   ira_finish_emit_data ();</span>
<span class="lineNum">    5378 </span>            : 
<span class="lineNum">    5379 </span><span class="lineCov">     832590 :   setup_reg_renumber ();</span>
<span class="lineNum">    5380 </span>            : 
<span class="lineNum">    5381 </span><span class="lineCov">     832590 :   calculate_allocation_cost ();</span>
<span class="lineNum">    5382 </span>            : 
<span class="lineNum">    5383 </span>            : #ifdef ENABLE_IRA_CHECKING
<span class="lineNum">    5384 </span><span class="lineCov">     832590 :   if (ira_conflicts_p &amp;&amp; ! ira_use_lra_p)</span>
<span class="lineNum">    5385 </span>            :     /* Opposite to reload pass, LRA does not use any conflict info
<span class="lineNum">    5386 </span>            :        from IRA.  We don't rebuild conflict info for LRA (through
<span class="lineNum">    5387 </span>            :        ira_flattening call) and can not use the check here.  We could
<span class="lineNum">    5388 </span>            :        rebuild this info for LRA in the check mode but there is a risk
<span class="lineNum">    5389 </span>            :        that code generated with the check and without it will be a bit
<span class="lineNum">    5390 </span>            :        different.  Calling ira_flattening in any mode would be a
<span class="lineNum">    5391 </span>            :        wasting CPU time.  So do not check the allocation for LRA.  */
<span class="lineNum">    5392 </span><span class="lineNoCov">          0 :     check_allocation ();</span>
<span class="lineNum">    5393 </span>            : #endif
<span class="lineNum">    5394 </span>            : 
<span class="lineNum">    5395 </span><span class="lineCov">     832590 :   if (max_regno != max_regno_before_ira)</span>
<span class="lineNum">    5396 </span>            :     {
<span class="lineNum">    5397 </span><span class="lineCov">      20598 :       regstat_free_n_sets_and_refs ();</span>
<span class="lineNum">    5398 </span><span class="lineCov">      20598 :       regstat_free_ri ();</span>
<span class="lineNum">    5399 </span><span class="lineCov">      20598 :       regstat_init_n_sets_and_refs ();</span>
<span class="lineNum">    5400 </span><span class="lineCov">      20598 :       regstat_compute_ri ();</span>
<span class="lineNum">    5401 </span>            :     }
<span class="lineNum">    5402 </span>            : 
<span class="lineNum">    5403 </span><span class="lineCov">     832590 :   overall_cost_before = ira_overall_cost;</span>
<span class="lineNum">    5404 </span><span class="lineCov">     832590 :   if (! ira_conflicts_p)</span>
<span class="lineNum">    5405 </span><span class="lineCov">     210099 :     grow_reg_equivs ();</span>
<span class="lineNum">    5406 </span>            :   else
<span class="lineNum">    5407 </span>            :     {
<span class="lineNum">    5408 </span><span class="lineCov">     622491 :       fix_reg_equiv_init ();</span>
<span class="lineNum">    5409 </span>            : 
<span class="lineNum">    5410 </span>            : #ifdef ENABLE_IRA_CHECKING
<span class="lineNum">    5411 </span><span class="lineCov">     622491 :       print_redundant_copies ();</span>
<span class="lineNum">    5412 </span>            : #endif
<span class="lineNum">    5413 </span><span class="lineCov">     622491 :       if (! ira_use_lra_p)</span>
<span class="lineNum">    5414 </span>            :         {
<span class="lineNum">    5415 </span><span class="lineNoCov">          0 :           ira_spilled_reg_stack_slots_num = 0;</span>
<span class="lineNum">    5416 </span><span class="lineNoCov">          0 :           ira_spilled_reg_stack_slots</span>
<span class="lineNum">    5417 </span><span class="lineNoCov">          0 :             = ((struct ira_spilled_reg_stack_slot *)</span>
<span class="lineNum">    5418 </span><span class="lineNoCov">          0 :                ira_allocate (max_regno</span>
<span class="lineNum">    5419 </span>            :                              * sizeof (struct ira_spilled_reg_stack_slot)));
<span class="lineNum">    5420 </span><span class="lineNoCov">          0 :           memset (ira_spilled_reg_stack_slots, 0,</span>
<span class="lineNum">    5421 </span>            :                   max_regno * sizeof (struct ira_spilled_reg_stack_slot));
<span class="lineNum">    5422 </span>            :         }
<span class="lineNum">    5423 </span>            :     }
<span class="lineNum">    5424 </span><span class="lineCov">     832590 :   allocate_initial_values ();</span>
<span class="lineNum">    5425 </span>            : 
<span class="lineNum">    5426 </span>            :   /* See comment for find_moveable_pseudos call.  */
<span class="lineNum">    5427 </span><span class="lineCov">     832590 :   if (ira_conflicts_p)</span>
<span class="lineNum">    5428 </span><span class="lineCov">     622491 :     move_unallocated_pseudos ();</span>
<span class="lineNum">    5429 </span>            : 
<span class="lineNum">    5430 </span>            :   /* Restore original values.  */
<span class="lineNum">    5431 </span><span class="lineCov">     832590 :   if (lra_simple_p)</span>
<span class="lineNum">    5432 </span>            :     {
<span class="lineNum">    5433 </span><span class="lineCov">          8 :       flag_caller_saves = saved_flag_caller_saves;</span>
<span class="lineNum">    5434 </span><span class="lineCov">          8 :       flag_ira_region = saved_flag_ira_region;</span>
<span class="lineNum">    5435 </span>            :     }
<span class="lineNum">    5436 </span><span class="lineCov">     832590 : }</span>
<a name="5437"><span class="lineNum">    5437 </span>            : </a>
<span class="lineNum">    5438 </span>            : static void
<span class="lineNum">    5439 </span><span class="lineCov">     832590 : do_reload (void)</span>
<span class="lineNum">    5440 </span>            : {
<span class="lineNum">    5441 </span><span class="lineCov">     832590 :   basic_block bb;</span>
<span class="lineNum">    5442 </span><span class="lineCov">     832590 :   bool need_dce;</span>
<span class="lineNum">    5443 </span><span class="lineCov">     832590 :   unsigned pic_offset_table_regno = INVALID_REGNUM;</span>
<span class="lineNum">    5444 </span>            : 
<span class="lineNum">    5445 </span><span class="lineCov">     832590 :   if (flag_ira_verbose &lt; 10)</span>
<span class="lineNum">    5446 </span><span class="lineCov">     832590 :     ira_dump_file = dump_file;</span>
<span class="lineNum">    5447 </span>            : 
<span class="lineNum">    5448 </span>            :   /* If pic_offset_table_rtx is a pseudo register, then keep it so
<span class="lineNum">    5449 </span>            :      after reload to avoid possible wrong usages of hard reg assigned
<span class="lineNum">    5450 </span>            :      to it.  */
<span class="lineNum">    5451 </span><span class="lineCov">     832590 :   if (pic_offset_table_rtx</span>
<span class="lineNum">    5452 </span><span class="lineCov">     832590 :       &amp;&amp; REGNO (pic_offset_table_rtx) &gt;= FIRST_PSEUDO_REGISTER)</span>
<span class="lineNum">    5453 </span>            :     pic_offset_table_regno = REGNO (pic_offset_table_rtx);
<span class="lineNum">    5454 </span>            : 
<span class="lineNum">    5455 </span><span class="lineCov">     832590 :   timevar_push (TV_RELOAD);</span>
<span class="lineNum">    5456 </span><span class="lineCov">     832590 :   if (ira_use_lra_p)</span>
<span class="lineNum">    5457 </span>            :     {
<span class="lineNum">    5458 </span><span class="lineCov">     832590 :       if (current_loops != NULL)</span>
<span class="lineNum">    5459 </span>            :         {
<span class="lineNum">    5460 </span><span class="lineCov">     596787 :           loop_optimizer_finalize ();</span>
<span class="lineNum">    5461 </span><span class="lineCov">     596787 :           free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5462 </span>            :         }
<span class="lineNum">    5463 </span><span class="lineCov">   10551139 :       FOR_ALL_BB_FN (bb, cfun)</span>
<span class="lineNum">    5464 </span><span class="lineCov">    9718549 :         bb-&gt;loop_father = NULL;</span>
<span class="lineNum">    5465 </span><span class="lineCov">     832590 :       current_loops = NULL;</span>
<span class="lineNum">    5466 </span>            : 
<span class="lineNum">    5467 </span><span class="lineCov">     832590 :       ira_destroy ();</span>
<span class="lineNum">    5468 </span>            : 
<span class="lineNum">    5469 </span><span class="lineCov">     832590 :       lra (ira_dump_file);</span>
<span class="lineNum">    5470 </span>            :       /* ???!!! Move it before lra () when we use ira_reg_equiv in
<span class="lineNum">    5471 </span>            :          LRA.  */
<span class="lineNum">    5472 </span><span class="lineCov">     832590 :       vec_free (reg_equivs);</span>
<span class="lineNum">    5473 </span><span class="lineCov">     832590 :       reg_equivs = NULL;</span>
<span class="lineNum">    5474 </span><span class="lineCov">     832590 :       need_dce = false;</span>
<span class="lineNum">    5475 </span>            :     }
<span class="lineNum">    5476 </span>            :   else
<span class="lineNum">    5477 </span>            :     {
<span class="lineNum">    5478 </span><span class="lineNoCov">          0 :       df_set_flags (DF_NO_INSN_RESCAN);</span>
<span class="lineNum">    5479 </span><span class="lineNoCov">          0 :       build_insn_chain ();</span>
<span class="lineNum">    5480 </span>            : 
<span class="lineNum">    5481 </span><span class="lineNoCov">          0 :       need_dce = reload (get_insns (), ira_conflicts_p);</span>
<span class="lineNum">    5482 </span>            :     }
<span class="lineNum">    5483 </span>            : 
<span class="lineNum">    5484 </span><span class="lineCov">     832590 :   timevar_pop (TV_RELOAD);</span>
<span class="lineNum">    5485 </span>            : 
<span class="lineNum">    5486 </span><span class="lineCov">     832590 :   timevar_push (TV_IRA);</span>
<span class="lineNum">    5487 </span>            : 
<span class="lineNum">    5488 </span><span class="lineCov">     832590 :   if (ira_conflicts_p &amp;&amp; ! ira_use_lra_p)</span>
<span class="lineNum">    5489 </span>            :     {
<span class="lineNum">    5490 </span><span class="lineNoCov">          0 :       ira_free (ira_spilled_reg_stack_slots);</span>
<span class="lineNum">    5491 </span><span class="lineNoCov">          0 :       ira_finish_assign ();</span>
<span class="lineNum">    5492 </span>            :     }
<span class="lineNum">    5493 </span>            : 
<span class="lineNum">    5494 </span><span class="lineCov">     832590 :   if (internal_flag_ira_verbose &gt; 0 &amp;&amp; ira_dump_file != NULL</span>
<span class="lineNum">    5495 </span><span class="lineCov">        100 :       &amp;&amp; overall_cost_before != ira_overall_cost)</span>
<span class="lineNum">    5496 </span><span class="lineNoCov">          0 :     fprintf (ira_dump_file, &quot;+++Overall after reload %&quot; PRId64 &quot;\n&quot;,</span>
<span class="lineNum">    5497 </span>            :              ira_overall_cost);
<span class="lineNum">    5498 </span>            : 
<span class="lineNum">    5499 </span><span class="lineCov">     832590 :   flag_ira_share_spill_slots = saved_flag_ira_share_spill_slots;</span>
<span class="lineNum">    5500 </span>            : 
<span class="lineNum">    5501 </span><span class="lineCov">     832590 :   if (! ira_use_lra_p)</span>
<span class="lineNum">    5502 </span>            :     {
<span class="lineNum">    5503 </span><span class="lineNoCov">          0 :       ira_destroy ();</span>
<span class="lineNum">    5504 </span><span class="lineNoCov">          0 :       if (current_loops != NULL)</span>
<span class="lineNum">    5505 </span>            :         {
<span class="lineNum">    5506 </span><span class="lineNoCov">          0 :           loop_optimizer_finalize ();</span>
<span class="lineNum">    5507 </span><span class="lineNoCov">          0 :           free_dominance_info (CDI_DOMINATORS);</span>
<span class="lineNum">    5508 </span>            :         }
<span class="lineNum">    5509 </span><span class="lineNoCov">          0 :       FOR_ALL_BB_FN (bb, cfun)</span>
<span class="lineNum">    5510 </span><span class="lineNoCov">          0 :         bb-&gt;loop_father = NULL;</span>
<span class="lineNum">    5511 </span><span class="lineNoCov">          0 :       current_loops = NULL;</span>
<span class="lineNum">    5512 </span>            :       
<span class="lineNum">    5513 </span><span class="lineNoCov">          0 :       regstat_free_ri ();</span>
<span class="lineNum">    5514 </span><span class="lineNoCov">          0 :       regstat_free_n_sets_and_refs ();</span>
<span class="lineNum">    5515 </span>            :     }
<span class="lineNum">    5516 </span>            : 
<span class="lineNum">    5517 </span><span class="lineCov">     832590 :   if (optimize)</span>
<span class="lineNum">    5518 </span><span class="lineCov">     622498 :     cleanup_cfg (CLEANUP_EXPENSIVE);</span>
<span class="lineNum">    5519 </span>            : 
<span class="lineNum">    5520 </span><span class="lineCov">     832590 :   finish_reg_equiv ();</span>
<span class="lineNum">    5521 </span>            : 
<span class="lineNum">    5522 </span><span class="lineCov">     832590 :   bitmap_obstack_release (&amp;ira_bitmap_obstack);</span>
<span class="lineNum">    5523 </span>            : #ifndef IRA_NO_OBSTACK
<span class="lineNum">    5524 </span>            :   obstack_free (&amp;ira_obstack, NULL);
<span class="lineNum">    5525 </span>            : #endif
<span class="lineNum">    5526 </span>            : 
<span class="lineNum">    5527 </span>            :   /* The code after the reload has changed so much that at this point
<span class="lineNum">    5528 </span>            :      we might as well just rescan everything.  Note that
<span class="lineNum">    5529 </span>            :      df_rescan_all_insns is not going to help here because it does not
<span class="lineNum">    5530 </span>            :      touch the artificial uses and defs.  */
<span class="lineNum">    5531 </span><span class="lineCov">     832590 :   df_finish_pass (true);</span>
<span class="lineNum">    5532 </span><span class="lineCov">     832590 :   df_scan_alloc (NULL);</span>
<span class="lineNum">    5533 </span><span class="lineCov">     832590 :   df_scan_blocks ();</span>
<span class="lineNum">    5534 </span>            : 
<span class="lineNum">    5535 </span><span class="lineCov">     832590 :   if (optimize &gt; 1)</span>
<span class="lineNum">    5536 </span>            :     {
<span class="lineNum">    5537 </span><span class="lineCov">     583958 :       df_live_add_problem ();</span>
<span class="lineNum">    5538 </span><span class="lineCov">     583958 :       df_live_set_all_dirty ();</span>
<span class="lineNum">    5539 </span>            :     }
<span class="lineNum">    5540 </span>            : 
<span class="lineNum">    5541 </span><span class="lineCov">     832590 :   if (optimize)</span>
<span class="lineNum">    5542 </span><span class="lineCov">     622498 :     df_analyze ();</span>
<span class="lineNum">    5543 </span>            : 
<span class="lineNum">    5544 </span><span class="lineCov">     832590 :   if (need_dce &amp;&amp; optimize)</span>
<span class="lineNum">    5545 </span><span class="lineNoCov">          0 :     run_fast_dce ();</span>
<span class="lineNum">    5546 </span>            : 
<span class="lineNum">    5547 </span>            :   /* Diagnose uses of the hard frame pointer when it is used as a global
<span class="lineNum">    5548 </span>            :      register.  Often we can get away with letting the user appropriate
<span class="lineNum">    5549 </span>            :      the frame pointer, but we should let them know when code generation
<span class="lineNum">    5550 </span>            :      makes that impossible.  */
<span class="lineNum">    5551 </span><span class="lineCov">     832590 :   if (global_regs[HARD_FRAME_POINTER_REGNUM] &amp;&amp; frame_pointer_needed)</span>
<span class="lineNum">    5552 </span>            :     {
<span class="lineNum">    5553 </span><span class="lineCov">          2 :       tree decl = global_regs_decl[HARD_FRAME_POINTER_REGNUM];</span>
<span class="lineNum">    5554 </span><span class="lineCov">          2 :       error_at (DECL_SOURCE_LOCATION (current_function_decl),</span>
<span class="lineNum">    5555 </span>            :                 &quot;frame pointer required, but reserved&quot;);
<span class="lineNum">    5556 </span><span class="lineCov">          2 :       inform (DECL_SOURCE_LOCATION (decl), &quot;for %qD&quot;, decl);</span>
<span class="lineNum">    5557 </span>            :     }
<span class="lineNum">    5558 </span>            : 
<span class="lineNum">    5559 </span>            :   /* If we are doing generic stack checking, give a warning if this
<span class="lineNum">    5560 </span>            :      function's frame size is larger than we expect.  */
<span class="lineNum">    5561 </span><span class="lineCov">     832590 :   if (flag_stack_check == GENERIC_STACK_CHECK)</span>
<span class="lineNum">    5562 </span>            :     {
<span class="lineNum">    5563 </span><span class="lineCov">          8 :       poly_int64 size = get_frame_size () + STACK_CHECK_FIXED_FRAME_SIZE;</span>
<span class="lineNum">    5564 </span>            : 
<span class="lineNum">    5565 </span><span class="lineCov">        624 :       for (int i = 0; i &lt; FIRST_PSEUDO_REGISTER; i++)</span>
<span class="lineNum">    5566 </span><span class="lineCov">        616 :         if (df_regs_ever_live_p (i) &amp;&amp; !fixed_regs[i] &amp;&amp; call_used_regs[i])</span>
<span class="lineNum">    5567 </span><span class="lineCov">         16 :           size += UNITS_PER_WORD;</span>
<span class="lineNum">    5568 </span>            : 
<span class="lineNum">    5569 </span><span class="lineCov">          8 :       if (constant_lower_bound (size) &gt; STACK_CHECK_MAX_FRAME_SIZE)</span>
<span class="lineNum">    5570 </span><span class="lineCov">          1 :         warning (0, &quot;frame size too large for reliable stack checking&quot;);</span>
<span class="lineNum">    5571 </span>            :     }
<span class="lineNum">    5572 </span>            : 
<span class="lineNum">    5573 </span><span class="lineCov">     832590 :   if (pic_offset_table_regno != INVALID_REGNUM)</span>
<span class="lineNum">    5574 </span><span class="lineCov">      29923 :     pic_offset_table_rtx = gen_rtx_REG (Pmode, pic_offset_table_regno);</span>
<span class="lineNum">    5575 </span>            : 
<span class="lineNum">    5576 </span><span class="lineCov">     832590 :   timevar_pop (TV_IRA);</span>
<span class="lineNum">    5577 </span><span class="lineCov">     832590 : }</span>
<span class="lineNum">    5578 </span>            : 
<span class="lineNum">    5579 </span>            : /* Run the integrated register allocator.  */
<span class="lineNum">    5580 </span>            : 
<span class="lineNum">    5581 </span>            : namespace {
<span class="lineNum">    5582 </span>            : 
<span class="lineNum">    5583 </span>            : const pass_data pass_data_ira =
<span class="lineNum">    5584 </span>            : {
<span class="lineNum">    5585 </span>            :   RTL_PASS, /* type */
<span class="lineNum">    5586 </span>            :   &quot;ira&quot;, /* name */
<span class="lineNum">    5587 </span>            :   OPTGROUP_NONE, /* optinfo_flags */
<span class="lineNum">    5588 </span>            :   TV_IRA, /* tv_id */
<span class="lineNum">    5589 </span>            :   0, /* properties_required */
<span class="lineNum">    5590 </span>            :   0, /* properties_provided */
<span class="lineNum">    5591 </span>            :   0, /* properties_destroyed */
<span class="lineNum">    5592 </span>            :   0, /* todo_flags_start */
<span class="lineNum">    5593 </span>            :   TODO_do_not_ggc_collect, /* todo_flags_finish */
<span class="lineNum">    5594 </span>            : };
<span class="lineNum">    5595 </span>            : 
<span class="lineNum">    5596 </span>            : class pass_ira : public rtl_opt_pass
<span class="lineNum">    5597 </span>            : {
<span class="lineNum">    5598 </span>            : public:
<span class="lineNum">    5599 </span>            :   pass_ira (gcc::context *ctxt)
<span class="lineNum">    5600 </span><span class="lineCov">     340624 :     : rtl_opt_pass (pass_data_ira, ctxt)</span>
<span class="lineNum">    5601 </span>            :   {}
<a name="5602"><span class="lineNum">    5602 </span>            : </a>
<span class="lineNum">    5603 </span>            :   /* opt_pass methods: */
<span class="lineNum">    5604 </span><span class="lineCov">     832594 :   virtual bool gate (function *)</span>
<span class="lineNum">    5605 </span>            :     {
<a name="5606"><span class="lineNum">    5606 </span><span class="lineCov">     832594 :       return !targetm.no_register_allocation;</span></a>
<span class="lineNum">    5607 </span>            :     }
<span class="lineNum">    5608 </span><span class="lineCov">     832590 :   virtual unsigned int execute (function *)</span>
<span class="lineNum">    5609 </span>            :     {
<span class="lineNum">    5610 </span><span class="lineCov">     832590 :       ira (dump_file);</span>
<span class="lineNum">    5611 </span><span class="lineCov">     832590 :       return 0;</span>
<span class="lineNum">    5612 </span>            :     }
<span class="lineNum">    5613 </span>            : 
<span class="lineNum">    5614 </span>            : }; // class pass_ira
<span class="lineNum">    5615 </span>            : 
<span class="lineNum">    5616 </span>            : } // anon namespace
<a name="5617"><span class="lineNum">    5617 </span>            : </a>
<span class="lineNum">    5618 </span>            : rtl_opt_pass *
<span class="lineNum">    5619 </span><span class="lineCov">     170312 : make_pass_ira (gcc::context *ctxt)</span>
<span class="lineNum">    5620 </span>            : {
<span class="lineNum">    5621 </span><span class="lineCov">     170312 :   return new pass_ira (ctxt);</span>
<span class="lineNum">    5622 </span>            : }
<span class="lineNum">    5623 </span>            : 
<span class="lineNum">    5624 </span>            : namespace {
<span class="lineNum">    5625 </span>            : 
<span class="lineNum">    5626 </span>            : const pass_data pass_data_reload =
<span class="lineNum">    5627 </span>            : {
<span class="lineNum">    5628 </span>            :   RTL_PASS, /* type */
<span class="lineNum">    5629 </span>            :   &quot;reload&quot;, /* name */
<span class="lineNum">    5630 </span>            :   OPTGROUP_NONE, /* optinfo_flags */
<span class="lineNum">    5631 </span>            :   TV_RELOAD, /* tv_id */
<span class="lineNum">    5632 </span>            :   0, /* properties_required */
<span class="lineNum">    5633 </span>            :   0, /* properties_provided */
<span class="lineNum">    5634 </span>            :   0, /* properties_destroyed */
<span class="lineNum">    5635 </span>            :   0, /* todo_flags_start */
<span class="lineNum">    5636 </span>            :   0, /* todo_flags_finish */
<span class="lineNum">    5637 </span>            : };
<span class="lineNum">    5638 </span>            : 
<span class="lineNum">    5639 </span>            : class pass_reload : public rtl_opt_pass
<span class="lineNum">    5640 </span>            : {
<span class="lineNum">    5641 </span>            : public:
<span class="lineNum">    5642 </span>            :   pass_reload (gcc::context *ctxt)
<span class="lineNum">    5643 </span><span class="lineCov">     340624 :     : rtl_opt_pass (pass_data_reload, ctxt)</span>
<span class="lineNum">    5644 </span>            :   {}
<a name="5645"><span class="lineNum">    5645 </span>            : </a>
<span class="lineNum">    5646 </span>            :   /* opt_pass methods: */
<span class="lineNum">    5647 </span><span class="lineCov">     832594 :   virtual bool gate (function *)</span>
<span class="lineNum">    5648 </span>            :     {
<a name="5649"><span class="lineNum">    5649 </span><span class="lineCov">     832594 :       return !targetm.no_register_allocation;</span></a>
<span class="lineNum">    5650 </span>            :     }
<span class="lineNum">    5651 </span><span class="lineCov">     832590 :   virtual unsigned int execute (function *)</span>
<span class="lineNum">    5652 </span>            :     {
<span class="lineNum">    5653 </span><span class="lineCov">     832590 :       do_reload ();</span>
<span class="lineNum">    5654 </span><span class="lineCov">     832590 :       return 0;</span>
<span class="lineNum">    5655 </span>            :     }
<span class="lineNum">    5656 </span>            : 
<span class="lineNum">    5657 </span>            : }; // class pass_reload
<span class="lineNum">    5658 </span>            : 
<span class="lineNum">    5659 </span>            : } // anon namespace
<a name="5660"><span class="lineNum">    5660 </span>            : </a>
<span class="lineNum">    5661 </span>            : rtl_opt_pass *
<span class="lineNum">    5662 </span><span class="lineCov">     170312 : make_pass_reload (gcc::context *ctxt)</span>
<span class="lineNum">    5663 </span>            : {
<span class="lineNum">    5664 </span><span class="lineCov">     170312 :   return new pass_reload (ctxt);</span>
<span class="lineNum">    5665 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
