#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* red */
red__0__DM__MASK EQU 0x1C0000
red__0__DM__SHIFT EQU 18
red__0__DR EQU CYREG_PRT1_DR
red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
red__0__HSIOM_MASK EQU 0x0F000000
red__0__HSIOM_SHIFT EQU 24
red__0__INTCFG EQU CYREG_PRT1_INTCFG
red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
red__0__MASK EQU 0x40
red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
red__0__PC EQU CYREG_PRT1_PC
red__0__PC2 EQU CYREG_PRT1_PC2
red__0__PORT EQU 1
red__0__PS EQU CYREG_PRT1_PS
red__0__SHIFT EQU 6
red__DR EQU CYREG_PRT1_DR
red__INTCFG EQU CYREG_PRT1_INTCFG
red__INTSTAT EQU CYREG_PRT1_INTSTAT
red__MASK EQU 0x40
red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
red__PC EQU CYREG_PRT1_PC
red__PC2 EQU CYREG_PRT1_PC2
red__PORT EQU 1
red__PS EQU CYREG_PRT1_PS
red__SHIFT EQU 6

/* blue */
blue__0__DM__MASK EQU 0xE00
blue__0__DM__SHIFT EQU 9
blue__0__DR EQU CYREG_PRT0_DR
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
blue__0__HSIOM_MASK EQU 0x0000F000
blue__0__HSIOM_SHIFT EQU 12
blue__0__INTCFG EQU CYREG_PRT0_INTCFG
blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
blue__0__MASK EQU 0x08
blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
blue__0__PC EQU CYREG_PRT0_PC
blue__0__PC2 EQU CYREG_PRT0_PC2
blue__0__PORT EQU 0
blue__0__PS EQU CYREG_PRT0_PS
blue__0__SHIFT EQU 3
blue__DR EQU CYREG_PRT0_DR
blue__INTCFG EQU CYREG_PRT0_INTCFG
blue__INTSTAT EQU CYREG_PRT0_INTSTAT
blue__MASK EQU 0x08
blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
blue__PC EQU CYREG_PRT0_PC
blue__PC2 EQU CYREG_PRT0_PC2
blue__PORT EQU 0
blue__PS EQU CYREG_PRT0_PS
blue__SHIFT EQU 3

/* pir1 */
pir1__0__DM__MASK EQU 0x38000
pir1__0__DM__SHIFT EQU 15
pir1__0__DR EQU CYREG_PRT2_DR
pir1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pir1__0__HSIOM_MASK EQU 0x00F00000
pir1__0__HSIOM_SHIFT EQU 20
pir1__0__INTCFG EQU CYREG_PRT2_INTCFG
pir1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pir1__0__MASK EQU 0x20
pir1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir1__0__PC EQU CYREG_PRT2_PC
pir1__0__PC2 EQU CYREG_PRT2_PC2
pir1__0__PORT EQU 2
pir1__0__PS EQU CYREG_PRT2_PS
pir1__0__SHIFT EQU 5
pir1__DR EQU CYREG_PRT2_DR
pir1__INTCFG EQU CYREG_PRT2_INTCFG
pir1__INTSTAT EQU CYREG_PRT2_INTSTAT
pir1__MASK EQU 0x20
pir1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir1__PC EQU CYREG_PRT2_PC
pir1__PC2 EQU CYREG_PRT2_PC2
pir1__PORT EQU 2
pir1__PS EQU CYREG_PRT2_PS
pir1__SHIFT EQU 5

/* pir2 */
pir2__0__DM__MASK EQU 0x7000
pir2__0__DM__SHIFT EQU 12
pir2__0__DR EQU CYREG_PRT2_DR
pir2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pir2__0__HSIOM_MASK EQU 0x000F0000
pir2__0__HSIOM_SHIFT EQU 16
pir2__0__INTCFG EQU CYREG_PRT2_INTCFG
pir2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pir2__0__MASK EQU 0x10
pir2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir2__0__PC EQU CYREG_PRT2_PC
pir2__0__PC2 EQU CYREG_PRT2_PC2
pir2__0__PORT EQU 2
pir2__0__PS EQU CYREG_PRT2_PS
pir2__0__SHIFT EQU 4
pir2__DR EQU CYREG_PRT2_DR
pir2__INTCFG EQU CYREG_PRT2_INTCFG
pir2__INTSTAT EQU CYREG_PRT2_INTSTAT
pir2__MASK EQU 0x10
pir2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir2__PC EQU CYREG_PRT2_PC
pir2__PC2 EQU CYREG_PRT2_PC2
pir2__PORT EQU 2
pir2__PS EQU CYREG_PRT2_PS
pir2__SHIFT EQU 4

/* pir3 */
pir3__0__DM__MASK EQU 0xE00
pir3__0__DM__SHIFT EQU 9
pir3__0__DR EQU CYREG_PRT2_DR
pir3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pir3__0__HSIOM_MASK EQU 0x0000F000
pir3__0__HSIOM_SHIFT EQU 12
pir3__0__INTCFG EQU CYREG_PRT2_INTCFG
pir3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pir3__0__MASK EQU 0x08
pir3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir3__0__PC EQU CYREG_PRT2_PC
pir3__0__PC2 EQU CYREG_PRT2_PC2
pir3__0__PORT EQU 2
pir3__0__PS EQU CYREG_PRT2_PS
pir3__0__SHIFT EQU 3
pir3__DR EQU CYREG_PRT2_DR
pir3__INTCFG EQU CYREG_PRT2_INTCFG
pir3__INTSTAT EQU CYREG_PRT2_INTSTAT
pir3__MASK EQU 0x08
pir3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir3__PC EQU CYREG_PRT2_PC
pir3__PC2 EQU CYREG_PRT2_PC2
pir3__PORT EQU 2
pir3__PS EQU CYREG_PRT2_PS
pir3__SHIFT EQU 3

/* pir4 */
pir4__0__DM__MASK EQU 0x1C0
pir4__0__DM__SHIFT EQU 6
pir4__0__DR EQU CYREG_PRT2_DR
pir4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pir4__0__HSIOM_MASK EQU 0x00000F00
pir4__0__HSIOM_SHIFT EQU 8
pir4__0__INTCFG EQU CYREG_PRT2_INTCFG
pir4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pir4__0__MASK EQU 0x04
pir4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir4__0__PC EQU CYREG_PRT2_PC
pir4__0__PC2 EQU CYREG_PRT2_PC2
pir4__0__PORT EQU 2
pir4__0__PS EQU CYREG_PRT2_PS
pir4__0__SHIFT EQU 2
pir4__DR EQU CYREG_PRT2_DR
pir4__INTCFG EQU CYREG_PRT2_INTCFG
pir4__INTSTAT EQU CYREG_PRT2_INTSTAT
pir4__MASK EQU 0x04
pir4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pir4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pir4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pir4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pir4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pir4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pir4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pir4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pir4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pir4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pir4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pir4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pir4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pir4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pir4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pir4__PC EQU CYREG_PRT2_PC
pir4__PC2 EQU CYREG_PRT2_PC2
pir4__PORT EQU 2
pir4__PS EQU CYREG_PRT2_PS
pir4__SHIFT EQU 2

/* green */
green__0__DM__MASK EQU 0x1C0
green__0__DM__SHIFT EQU 6
green__0__DR EQU CYREG_PRT0_DR
green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
green__0__HSIOM_MASK EQU 0x00000F00
green__0__HSIOM_SHIFT EQU 8
green__0__INTCFG EQU CYREG_PRT0_INTCFG
green__0__INTSTAT EQU CYREG_PRT0_INTSTAT
green__0__MASK EQU 0x04
green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
green__0__PC EQU CYREG_PRT0_PC
green__0__PC2 EQU CYREG_PRT0_PC2
green__0__PORT EQU 0
green__0__PS EQU CYREG_PRT0_PS
green__0__SHIFT EQU 2
green__DR EQU CYREG_PRT0_DR
green__INTCFG EQU CYREG_PRT0_INTCFG
green__INTSTAT EQU CYREG_PRT0_INTSTAT
green__MASK EQU 0x04
green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
green__PC EQU CYREG_PRT0_PC
green__PC2 EQU CYREG_PRT0_PC2
green__PORT EQU 0
green__PS EQU CYREG_PRT0_PS
green__SHIFT EQU 2

/* Front_door */
Front_door__0__DM__MASK EQU 0x7000
Front_door__0__DM__SHIFT EQU 12
Front_door__0__DR EQU CYREG_PRT1_DR
Front_door__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Front_door__0__HSIOM_MASK EQU 0x000F0000
Front_door__0__HSIOM_SHIFT EQU 16
Front_door__0__INTCFG EQU CYREG_PRT1_INTCFG
Front_door__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Front_door__0__MASK EQU 0x10
Front_door__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Front_door__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Front_door__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Front_door__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Front_door__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Front_door__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Front_door__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Front_door__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Front_door__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Front_door__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Front_door__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Front_door__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Front_door__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Front_door__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Front_door__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Front_door__0__PC EQU CYREG_PRT1_PC
Front_door__0__PC2 EQU CYREG_PRT1_PC2
Front_door__0__PORT EQU 1
Front_door__0__PS EQU CYREG_PRT1_PS
Front_door__0__SHIFT EQU 4
Front_door__DR EQU CYREG_PRT1_DR
Front_door__INTCFG EQU CYREG_PRT1_INTCFG
Front_door__INTSTAT EQU CYREG_PRT1_INTSTAT
Front_door__MASK EQU 0x10
Front_door__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Front_door__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Front_door__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Front_door__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Front_door__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Front_door__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Front_door__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Front_door__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Front_door__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Front_door__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Front_door__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Front_door__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Front_door__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Front_door__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Front_door__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Front_door__PC EQU CYREG_PRT1_PC
Front_door__PC2 EQU CYREG_PRT1_PC2
Front_door__PORT EQU 1
Front_door__PS EQU CYREG_PRT1_PS
Front_door__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
