# JRE version: OpenJDK Runtime Environment Temurin-21.0.1+12 (21.0.1+12) (build 21.0.1+12-LTS)
# Java VM: OpenJDK 64-Bit Server VM Temurin-21.0.1+12 (21.0.1+12-LTS, mixed mode, sharing, tiered, compressed oops, compressed class ptrs, g1 gc, windows-amd64)
# Problematic frame:
# Csrcscan starts
INFO: analyzing module clk_divider (VERI-9002)
INFO: analyzing module single_pulse (VERI-9002)
INFO: analyzing module uart_rx (VERI-9002)
INFO: analyzing module uart_tx (VERI-9002)
INFO: analyzing module uart_system (VERI-9002)
C:/Users/User/AppData/Local/Temp/VivadoEditorAssist13777220928637978874.tmp(16): WARNING: redeclaration of ANSI port 'utf8_data' is not allowed (VERI-1372)
C:/Users/User/AppData/Local/Temp/VivadoEditorAssist13777220928637978874.tmp(17): WARNING: redeclaration of ANSI port 'clk_uart' is not allowed (VERI-1372)
INFO: analyzing module divClock (VERI-9002)
INFO: analyzing module quadSevenSeg (VERI-9002)
INFO: analyzing module siekoo_rom (VERI-9002)
INFO: analyzing module tb_uart_rx (VERI-9002)
INFO: analyzing module tb_uart_system (VERI-9002)
INFO: analyzing module clk_divider_tb (VERI-9002)
INFO: analyzing module uart_rx_tb (VERI-9002)
srcscan exits with return value 0
