===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 24.1011 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3290 ( 14.6%)    4.3290 ( 18.0%)  FIR Parser
   13.4194 ( 45.1%)    9.2374 ( 38.3%)  'firrtl.circuit' Pipeline
    2.2574 (  7.6%)    1.1293 (  4.7%)    'firrtl.module' Pipeline
    2.0711 (  7.0%)    1.0405 (  4.3%)      CSE
    0.0033 (  0.0%)    0.0027 (  0.0%)        (A) DominanceInfo
    0.1815 (  0.6%)    0.0965 (  0.4%)      LowerCHIRRTL
    0.1243 (  0.4%)    0.1243 (  0.5%)    InferWidths
    0.8694 (  2.9%)    0.8694 (  3.6%)    InferResets
    0.0399 (  0.1%)    0.0399 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7825 (  2.6%)    0.7825 (  3.2%)    LowerFIRRTLTypes
    4.4337 ( 14.9%)    2.2224 (  9.2%)    'firrtl.module' Pipeline
    2.2963 (  7.7%)    1.1646 (  4.8%)      ExpandWhens
    2.1325 (  7.2%)    1.0769 (  4.5%)      Canonicalizer
    0.6142 (  2.1%)    0.6142 (  2.5%)    Inliner
    2.6469 (  8.9%)    2.6469 ( 11.0%)    IMConstProp
    0.0367 (  0.1%)    0.0367 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    1.6801 (  5.7%)    0.8412 (  3.5%)    'firrtl.module' Pipeline
    1.6773 (  5.6%)    0.8397 (  3.5%)      Canonicalizer
    1.0329 (  3.5%)    1.0329 (  4.3%)  LowerFIRRTLToHW
    0.2226 (  0.7%)    0.2226 (  0.9%)  HWMemSimImpl
    2.4601 (  8.3%)    1.2301 (  5.1%)  'hw.module' Pipeline
    0.0543 (  0.2%)    0.0275 (  0.1%)    HWCleanup
    0.7956 (  2.7%)    0.4142 (  1.7%)    CSE
    0.0015 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.5880 (  5.3%)    0.8106 (  3.4%)    Canonicalizer
    0.0118 (  0.0%)    0.0063 (  0.0%)    HWLegalizeModules
    0.3622 (  1.2%)    0.3622 (  1.5%)  HWLegalizeNames
    0.4261 (  1.4%)    0.2140 (  0.9%)  'hw.module' Pipeline
    0.4226 (  1.4%)    0.2124 (  0.9%)    PrettifyVerilog
    7.4622 ( 25.1%)    7.4622 ( 31.0%)  Output
    0.0063 (  0.0%)    0.0063 (  0.0%)  Rest
   29.7251 (100.0%)   24.1011 (100.0%)  Total

{
  totalTime: 24.14,
  maxMemory: 812728320
}
