// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module KeccakF1600_StatePer_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_address0,
        state_ce0,
        state_we0,
        state_d0,
        state_q0,
        state_address1,
        state_ce1,
        state_we1,
        state_d1,
        state_q1
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] state_address0;
output   state_ce0;
output   state_we0;
output  [63:0] state_d0;
input  [63:0] state_q0;
output  [4:0] state_address1;
output   state_ce1;
output   state_we1;
output  [63:0] state_d1;
input  [63:0] state_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] state_address0;
reg state_ce0;
reg state_we0;
reg[63:0] state_d0;
reg[4:0] state_address1;
reg state_ce1;
reg state_we1;
reg[63:0] state_d1;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] KeccakF_RoundConstan_address0;
reg    KeccakF_RoundConstan_ce0;
wire   [63:0] KeccakF_RoundConstan_q0;
wire   [4:0] KeccakF_RoundConstan_address1;
reg    KeccakF_RoundConstan_ce1;
wire   [63:0] KeccakF_RoundConstan_q1;
reg   [63:0] Aba_reg_3553;
wire    ap_CS_fsm_state2;
wire   [4:0] state_addr_1_reg_3558;
wire   [4:0] state_addr_2_reg_3563;
reg   [63:0] Abe_reg_3568;
wire    ap_CS_fsm_state3;
reg   [63:0] Abi_reg_3573;
reg   [63:0] Abo_reg_3590;
wire    ap_CS_fsm_state4;
reg   [63:0] Abu_reg_3595;
reg   [63:0] Aga_reg_3612;
wire    ap_CS_fsm_state5;
reg   [63:0] Age_reg_3617;
reg   [63:0] Agi_reg_3634;
wire    ap_CS_fsm_state6;
reg   [63:0] Ago_reg_3639;
reg   [63:0] Agu_reg_3656;
wire    ap_CS_fsm_state7;
reg   [63:0] Aka_reg_3661;
reg   [63:0] Ake_reg_3678;
wire    ap_CS_fsm_state8;
reg   [63:0] Aki_reg_3683;
reg   [63:0] Ako_reg_3700;
wire    ap_CS_fsm_state9;
reg   [63:0] Aku_reg_3705;
reg   [63:0] Ama_reg_3722;
wire    ap_CS_fsm_state10;
reg   [63:0] Ame_reg_3727;
reg   [63:0] Ami_reg_3744;
wire    ap_CS_fsm_state11;
reg   [63:0] Amo_reg_3749;
reg   [63:0] Amu_reg_3766;
wire    ap_CS_fsm_state12;
reg   [63:0] Asa_reg_3771;
reg   [63:0] Ase_reg_3788;
wire    ap_CS_fsm_state13;
reg   [63:0] Asi_reg_3793;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln131_fu_755_p2;
wire   [4:0] round_fu_777_p2;
reg   [4:0] round_reg_3833;
wire   [63:0] Aba_2_fu_2551_p2;
wire    ap_CS_fsm_state16;
wire   [63:0] Abe_2_fu_2569_p2;
wire   [63:0] Abi_2_fu_2587_p2;
wire   [63:0] Abo_2_fu_2605_p2;
wire   [63:0] Abu_2_fu_2623_p2;
wire   [63:0] Aga_2_fu_2781_p2;
wire   [63:0] Age_2_fu_2799_p2;
wire   [63:0] Agi_2_fu_2817_p2;
wire   [63:0] Ago_2_fu_2835_p2;
wire   [63:0] Agu_2_fu_2853_p2;
wire   [63:0] Aka_2_fu_3009_p2;
wire   [63:0] Ake_2_fu_3027_p2;
wire   [63:0] Aki_2_fu_3045_p2;
wire   [63:0] Ako_2_fu_3063_p2;
wire   [63:0] Aku_2_fu_3081_p2;
wire   [63:0] Ama_2_fu_3239_p2;
wire   [63:0] Ame_2_fu_3257_p2;
wire   [63:0] Ami_2_fu_3275_p2;
wire   [63:0] Amo_2_fu_3293_p2;
wire   [63:0] Amu_2_fu_3311_p2;
wire   [63:0] Asa_2_fu_3469_p2;
wire   [63:0] Ase_2_fu_3487_p2;
wire   [63:0] Asi_2_fu_3505_p2;
wire   [63:0] Aso_2_fu_3523_p2;
wire   [63:0] Asu_2_fu_3541_p2;
reg   [63:0] Aso_0_reg_469;
reg   [63:0] Asi_0_reg_480;
reg   [63:0] Ase_0_reg_491;
reg   [63:0] Asa_0_reg_502;
reg   [63:0] Amu_0_reg_513;
reg   [63:0] Amo_0_reg_524;
reg   [63:0] Ami_0_reg_535;
reg   [63:0] Ame_0_reg_546;
reg   [63:0] Ama_0_reg_557;
reg   [63:0] Aku_0_reg_568;
reg   [63:0] Ako_0_reg_579;
reg   [63:0] Aki_0_reg_590;
reg   [63:0] Ake_0_reg_601;
reg   [63:0] Aka_0_reg_612;
reg   [63:0] Agu_0_reg_623;
reg   [63:0] Ago_0_reg_634;
reg   [63:0] Agi_0_reg_645;
reg   [63:0] Age_0_reg_656;
reg   [63:0] Aga_0_reg_667;
reg   [63:0] Abu_0_reg_678;
reg   [63:0] Abo_0_reg_689;
reg   [63:0] Abi_0_reg_700;
reg   [63:0] Abe_0_reg_711;
reg   [63:0] Aba_0_reg_722;
reg   [4:0] round_0_reg_733;
reg   [63:0] Asu_0_reg_744;
wire   [63:0] zext_ln158_fu_761_p1;
wire   [63:0] zext_ln253_fu_772_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire   [4:0] or_ln253_fu_766_p2;
wire   [63:0] xor_ln134_1_fu_789_p2;
wire   [63:0] xor_ln134_2_fu_795_p2;
wire   [63:0] xor_ln134_fu_783_p2;
wire   [63:0] xor_ln135_1_fu_813_p2;
wire   [63:0] xor_ln135_2_fu_819_p2;
wire   [63:0] xor_ln135_fu_807_p2;
wire   [63:0] xor_ln136_1_fu_837_p2;
wire   [63:0] xor_ln136_2_fu_843_p2;
wire   [63:0] xor_ln136_fu_831_p2;
wire   [63:0] xor_ln137_1_fu_861_p2;
wire   [63:0] xor_ln137_2_fu_867_p2;
wire   [63:0] xor_ln137_fu_855_p2;
wire   [63:0] xor_ln138_1_fu_885_p2;
wire   [63:0] xor_ln138_2_fu_891_p2;
wire   [63:0] xor_ln138_fu_879_p2;
wire   [63:0] BCe_fu_825_p2;
wire   [62:0] trunc_ln141_fu_903_p1;
wire   [0:0] tmp_fu_907_p3;
wire   [63:0] BCu_fu_897_p2;
wire   [63:0] or_ln_fu_915_p3;
wire   [63:0] BCi_fu_849_p2;
wire   [62:0] trunc_ln142_fu_929_p1;
wire   [0:0] tmp_27_fu_933_p3;
wire   [63:0] BCa_fu_801_p2;
wire   [63:0] or_ln2_fu_941_p3;
wire   [63:0] BCo_fu_873_p2;
wire   [62:0] trunc_ln143_fu_955_p1;
wire   [0:0] tmp_28_fu_959_p3;
wire   [63:0] or_ln3_fu_967_p3;
wire   [62:0] trunc_ln144_fu_981_p1;
wire   [0:0] tmp_29_fu_985_p3;
wire   [63:0] or_ln4_fu_993_p3;
wire   [62:0] trunc_ln145_fu_1007_p1;
wire   [0:0] tmp_30_fu_1011_p3;
wire   [63:0] or_ln5_fu_1019_p3;
wire   [63:0] Da_fu_923_p2;
wire   [63:0] De_fu_949_p2;
wire   [63:0] Age_1_fu_1039_p2;
wire   [19:0] trunc_ln150_fu_1045_p1;
wire   [43:0] lshr_ln_fu_1049_p4;
wire   [63:0] Di_fu_975_p2;
wire   [63:0] Aki_1_fu_1067_p2;
wire   [20:0] trunc_ln152_fu_1073_p1;
wire   [42:0] lshr_ln1_fu_1077_p4;
wire   [63:0] Do_fu_1001_p2;
wire   [63:0] Amo_1_fu_1095_p2;
wire   [42:0] trunc_ln154_fu_1101_p1;
wire   [20:0] lshr_ln2_fu_1105_p4;
wire   [63:0] Du_fu_1027_p2;
wire   [63:0] Asu_1_fu_1123_p2;
wire   [49:0] trunc_ln156_fu_1129_p1;
wire   [13:0] lshr_ln3_fu_1133_p4;
wire   [63:0] BCe_1_fu_1059_p3;
wire   [63:0] BCi_1_fu_1087_p3;
wire   [63:0] xor_ln157_fu_1151_p2;
wire   [63:0] and_ln157_fu_1157_p2;
wire   [63:0] Aba_3_fu_1033_p2;
wire   [63:0] xor_ln158_fu_1163_p2;
wire   [63:0] BCo_1_fu_1115_p3;
wire   [63:0] xor_ln159_fu_1175_p2;
wire   [63:0] and_ln159_fu_1181_p2;
wire   [63:0] BCu_1_fu_1143_p3;
wire   [63:0] xor_ln160_fu_1193_p2;
wire   [63:0] and_ln160_fu_1199_p2;
wire   [63:0] xor_ln161_fu_1211_p2;
wire   [63:0] and_ln161_fu_1217_p2;
wire   [63:0] xor_ln162_fu_1229_p2;
wire   [63:0] and_ln162_fu_1235_p2;
wire   [63:0] Abo_1_fu_1247_p2;
wire   [35:0] trunc_ln165_fu_1253_p1;
wire   [27:0] lshr_ln4_fu_1257_p4;
wire   [63:0] Agu_1_fu_1275_p2;
wire   [43:0] trunc_ln167_fu_1281_p1;
wire   [19:0] lshr_ln5_fu_1285_p4;
wire   [63:0] Aka_1_fu_1303_p2;
wire   [60:0] trunc_ln169_fu_1309_p1;
wire   [2:0] lshr_ln6_fu_1313_p4;
wire   [63:0] Ame_1_fu_1331_p2;
wire   [18:0] trunc_ln171_fu_1337_p1;
wire   [44:0] lshr_ln7_fu_1341_p4;
wire   [63:0] Asi_1_fu_1359_p2;
wire   [2:0] trunc_ln173_fu_1365_p1;
wire   [60:0] lshr_ln8_fu_1369_p4;
wire   [63:0] BCe_2_fu_1295_p3;
wire   [63:0] BCi_2_fu_1323_p3;
wire   [63:0] xor_ln174_fu_1387_p2;
wire   [63:0] BCa_2_fu_1267_p3;
wire   [63:0] and_ln174_fu_1393_p2;
wire   [63:0] BCo_2_fu_1351_p3;
wire   [63:0] xor_ln175_fu_1405_p2;
wire   [63:0] and_ln175_fu_1411_p2;
wire   [63:0] BCu_2_fu_1379_p3;
wire   [63:0] xor_ln176_fu_1423_p2;
wire   [63:0] and_ln176_fu_1429_p2;
wire   [63:0] xor_ln177_fu_1441_p2;
wire   [63:0] and_ln177_fu_1447_p2;
wire   [63:0] xor_ln178_fu_1459_p2;
wire   [63:0] and_ln178_fu_1465_p2;
wire   [63:0] Abe_1_fu_1477_p2;
wire   [62:0] trunc_ln181_fu_1483_p1;
wire   [0:0] tmp_31_fu_1487_p3;
wire   [63:0] Agi_1_fu_1503_p2;
wire   [57:0] trunc_ln183_fu_1509_p1;
wire   [5:0] lshr_ln9_fu_1513_p4;
wire   [63:0] Ako_1_fu_1531_p2;
wire   [38:0] trunc_ln185_fu_1537_p1;
wire   [24:0] lshr_ln10_fu_1541_p4;
wire   [63:0] Amu_1_fu_1559_p2;
wire   [55:0] trunc_ln187_fu_1565_p1;
wire   [7:0] lshr_ln11_fu_1569_p4;
wire   [63:0] Asa_1_fu_1587_p2;
wire   [45:0] trunc_ln189_fu_1593_p1;
wire   [17:0] lshr_ln12_fu_1597_p4;
wire   [63:0] BCe_3_fu_1523_p3;
wire   [63:0] BCi_3_fu_1551_p3;
wire   [63:0] xor_ln190_fu_1615_p2;
wire   [63:0] and_ln190_fu_1621_p2;
wire   [63:0] BCa_3_fu_1495_p3;
wire   [63:0] BCo_3_fu_1579_p3;
wire   [63:0] xor_ln191_fu_1633_p2;
wire   [63:0] and_ln191_fu_1639_p2;
wire   [63:0] BCu_3_fu_1607_p3;
wire   [63:0] xor_ln192_fu_1651_p2;
wire   [63:0] and_ln192_fu_1657_p2;
wire   [63:0] xor_ln193_fu_1669_p2;
wire   [63:0] and_ln193_fu_1675_p2;
wire   [63:0] xor_ln194_fu_1687_p2;
wire   [63:0] and_ln194_fu_1693_p2;
wire   [63:0] Abu_1_fu_1705_p2;
wire   [36:0] trunc_ln197_fu_1711_p1;
wire   [26:0] lshr_ln13_fu_1715_p4;
wire   [63:0] Aga_1_fu_1733_p2;
wire   [27:0] trunc_ln199_fu_1739_p1;
wire   [35:0] lshr_ln14_fu_1743_p4;
wire   [63:0] Ake_1_fu_1761_p2;
wire   [53:0] trunc_ln201_fu_1767_p1;
wire   [9:0] lshr_ln15_fu_1771_p4;
wire   [63:0] Ami_1_fu_1789_p2;
wire   [48:0] trunc_ln203_fu_1795_p1;
wire   [14:0] lshr_ln16_fu_1799_p4;
wire   [63:0] Aso_1_fu_1817_p2;
wire   [7:0] trunc_ln205_fu_1823_p1;
wire   [55:0] lshr_ln17_fu_1827_p4;
wire   [63:0] BCe_4_fu_1753_p3;
wire   [63:0] BCi_4_fu_1781_p3;
wire   [63:0] xor_ln206_fu_1845_p2;
wire   [63:0] and_ln206_fu_1851_p2;
wire   [63:0] BCa_4_fu_1725_p3;
wire   [63:0] BCo_4_fu_1809_p3;
wire   [63:0] xor_ln207_fu_1863_p2;
wire   [63:0] and_ln207_fu_1869_p2;
wire   [63:0] BCu_4_fu_1837_p3;
wire   [63:0] xor_ln208_fu_1881_p2;
wire   [63:0] and_ln208_fu_1887_p2;
wire   [63:0] xor_ln209_fu_1899_p2;
wire   [63:0] and_ln209_fu_1905_p2;
wire   [63:0] xor_ln210_fu_1917_p2;
wire   [63:0] and_ln210_fu_1923_p2;
wire   [63:0] Abi_1_fu_1935_p2;
wire   [1:0] trunc_ln213_fu_1941_p1;
wire   [61:0] lshr_ln18_fu_1945_p4;
wire   [63:0] Ago_1_fu_1963_p2;
wire   [8:0] trunc_ln215_fu_1969_p1;
wire   [54:0] lshr_ln19_fu_1973_p4;
wire   [63:0] Aku_1_fu_1991_p2;
wire   [24:0] trunc_ln217_fu_1997_p1;
wire   [38:0] lshr_ln20_fu_2001_p4;
wire   [63:0] Ama_1_fu_2019_p2;
wire   [22:0] trunc_ln219_fu_2025_p1;
wire   [40:0] lshr_ln21_fu_2029_p4;
wire   [63:0] Ase_1_fu_2047_p2;
wire   [61:0] trunc_ln221_fu_2053_p1;
wire   [1:0] lshr_ln22_fu_2057_p4;
wire   [63:0] BCe_5_fu_1983_p3;
wire   [63:0] BCi_5_fu_2011_p3;
wire   [63:0] xor_ln222_fu_2075_p2;
wire   [63:0] and_ln222_fu_2081_p2;
wire   [63:0] BCa_5_fu_1955_p3;
wire   [63:0] BCo_5_fu_2039_p3;
wire   [63:0] xor_ln223_fu_2093_p2;
wire   [63:0] and_ln223_fu_2099_p2;
wire   [63:0] BCu_5_fu_2067_p3;
wire   [63:0] xor_ln224_fu_2111_p2;
wire   [63:0] and_ln224_fu_2117_p2;
wire   [63:0] xor_ln225_fu_2129_p2;
wire   [63:0] and_ln225_fu_2135_p2;
wire   [63:0] xor_ln226_fu_2147_p2;
wire   [63:0] and_ln226_fu_2153_p2;
wire   [63:0] Esa_fu_2087_p2;
wire   [63:0] Eka_fu_1627_p2;
wire   [63:0] Ega_fu_1399_p2;
wire   [63:0] Eba_fu_1169_p2;
wire   [63:0] xor_ln229_1_fu_2171_p2;
wire   [63:0] Ema_fu_1857_p2;
wire   [63:0] xor_ln229_2_fu_2177_p2;
wire   [63:0] xor_ln229_fu_2165_p2;
wire   [63:0] Ese_fu_2105_p2;
wire   [63:0] Eke_fu_1645_p2;
wire   [63:0] Ege_fu_1417_p2;
wire   [63:0] Ebe_fu_1187_p2;
wire   [63:0] xor_ln230_1_fu_2195_p2;
wire   [63:0] Eme_fu_1875_p2;
wire   [63:0] xor_ln230_2_fu_2201_p2;
wire   [63:0] xor_ln230_fu_2189_p2;
wire   [63:0] Eki_fu_1663_p2;
wire   [63:0] Emi_fu_1893_p2;
wire   [63:0] Esi_fu_2123_p2;
wire   [63:0] Ebi_fu_1205_p2;
wire   [63:0] xor_ln231_1_fu_2219_p2;
wire   [63:0] Egi_fu_1435_p2;
wire   [63:0] xor_ln231_2_fu_2225_p2;
wire   [63:0] xor_ln231_fu_2213_p2;
wire   [63:0] Ebo_fu_1223_p2;
wire   [63:0] Emo_fu_1911_p2;
wire   [63:0] Eko_fu_1681_p2;
wire   [63:0] Ego_fu_1453_p2;
wire   [63:0] xor_ln232_1_fu_2243_p2;
wire   [63:0] Eso_fu_2141_p2;
wire   [63:0] xor_ln232_2_fu_2249_p2;
wire   [63:0] xor_ln232_fu_2237_p2;
wire   [63:0] Emu_fu_1929_p2;
wire   [63:0] Egu_fu_1471_p2;
wire   [63:0] Ebu_fu_1241_p2;
wire   [63:0] Esu_fu_2159_p2;
wire   [63:0] xor_ln233_1_fu_2267_p2;
wire   [63:0] Eku_fu_1699_p2;
wire   [63:0] xor_ln233_2_fu_2273_p2;
wire   [63:0] xor_ln233_fu_2261_p2;
wire   [63:0] BCe_6_fu_2207_p2;
wire   [62:0] trunc_ln236_fu_2285_p1;
wire   [0:0] tmp_32_fu_2289_p3;
wire   [63:0] or_ln6_fu_2297_p3;
wire   [63:0] BCu_6_fu_2279_p2;
wire   [63:0] BCi_6_fu_2231_p2;
wire   [62:0] trunc_ln237_fu_2311_p1;
wire   [0:0] tmp_33_fu_2315_p3;
wire   [63:0] BCa_6_fu_2183_p2;
wire   [63:0] or_ln7_fu_2323_p3;
wire   [63:0] BCo_6_fu_2255_p2;
wire   [62:0] trunc_ln238_fu_2337_p1;
wire   [0:0] tmp_34_fu_2341_p3;
wire   [63:0] or_ln8_fu_2349_p3;
wire   [62:0] trunc_ln239_fu_2363_p1;
wire   [0:0] tmp_35_fu_2367_p3;
wire   [63:0] or_ln9_fu_2375_p3;
wire   [62:0] trunc_ln240_fu_2389_p1;
wire   [0:0] tmp_36_fu_2393_p3;
wire   [63:0] or_ln1_fu_2401_p3;
wire   [63:0] Da_1_fu_2305_p2;
wire   [63:0] De_1_fu_2331_p2;
wire   [63:0] Ege_1_fu_2421_p2;
wire   [19:0] trunc_ln245_fu_2427_p1;
wire   [43:0] lshr_ln23_fu_2431_p4;
wire   [63:0] Di_1_fu_2357_p2;
wire   [63:0] Eki_1_fu_2449_p2;
wire   [20:0] trunc_ln247_fu_2455_p1;
wire   [42:0] lshr_ln24_fu_2459_p4;
wire   [63:0] Do_1_fu_2383_p2;
wire   [63:0] Emo_1_fu_2477_p2;
wire   [42:0] trunc_ln249_fu_2483_p1;
wire   [20:0] lshr_ln25_fu_2487_p4;
wire   [63:0] Du_1_fu_2409_p2;
wire   [63:0] Esu_1_fu_2505_p2;
wire   [49:0] trunc_ln251_fu_2511_p1;
wire   [13:0] lshr_ln26_fu_2515_p4;
wire   [63:0] BCe_7_fu_2441_p3;
wire   [63:0] BCi_7_fu_2469_p3;
wire   [63:0] xor_ln252_fu_2533_p2;
wire   [63:0] Eba_2_fu_2415_p2;
wire   [63:0] and_ln252_fu_2539_p2;
wire   [63:0] xor_ln253_fu_2545_p2;
wire   [63:0] BCo_7_fu_2497_p3;
wire   [63:0] xor_ln254_fu_2557_p2;
wire   [63:0] and_ln254_fu_2563_p2;
wire   [63:0] BCu_7_fu_2525_p3;
wire   [63:0] xor_ln255_fu_2575_p2;
wire   [63:0] and_ln255_fu_2581_p2;
wire   [63:0] xor_ln256_fu_2593_p2;
wire   [63:0] and_ln256_fu_2599_p2;
wire   [63:0] xor_ln257_fu_2611_p2;
wire   [63:0] and_ln257_fu_2617_p2;
wire   [63:0] Ebo_1_fu_2629_p2;
wire   [35:0] trunc_ln260_fu_2635_p1;
wire   [27:0] lshr_ln27_fu_2639_p4;
wire   [63:0] Egu_1_fu_2657_p2;
wire   [43:0] trunc_ln262_fu_2663_p1;
wire   [19:0] lshr_ln28_fu_2667_p4;
wire   [63:0] Eka_1_fu_2685_p2;
wire   [60:0] trunc_ln264_fu_2691_p1;
wire   [2:0] lshr_ln29_fu_2695_p4;
wire   [63:0] Eme_1_fu_2713_p2;
wire   [18:0] trunc_ln266_fu_2719_p1;
wire   [44:0] lshr_ln30_fu_2723_p4;
wire   [63:0] Esi_1_fu_2741_p2;
wire   [2:0] trunc_ln268_fu_2747_p1;
wire   [60:0] lshr_ln31_fu_2751_p4;
wire   [63:0] BCe_8_fu_2677_p3;
wire   [63:0] BCi_8_fu_2705_p3;
wire   [63:0] xor_ln269_fu_2769_p2;
wire   [63:0] and_ln269_fu_2775_p2;
wire   [63:0] BCa_8_fu_2649_p3;
wire   [63:0] BCo_8_fu_2733_p3;
wire   [63:0] xor_ln270_fu_2787_p2;
wire   [63:0] and_ln270_fu_2793_p2;
wire   [63:0] BCu_8_fu_2761_p3;
wire   [63:0] xor_ln271_fu_2805_p2;
wire   [63:0] and_ln271_fu_2811_p2;
wire   [63:0] xor_ln272_fu_2823_p2;
wire   [63:0] and_ln272_fu_2829_p2;
wire   [63:0] xor_ln273_fu_2841_p2;
wire   [63:0] and_ln273_fu_2847_p2;
wire   [63:0] Ebe_1_fu_2859_p2;
wire   [62:0] trunc_ln276_fu_2865_p1;
wire   [0:0] tmp_37_fu_2869_p3;
wire   [63:0] Egi_1_fu_2885_p2;
wire   [57:0] trunc_ln278_fu_2891_p1;
wire   [5:0] lshr_ln32_fu_2895_p4;
wire   [63:0] Eko_1_fu_2913_p2;
wire   [38:0] trunc_ln280_fu_2919_p1;
wire   [24:0] lshr_ln33_fu_2923_p4;
wire   [63:0] Emu_1_fu_2941_p2;
wire   [55:0] trunc_ln282_fu_2947_p1;
wire   [7:0] lshr_ln34_fu_2951_p4;
wire   [63:0] Esa_1_fu_2969_p2;
wire   [45:0] trunc_ln284_fu_2975_p1;
wire   [17:0] lshr_ln35_fu_2979_p4;
wire   [63:0] BCe_9_fu_2905_p3;
wire   [63:0] BCi_9_fu_2933_p3;
wire   [63:0] xor_ln285_fu_2997_p2;
wire   [63:0] BCa_9_fu_2877_p3;
wire   [63:0] and_ln285_fu_3003_p2;
wire   [63:0] BCo_9_fu_2961_p3;
wire   [63:0] xor_ln286_fu_3015_p2;
wire   [63:0] and_ln286_fu_3021_p2;
wire   [63:0] BCu_9_fu_2989_p3;
wire   [63:0] xor_ln287_fu_3033_p2;
wire   [63:0] and_ln287_fu_3039_p2;
wire   [63:0] xor_ln288_fu_3051_p2;
wire   [63:0] and_ln288_fu_3057_p2;
wire   [63:0] xor_ln289_fu_3069_p2;
wire   [63:0] and_ln289_fu_3075_p2;
wire   [63:0] Ebu_1_fu_3087_p2;
wire   [36:0] trunc_ln292_fu_3093_p1;
wire   [26:0] lshr_ln36_fu_3097_p4;
wire   [63:0] Ega_1_fu_3115_p2;
wire   [27:0] trunc_ln294_fu_3121_p1;
wire   [35:0] lshr_ln37_fu_3125_p4;
wire   [63:0] Eke_1_fu_3143_p2;
wire   [53:0] trunc_ln296_fu_3149_p1;
wire   [9:0] lshr_ln38_fu_3153_p4;
wire   [63:0] Emi_1_fu_3171_p2;
wire   [48:0] trunc_ln298_fu_3177_p1;
wire   [14:0] lshr_ln39_fu_3181_p4;
wire   [63:0] Eso_1_fu_3199_p2;
wire   [7:0] trunc_ln300_fu_3205_p1;
wire   [55:0] lshr_ln40_fu_3209_p4;
wire   [63:0] BCe_10_fu_3135_p3;
wire   [63:0] BCi_10_fu_3163_p3;
wire   [63:0] xor_ln301_fu_3227_p2;
wire   [63:0] BCa_10_fu_3107_p3;
wire   [63:0] and_ln301_fu_3233_p2;
wire   [63:0] BCo_10_fu_3191_p3;
wire   [63:0] xor_ln302_fu_3245_p2;
wire   [63:0] and_ln302_fu_3251_p2;
wire   [63:0] BCu_10_fu_3219_p3;
wire   [63:0] xor_ln303_fu_3263_p2;
wire   [63:0] and_ln303_fu_3269_p2;
wire   [63:0] xor_ln304_fu_3281_p2;
wire   [63:0] and_ln304_fu_3287_p2;
wire   [63:0] xor_ln305_fu_3299_p2;
wire   [63:0] and_ln305_fu_3305_p2;
wire   [63:0] Ebi_1_fu_3317_p2;
wire   [1:0] trunc_ln308_fu_3323_p1;
wire   [61:0] lshr_ln41_fu_3327_p4;
wire   [63:0] Ego_1_fu_3345_p2;
wire   [8:0] trunc_ln310_fu_3351_p1;
wire   [54:0] lshr_ln42_fu_3355_p4;
wire   [63:0] Eku_1_fu_3373_p2;
wire   [24:0] trunc_ln312_fu_3379_p1;
wire   [38:0] lshr_ln43_fu_3383_p4;
wire   [63:0] Ema_1_fu_3401_p2;
wire   [22:0] trunc_ln314_fu_3407_p1;
wire   [40:0] lshr_ln44_fu_3411_p4;
wire   [63:0] Ese_1_fu_3429_p2;
wire   [61:0] trunc_ln316_fu_3435_p1;
wire   [1:0] lshr_ln45_fu_3439_p4;
wire   [63:0] BCe_11_fu_3365_p3;
wire   [63:0] BCi_11_fu_3393_p3;
wire   [63:0] xor_ln317_fu_3457_p2;
wire   [63:0] and_ln317_fu_3463_p2;
wire   [63:0] BCa_11_fu_3337_p3;
wire   [63:0] BCo_11_fu_3421_p3;
wire   [63:0] xor_ln318_fu_3475_p2;
wire   [63:0] and_ln318_fu_3481_p2;
wire   [63:0] BCu_11_fu_3449_p3;
wire   [63:0] xor_ln319_fu_3493_p2;
wire   [63:0] and_ln319_fu_3499_p2;
wire   [63:0] xor_ln320_fu_3511_p2;
wire   [63:0] and_ln320_fu_3517_p2;
wire   [63:0] xor_ln321_fu_3529_p2;
wire   [63:0] and_ln321_fu_3535_p2;
reg   [27:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
end

KeccakF1600_Statebkb #(
    .DataWidth( 64 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
KeccakF_RoundConstan_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(KeccakF_RoundConstan_address0),
    .ce0(KeccakF_RoundConstan_ce0),
    .q0(KeccakF_RoundConstan_q0),
    .address1(KeccakF_RoundConstan_address1),
    .ce1(KeccakF_RoundConstan_ce1),
    .q1(KeccakF_RoundConstan_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aba_0_reg_722 <= Aba_2_fu_2551_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aba_0_reg_722 <= Aba_reg_3553;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Abe_0_reg_711 <= Abe_2_fu_2569_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abe_0_reg_711 <= Abe_reg_3568;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Abi_0_reg_700 <= Abi_2_fu_2587_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abi_0_reg_700 <= Abi_reg_3573;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Abo_0_reg_689 <= Abo_2_fu_2605_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abo_0_reg_689 <= Abo_reg_3590;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Abu_0_reg_678 <= Abu_2_fu_2623_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Abu_0_reg_678 <= Abu_reg_3595;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aga_0_reg_667 <= Aga_2_fu_2781_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aga_0_reg_667 <= Aga_reg_3612;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Age_0_reg_656 <= Age_2_fu_2799_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Age_0_reg_656 <= Age_reg_3617;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Agi_0_reg_645 <= Agi_2_fu_2817_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Agi_0_reg_645 <= Agi_reg_3634;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ago_0_reg_634 <= Ago_2_fu_2835_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ago_0_reg_634 <= Ago_reg_3639;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Agu_0_reg_623 <= Agu_2_fu_2853_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Agu_0_reg_623 <= Agu_reg_3656;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aka_0_reg_612 <= Aka_2_fu_3009_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aka_0_reg_612 <= Aka_reg_3661;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ake_0_reg_601 <= Ake_2_fu_3027_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ake_0_reg_601 <= Ake_reg_3678;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aki_0_reg_590 <= Aki_2_fu_3045_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aki_0_reg_590 <= Aki_reg_3683;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ako_0_reg_579 <= Ako_2_fu_3063_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ako_0_reg_579 <= Ako_reg_3700;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aku_0_reg_568 <= Aku_2_fu_3081_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aku_0_reg_568 <= Aku_reg_3705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ama_0_reg_557 <= Ama_2_fu_3239_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ama_0_reg_557 <= Ama_reg_3722;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ame_0_reg_546 <= Ame_2_fu_3257_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ame_0_reg_546 <= Ame_reg_3727;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ami_0_reg_535 <= Ami_2_fu_3275_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ami_0_reg_535 <= Ami_reg_3744;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Amo_0_reg_524 <= Amo_2_fu_3293_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Amo_0_reg_524 <= Amo_reg_3749;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Amu_0_reg_513 <= Amu_2_fu_3311_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Amu_0_reg_513 <= Amu_reg_3766;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Asa_0_reg_502 <= Asa_2_fu_3469_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asa_0_reg_502 <= Asa_reg_3771;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Ase_0_reg_491 <= Ase_2_fu_3487_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Ase_0_reg_491 <= Ase_reg_3788;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Asi_0_reg_480 <= Asi_2_fu_3505_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asi_0_reg_480 <= Asi_reg_3793;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Aso_0_reg_469 <= Aso_2_fu_3523_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Aso_0_reg_469 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        Asu_0_reg_744 <= Asu_2_fu_3541_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        Asu_0_reg_744 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        round_0_reg_733 <= round_reg_3833;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        round_0_reg_733 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        Aba_reg_3553 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Abe_reg_3568 <= state_q0;
        Abi_reg_3573 <= state_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        Abo_reg_3590 <= state_q1;
        Abu_reg_3595 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Aga_reg_3612 <= state_q1;
        Age_reg_3617 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Agi_reg_3634 <= state_q1;
        Ago_reg_3639 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Agu_reg_3656 <= state_q1;
        Aka_reg_3661 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Ake_reg_3678 <= state_q1;
        Aki_reg_3683 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Ako_reg_3700 <= state_q1;
        Aku_reg_3705 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Ama_reg_3722 <= state_q1;
        Ame_reg_3727 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Ami_reg_3744 <= state_q1;
        Amo_reg_3749 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Amu_reg_3766 <= state_q1;
        Asa_reg_3771 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Ase_reg_3788 <= state_q1;
        Asi_reg_3793 <= state_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln131_fu_755_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        round_reg_3833 <= round_fu_777_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        KeccakF_RoundConstan_ce0 = 1'b1;
    end else begin
        KeccakF_RoundConstan_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        KeccakF_RoundConstan_ce1 = 1'b1;
    end else begin
        KeccakF_RoundConstan_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        state_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_address0 = state_addr_1_reg_3558;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        state_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        state_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        state_address0 = 64'd0;
    end else begin
        state_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        state_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_address1 = state_addr_2_reg_3563;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        state_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        state_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        state_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        state_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        state_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        state_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        state_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        state_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        state_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        state_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        state_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        state_address1 = 64'd2;
    end else begin
        state_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        state_ce0 = 1'b1;
    end else begin
        state_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        state_ce1 = 1'b1;
    end else begin
        state_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        state_d0 = Aso_0_reg_469;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_d0 = Ase_0_reg_491;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_d0 = Amu_0_reg_513;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_d0 = Ami_0_reg_535;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_d0 = Ama_0_reg_557;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_d0 = Ako_0_reg_579;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_d0 = Ake_0_reg_601;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_d0 = Agu_0_reg_623;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d0 = Agi_0_reg_645;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d0 = Aga_0_reg_667;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_d0 = Abo_0_reg_689;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d0 = Abe_0_reg_711;
    end else begin
        state_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        state_d1 = Asu_0_reg_744;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        state_d1 = Asi_0_reg_480;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        state_d1 = Asa_0_reg_502;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        state_d1 = Amo_0_reg_524;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        state_d1 = Ame_0_reg_546;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        state_d1 = Aku_0_reg_568;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        state_d1 = Aki_0_reg_590;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        state_d1 = Aka_0_reg_612;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        state_d1 = Ago_0_reg_634;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        state_d1 = Age_0_reg_656;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        state_d1 = Abu_0_reg_678;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        state_d1 = Abi_0_reg_700;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        state_d1 = Aba_0_reg_722;
    end else begin
        state_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln131_fu_755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        state_we0 = 1'b1;
    end else begin
        state_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln131_fu_755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        state_we1 = 1'b1;
    end else begin
        state_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln131_fu_755_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Aba_2_fu_2551_p2 = (xor_ln253_fu_2545_p2 ^ KeccakF_RoundConstan_q1);

assign Aba_3_fu_1033_p2 = (Da_fu_923_p2 ^ Aba_0_reg_722);

assign Abe_1_fu_1477_p2 = (De_fu_949_p2 ^ Abe_0_reg_711);

assign Abe_2_fu_2569_p2 = (and_ln254_fu_2563_p2 ^ BCe_7_fu_2441_p3);

assign Abi_1_fu_1935_p2 = (Di_fu_975_p2 ^ Abi_0_reg_700);

assign Abi_2_fu_2587_p2 = (and_ln255_fu_2581_p2 ^ BCi_7_fu_2469_p3);

assign Abo_1_fu_1247_p2 = (Do_fu_1001_p2 ^ Abo_0_reg_689);

assign Abo_2_fu_2605_p2 = (and_ln256_fu_2599_p2 ^ BCo_7_fu_2497_p3);

assign Abu_1_fu_1705_p2 = (Du_fu_1027_p2 ^ Abu_0_reg_678);

assign Abu_2_fu_2623_p2 = (and_ln257_fu_2617_p2 ^ BCu_7_fu_2525_p3);

assign Aga_1_fu_1733_p2 = (Da_fu_923_p2 ^ Aga_0_reg_667);

assign Aga_2_fu_2781_p2 = (and_ln269_fu_2775_p2 ^ BCa_8_fu_2649_p3);

assign Age_1_fu_1039_p2 = (De_fu_949_p2 ^ Age_0_reg_656);

assign Age_2_fu_2799_p2 = (and_ln270_fu_2793_p2 ^ BCe_8_fu_2677_p3);

assign Agi_1_fu_1503_p2 = (Di_fu_975_p2 ^ Agi_0_reg_645);

assign Agi_2_fu_2817_p2 = (and_ln271_fu_2811_p2 ^ BCi_8_fu_2705_p3);

assign Ago_1_fu_1963_p2 = (Do_fu_1001_p2 ^ Ago_0_reg_634);

assign Ago_2_fu_2835_p2 = (and_ln272_fu_2829_p2 ^ BCo_8_fu_2733_p3);

assign Agu_1_fu_1275_p2 = (Du_fu_1027_p2 ^ Agu_0_reg_623);

assign Agu_2_fu_2853_p2 = (and_ln273_fu_2847_p2 ^ BCu_8_fu_2761_p3);

assign Aka_1_fu_1303_p2 = (Da_fu_923_p2 ^ Aka_0_reg_612);

assign Aka_2_fu_3009_p2 = (and_ln285_fu_3003_p2 ^ BCa_9_fu_2877_p3);

assign Ake_1_fu_1761_p2 = (De_fu_949_p2 ^ Ake_0_reg_601);

assign Ake_2_fu_3027_p2 = (and_ln286_fu_3021_p2 ^ BCe_9_fu_2905_p3);

assign Aki_1_fu_1067_p2 = (Di_fu_975_p2 ^ Aki_0_reg_590);

assign Aki_2_fu_3045_p2 = (and_ln287_fu_3039_p2 ^ BCi_9_fu_2933_p3);

assign Ako_1_fu_1531_p2 = (Do_fu_1001_p2 ^ Ako_0_reg_579);

assign Ako_2_fu_3063_p2 = (and_ln288_fu_3057_p2 ^ BCo_9_fu_2961_p3);

assign Aku_1_fu_1991_p2 = (Du_fu_1027_p2 ^ Aku_0_reg_568);

assign Aku_2_fu_3081_p2 = (and_ln289_fu_3075_p2 ^ BCu_9_fu_2989_p3);

assign Ama_1_fu_2019_p2 = (Da_fu_923_p2 ^ Ama_0_reg_557);

assign Ama_2_fu_3239_p2 = (and_ln301_fu_3233_p2 ^ BCa_10_fu_3107_p3);

assign Ame_1_fu_1331_p2 = (De_fu_949_p2 ^ Ame_0_reg_546);

assign Ame_2_fu_3257_p2 = (and_ln302_fu_3251_p2 ^ BCe_10_fu_3135_p3);

assign Ami_1_fu_1789_p2 = (Di_fu_975_p2 ^ Ami_0_reg_535);

assign Ami_2_fu_3275_p2 = (and_ln303_fu_3269_p2 ^ BCi_10_fu_3163_p3);

assign Amo_1_fu_1095_p2 = (Do_fu_1001_p2 ^ Amo_0_reg_524);

assign Amo_2_fu_3293_p2 = (and_ln304_fu_3287_p2 ^ BCo_10_fu_3191_p3);

assign Amu_1_fu_1559_p2 = (Du_fu_1027_p2 ^ Amu_0_reg_513);

assign Amu_2_fu_3311_p2 = (and_ln305_fu_3305_p2 ^ BCu_10_fu_3219_p3);

assign Asa_1_fu_1587_p2 = (Da_fu_923_p2 ^ Asa_0_reg_502);

assign Asa_2_fu_3469_p2 = (and_ln317_fu_3463_p2 ^ BCa_11_fu_3337_p3);

assign Ase_1_fu_2047_p2 = (De_fu_949_p2 ^ Ase_0_reg_491);

assign Ase_2_fu_3487_p2 = (and_ln318_fu_3481_p2 ^ BCe_11_fu_3365_p3);

assign Asi_1_fu_1359_p2 = (Di_fu_975_p2 ^ Asi_0_reg_480);

assign Asi_2_fu_3505_p2 = (and_ln319_fu_3499_p2 ^ BCi_11_fu_3393_p3);

assign Aso_1_fu_1817_p2 = (Do_fu_1001_p2 ^ Aso_0_reg_469);

assign Aso_2_fu_3523_p2 = (and_ln320_fu_3517_p2 ^ BCo_11_fu_3421_p3);

assign Asu_1_fu_1123_p2 = (Du_fu_1027_p2 ^ Asu_0_reg_744);

assign Asu_2_fu_3541_p2 = (and_ln321_fu_3535_p2 ^ BCu_11_fu_3449_p3);

assign BCa_10_fu_3107_p3 = {{trunc_ln292_fu_3093_p1}, {lshr_ln36_fu_3097_p4}};

assign BCa_11_fu_3337_p3 = {{trunc_ln308_fu_3323_p1}, {lshr_ln41_fu_3327_p4}};

assign BCa_2_fu_1267_p3 = {{trunc_ln165_fu_1253_p1}, {lshr_ln4_fu_1257_p4}};

assign BCa_3_fu_1495_p3 = {{trunc_ln181_fu_1483_p1}, {tmp_31_fu_1487_p3}};

assign BCa_4_fu_1725_p3 = {{trunc_ln197_fu_1711_p1}, {lshr_ln13_fu_1715_p4}};

assign BCa_5_fu_1955_p3 = {{trunc_ln213_fu_1941_p1}, {lshr_ln18_fu_1945_p4}};

assign BCa_6_fu_2183_p2 = (xor_ln229_fu_2165_p2 ^ xor_ln229_2_fu_2177_p2);

assign BCa_8_fu_2649_p3 = {{trunc_ln260_fu_2635_p1}, {lshr_ln27_fu_2639_p4}};

assign BCa_9_fu_2877_p3 = {{trunc_ln276_fu_2865_p1}, {tmp_37_fu_2869_p3}};

assign BCa_fu_801_p2 = (xor_ln134_fu_783_p2 ^ xor_ln134_2_fu_795_p2);

assign BCe_10_fu_3135_p3 = {{trunc_ln294_fu_3121_p1}, {lshr_ln37_fu_3125_p4}};

assign BCe_11_fu_3365_p3 = {{trunc_ln310_fu_3351_p1}, {lshr_ln42_fu_3355_p4}};

assign BCe_1_fu_1059_p3 = {{trunc_ln150_fu_1045_p1}, {lshr_ln_fu_1049_p4}};

assign BCe_2_fu_1295_p3 = {{trunc_ln167_fu_1281_p1}, {lshr_ln5_fu_1285_p4}};

assign BCe_3_fu_1523_p3 = {{trunc_ln183_fu_1509_p1}, {lshr_ln9_fu_1513_p4}};

assign BCe_4_fu_1753_p3 = {{trunc_ln199_fu_1739_p1}, {lshr_ln14_fu_1743_p4}};

assign BCe_5_fu_1983_p3 = {{trunc_ln215_fu_1969_p1}, {lshr_ln19_fu_1973_p4}};

assign BCe_6_fu_2207_p2 = (xor_ln230_fu_2189_p2 ^ xor_ln230_2_fu_2201_p2);

assign BCe_7_fu_2441_p3 = {{trunc_ln245_fu_2427_p1}, {lshr_ln23_fu_2431_p4}};

assign BCe_8_fu_2677_p3 = {{trunc_ln262_fu_2663_p1}, {lshr_ln28_fu_2667_p4}};

assign BCe_9_fu_2905_p3 = {{trunc_ln278_fu_2891_p1}, {lshr_ln32_fu_2895_p4}};

assign BCe_fu_825_p2 = (xor_ln135_fu_807_p2 ^ xor_ln135_2_fu_819_p2);

assign BCi_10_fu_3163_p3 = {{trunc_ln296_fu_3149_p1}, {lshr_ln38_fu_3153_p4}};

assign BCi_11_fu_3393_p3 = {{trunc_ln312_fu_3379_p1}, {lshr_ln43_fu_3383_p4}};

assign BCi_1_fu_1087_p3 = {{trunc_ln152_fu_1073_p1}, {lshr_ln1_fu_1077_p4}};

assign BCi_2_fu_1323_p3 = {{trunc_ln169_fu_1309_p1}, {lshr_ln6_fu_1313_p4}};

assign BCi_3_fu_1551_p3 = {{trunc_ln185_fu_1537_p1}, {lshr_ln10_fu_1541_p4}};

assign BCi_4_fu_1781_p3 = {{trunc_ln201_fu_1767_p1}, {lshr_ln15_fu_1771_p4}};

assign BCi_5_fu_2011_p3 = {{trunc_ln217_fu_1997_p1}, {lshr_ln20_fu_2001_p4}};

assign BCi_6_fu_2231_p2 = (xor_ln231_fu_2213_p2 ^ xor_ln231_2_fu_2225_p2);

assign BCi_7_fu_2469_p3 = {{trunc_ln247_fu_2455_p1}, {lshr_ln24_fu_2459_p4}};

assign BCi_8_fu_2705_p3 = {{trunc_ln264_fu_2691_p1}, {lshr_ln29_fu_2695_p4}};

assign BCi_9_fu_2933_p3 = {{trunc_ln280_fu_2919_p1}, {lshr_ln33_fu_2923_p4}};

assign BCi_fu_849_p2 = (xor_ln136_fu_831_p2 ^ xor_ln136_2_fu_843_p2);

assign BCo_10_fu_3191_p3 = {{trunc_ln298_fu_3177_p1}, {lshr_ln39_fu_3181_p4}};

assign BCo_11_fu_3421_p3 = {{trunc_ln314_fu_3407_p1}, {lshr_ln44_fu_3411_p4}};

assign BCo_1_fu_1115_p3 = {{trunc_ln154_fu_1101_p1}, {lshr_ln2_fu_1105_p4}};

assign BCo_2_fu_1351_p3 = {{trunc_ln171_fu_1337_p1}, {lshr_ln7_fu_1341_p4}};

assign BCo_3_fu_1579_p3 = {{trunc_ln187_fu_1565_p1}, {lshr_ln11_fu_1569_p4}};

assign BCo_4_fu_1809_p3 = {{trunc_ln203_fu_1795_p1}, {lshr_ln16_fu_1799_p4}};

assign BCo_5_fu_2039_p3 = {{trunc_ln219_fu_2025_p1}, {lshr_ln21_fu_2029_p4}};

assign BCo_6_fu_2255_p2 = (xor_ln232_fu_2237_p2 ^ xor_ln232_2_fu_2249_p2);

assign BCo_7_fu_2497_p3 = {{trunc_ln249_fu_2483_p1}, {lshr_ln25_fu_2487_p4}};

assign BCo_8_fu_2733_p3 = {{trunc_ln266_fu_2719_p1}, {lshr_ln30_fu_2723_p4}};

assign BCo_9_fu_2961_p3 = {{trunc_ln282_fu_2947_p1}, {lshr_ln34_fu_2951_p4}};

assign BCo_fu_873_p2 = (xor_ln137_fu_855_p2 ^ xor_ln137_2_fu_867_p2);

assign BCu_10_fu_3219_p3 = {{trunc_ln300_fu_3205_p1}, {lshr_ln40_fu_3209_p4}};

assign BCu_11_fu_3449_p3 = {{trunc_ln316_fu_3435_p1}, {lshr_ln45_fu_3439_p4}};

assign BCu_1_fu_1143_p3 = {{trunc_ln156_fu_1129_p1}, {lshr_ln3_fu_1133_p4}};

assign BCu_2_fu_1379_p3 = {{trunc_ln173_fu_1365_p1}, {lshr_ln8_fu_1369_p4}};

assign BCu_3_fu_1607_p3 = {{trunc_ln189_fu_1593_p1}, {lshr_ln12_fu_1597_p4}};

assign BCu_4_fu_1837_p3 = {{trunc_ln205_fu_1823_p1}, {lshr_ln17_fu_1827_p4}};

assign BCu_5_fu_2067_p3 = {{trunc_ln221_fu_2053_p1}, {lshr_ln22_fu_2057_p4}};

assign BCu_6_fu_2279_p2 = (xor_ln233_fu_2261_p2 ^ xor_ln233_2_fu_2273_p2);

assign BCu_7_fu_2525_p3 = {{trunc_ln251_fu_2511_p1}, {lshr_ln26_fu_2515_p4}};

assign BCu_8_fu_2761_p3 = {{trunc_ln268_fu_2747_p1}, {lshr_ln31_fu_2751_p4}};

assign BCu_9_fu_2989_p3 = {{trunc_ln284_fu_2975_p1}, {lshr_ln35_fu_2979_p4}};

assign BCu_fu_897_p2 = (xor_ln138_fu_879_p2 ^ xor_ln138_2_fu_891_p2);

assign Da_1_fu_2305_p2 = (or_ln6_fu_2297_p3 ^ BCu_6_fu_2279_p2);

assign Da_fu_923_p2 = (or_ln_fu_915_p3 ^ BCu_fu_897_p2);

assign De_1_fu_2331_p2 = (or_ln7_fu_2323_p3 ^ BCa_6_fu_2183_p2);

assign De_fu_949_p2 = (or_ln2_fu_941_p3 ^ BCa_fu_801_p2);

assign Di_1_fu_2357_p2 = (or_ln8_fu_2349_p3 ^ BCe_6_fu_2207_p2);

assign Di_fu_975_p2 = (or_ln3_fu_967_p3 ^ BCe_fu_825_p2);

assign Do_1_fu_2383_p2 = (or_ln9_fu_2375_p3 ^ BCi_6_fu_2231_p2);

assign Do_fu_1001_p2 = (or_ln4_fu_993_p3 ^ BCi_fu_849_p2);

assign Du_1_fu_2409_p2 = (or_ln1_fu_2401_p3 ^ BCo_6_fu_2255_p2);

assign Du_fu_1027_p2 = (or_ln5_fu_1019_p3 ^ BCo_fu_873_p2);

assign Eba_2_fu_2415_p2 = (Eba_fu_1169_p2 ^ Da_1_fu_2305_p2);

assign Eba_fu_1169_p2 = (xor_ln158_fu_1163_p2 ^ KeccakF_RoundConstan_q0);

assign Ebe_1_fu_2859_p2 = (Ebe_fu_1187_p2 ^ De_1_fu_2331_p2);

assign Ebe_fu_1187_p2 = (and_ln159_fu_1181_p2 ^ BCe_1_fu_1059_p3);

assign Ebi_1_fu_3317_p2 = (Ebi_fu_1205_p2 ^ Di_1_fu_2357_p2);

assign Ebi_fu_1205_p2 = (and_ln160_fu_1199_p2 ^ BCi_1_fu_1087_p3);

assign Ebo_1_fu_2629_p2 = (Ebo_fu_1223_p2 ^ Do_1_fu_2383_p2);

assign Ebo_fu_1223_p2 = (and_ln161_fu_1217_p2 ^ BCo_1_fu_1115_p3);

assign Ebu_1_fu_3087_p2 = (Ebu_fu_1241_p2 ^ Du_1_fu_2409_p2);

assign Ebu_fu_1241_p2 = (and_ln162_fu_1235_p2 ^ BCu_1_fu_1143_p3);

assign Ega_1_fu_3115_p2 = (Ega_fu_1399_p2 ^ Da_1_fu_2305_p2);

assign Ega_fu_1399_p2 = (and_ln174_fu_1393_p2 ^ BCa_2_fu_1267_p3);

assign Ege_1_fu_2421_p2 = (Ege_fu_1417_p2 ^ De_1_fu_2331_p2);

assign Ege_fu_1417_p2 = (and_ln175_fu_1411_p2 ^ BCe_2_fu_1295_p3);

assign Egi_1_fu_2885_p2 = (Egi_fu_1435_p2 ^ Di_1_fu_2357_p2);

assign Egi_fu_1435_p2 = (and_ln176_fu_1429_p2 ^ BCi_2_fu_1323_p3);

assign Ego_1_fu_3345_p2 = (Ego_fu_1453_p2 ^ Do_1_fu_2383_p2);

assign Ego_fu_1453_p2 = (and_ln177_fu_1447_p2 ^ BCo_2_fu_1351_p3);

assign Egu_1_fu_2657_p2 = (Egu_fu_1471_p2 ^ Du_1_fu_2409_p2);

assign Egu_fu_1471_p2 = (and_ln178_fu_1465_p2 ^ BCu_2_fu_1379_p3);

assign Eka_1_fu_2685_p2 = (Eka_fu_1627_p2 ^ Da_1_fu_2305_p2);

assign Eka_fu_1627_p2 = (and_ln190_fu_1621_p2 ^ BCa_3_fu_1495_p3);

assign Eke_1_fu_3143_p2 = (Eke_fu_1645_p2 ^ De_1_fu_2331_p2);

assign Eke_fu_1645_p2 = (and_ln191_fu_1639_p2 ^ BCe_3_fu_1523_p3);

assign Eki_1_fu_2449_p2 = (Eki_fu_1663_p2 ^ Di_1_fu_2357_p2);

assign Eki_fu_1663_p2 = (and_ln192_fu_1657_p2 ^ BCi_3_fu_1551_p3);

assign Eko_1_fu_2913_p2 = (Eko_fu_1681_p2 ^ Do_1_fu_2383_p2);

assign Eko_fu_1681_p2 = (and_ln193_fu_1675_p2 ^ BCo_3_fu_1579_p3);

assign Eku_1_fu_3373_p2 = (Eku_fu_1699_p2 ^ Du_1_fu_2409_p2);

assign Eku_fu_1699_p2 = (and_ln194_fu_1693_p2 ^ BCu_3_fu_1607_p3);

assign Ema_1_fu_3401_p2 = (Ema_fu_1857_p2 ^ Da_1_fu_2305_p2);

assign Ema_fu_1857_p2 = (and_ln206_fu_1851_p2 ^ BCa_4_fu_1725_p3);

assign Eme_1_fu_2713_p2 = (Eme_fu_1875_p2 ^ De_1_fu_2331_p2);

assign Eme_fu_1875_p2 = (and_ln207_fu_1869_p2 ^ BCe_4_fu_1753_p3);

assign Emi_1_fu_3171_p2 = (Emi_fu_1893_p2 ^ Di_1_fu_2357_p2);

assign Emi_fu_1893_p2 = (and_ln208_fu_1887_p2 ^ BCi_4_fu_1781_p3);

assign Emo_1_fu_2477_p2 = (Emo_fu_1911_p2 ^ Do_1_fu_2383_p2);

assign Emo_fu_1911_p2 = (and_ln209_fu_1905_p2 ^ BCo_4_fu_1809_p3);

assign Emu_1_fu_2941_p2 = (Emu_fu_1929_p2 ^ Du_1_fu_2409_p2);

assign Emu_fu_1929_p2 = (and_ln210_fu_1923_p2 ^ BCu_4_fu_1837_p3);

assign Esa_1_fu_2969_p2 = (Esa_fu_2087_p2 ^ Da_1_fu_2305_p2);

assign Esa_fu_2087_p2 = (and_ln222_fu_2081_p2 ^ BCa_5_fu_1955_p3);

assign Ese_1_fu_3429_p2 = (Ese_fu_2105_p2 ^ De_1_fu_2331_p2);

assign Ese_fu_2105_p2 = (and_ln223_fu_2099_p2 ^ BCe_5_fu_1983_p3);

assign Esi_1_fu_2741_p2 = (Esi_fu_2123_p2 ^ Di_1_fu_2357_p2);

assign Esi_fu_2123_p2 = (and_ln224_fu_2117_p2 ^ BCi_5_fu_2011_p3);

assign Eso_1_fu_3199_p2 = (Eso_fu_2141_p2 ^ Do_1_fu_2383_p2);

assign Eso_fu_2141_p2 = (and_ln225_fu_2135_p2 ^ BCo_5_fu_2039_p3);

assign Esu_1_fu_2505_p2 = (Esu_fu_2159_p2 ^ Du_1_fu_2409_p2);

assign Esu_fu_2159_p2 = (and_ln226_fu_2153_p2 ^ BCu_5_fu_2067_p3);

assign KeccakF_RoundConstan_address0 = zext_ln158_fu_761_p1;

assign KeccakF_RoundConstan_address1 = zext_ln253_fu_772_p1;

assign and_ln157_fu_1157_p2 = (xor_ln157_fu_1151_p2 & BCi_1_fu_1087_p3);

assign and_ln159_fu_1181_p2 = (xor_ln159_fu_1175_p2 & BCo_1_fu_1115_p3);

assign and_ln160_fu_1199_p2 = (xor_ln160_fu_1193_p2 & BCu_1_fu_1143_p3);

assign and_ln161_fu_1217_p2 = (xor_ln161_fu_1211_p2 & Aba_3_fu_1033_p2);

assign and_ln162_fu_1235_p2 = (xor_ln162_fu_1229_p2 & BCe_1_fu_1059_p3);

assign and_ln174_fu_1393_p2 = (xor_ln174_fu_1387_p2 & BCi_2_fu_1323_p3);

assign and_ln175_fu_1411_p2 = (xor_ln175_fu_1405_p2 & BCo_2_fu_1351_p3);

assign and_ln176_fu_1429_p2 = (xor_ln176_fu_1423_p2 & BCu_2_fu_1379_p3);

assign and_ln177_fu_1447_p2 = (xor_ln177_fu_1441_p2 & BCa_2_fu_1267_p3);

assign and_ln178_fu_1465_p2 = (xor_ln178_fu_1459_p2 & BCe_2_fu_1295_p3);

assign and_ln190_fu_1621_p2 = (xor_ln190_fu_1615_p2 & BCi_3_fu_1551_p3);

assign and_ln191_fu_1639_p2 = (xor_ln191_fu_1633_p2 & BCo_3_fu_1579_p3);

assign and_ln192_fu_1657_p2 = (xor_ln192_fu_1651_p2 & BCu_3_fu_1607_p3);

assign and_ln193_fu_1675_p2 = (xor_ln193_fu_1669_p2 & BCa_3_fu_1495_p3);

assign and_ln194_fu_1693_p2 = (xor_ln194_fu_1687_p2 & BCe_3_fu_1523_p3);

assign and_ln206_fu_1851_p2 = (xor_ln206_fu_1845_p2 & BCi_4_fu_1781_p3);

assign and_ln207_fu_1869_p2 = (xor_ln207_fu_1863_p2 & BCo_4_fu_1809_p3);

assign and_ln208_fu_1887_p2 = (xor_ln208_fu_1881_p2 & BCu_4_fu_1837_p3);

assign and_ln209_fu_1905_p2 = (xor_ln209_fu_1899_p2 & BCa_4_fu_1725_p3);

assign and_ln210_fu_1923_p2 = (xor_ln210_fu_1917_p2 & BCe_4_fu_1753_p3);

assign and_ln222_fu_2081_p2 = (xor_ln222_fu_2075_p2 & BCi_5_fu_2011_p3);

assign and_ln223_fu_2099_p2 = (xor_ln223_fu_2093_p2 & BCo_5_fu_2039_p3);

assign and_ln224_fu_2117_p2 = (xor_ln224_fu_2111_p2 & BCu_5_fu_2067_p3);

assign and_ln225_fu_2135_p2 = (xor_ln225_fu_2129_p2 & BCa_5_fu_1955_p3);

assign and_ln226_fu_2153_p2 = (xor_ln226_fu_2147_p2 & BCe_5_fu_1983_p3);

assign and_ln252_fu_2539_p2 = (xor_ln252_fu_2533_p2 & BCi_7_fu_2469_p3);

assign and_ln254_fu_2563_p2 = (xor_ln254_fu_2557_p2 & BCo_7_fu_2497_p3);

assign and_ln255_fu_2581_p2 = (xor_ln255_fu_2575_p2 & BCu_7_fu_2525_p3);

assign and_ln256_fu_2599_p2 = (xor_ln256_fu_2593_p2 & Eba_2_fu_2415_p2);

assign and_ln257_fu_2617_p2 = (xor_ln257_fu_2611_p2 & BCe_7_fu_2441_p3);

assign and_ln269_fu_2775_p2 = (xor_ln269_fu_2769_p2 & BCi_8_fu_2705_p3);

assign and_ln270_fu_2793_p2 = (xor_ln270_fu_2787_p2 & BCo_8_fu_2733_p3);

assign and_ln271_fu_2811_p2 = (xor_ln271_fu_2805_p2 & BCu_8_fu_2761_p3);

assign and_ln272_fu_2829_p2 = (xor_ln272_fu_2823_p2 & BCa_8_fu_2649_p3);

assign and_ln273_fu_2847_p2 = (xor_ln273_fu_2841_p2 & BCe_8_fu_2677_p3);

assign and_ln285_fu_3003_p2 = (xor_ln285_fu_2997_p2 & BCi_9_fu_2933_p3);

assign and_ln286_fu_3021_p2 = (xor_ln286_fu_3015_p2 & BCo_9_fu_2961_p3);

assign and_ln287_fu_3039_p2 = (xor_ln287_fu_3033_p2 & BCu_9_fu_2989_p3);

assign and_ln288_fu_3057_p2 = (xor_ln288_fu_3051_p2 & BCa_9_fu_2877_p3);

assign and_ln289_fu_3075_p2 = (xor_ln289_fu_3069_p2 & BCe_9_fu_2905_p3);

assign and_ln301_fu_3233_p2 = (xor_ln301_fu_3227_p2 & BCi_10_fu_3163_p3);

assign and_ln302_fu_3251_p2 = (xor_ln302_fu_3245_p2 & BCo_10_fu_3191_p3);

assign and_ln303_fu_3269_p2 = (xor_ln303_fu_3263_p2 & BCu_10_fu_3219_p3);

assign and_ln304_fu_3287_p2 = (xor_ln304_fu_3281_p2 & BCa_10_fu_3107_p3);

assign and_ln305_fu_3305_p2 = (xor_ln305_fu_3299_p2 & BCe_10_fu_3135_p3);

assign and_ln317_fu_3463_p2 = (xor_ln317_fu_3457_p2 & BCi_11_fu_3393_p3);

assign and_ln318_fu_3481_p2 = (xor_ln318_fu_3475_p2 & BCo_11_fu_3421_p3);

assign and_ln319_fu_3499_p2 = (xor_ln319_fu_3493_p2 & BCu_11_fu_3449_p3);

assign and_ln320_fu_3517_p2 = (xor_ln320_fu_3511_p2 & BCa_11_fu_3337_p3);

assign and_ln321_fu_3535_p2 = (xor_ln321_fu_3529_p2 & BCe_11_fu_3365_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign icmp_ln131_fu_755_p2 = ((round_0_reg_733 < 5'd24) ? 1'b1 : 1'b0);

assign lshr_ln10_fu_1541_p4 = {{Ako_1_fu_1531_p2[63:39]}};

assign lshr_ln11_fu_1569_p4 = {{Amu_1_fu_1559_p2[63:56]}};

assign lshr_ln12_fu_1597_p4 = {{Asa_1_fu_1587_p2[63:46]}};

assign lshr_ln13_fu_1715_p4 = {{Abu_1_fu_1705_p2[63:37]}};

assign lshr_ln14_fu_1743_p4 = {{Aga_1_fu_1733_p2[63:28]}};

assign lshr_ln15_fu_1771_p4 = {{Ake_1_fu_1761_p2[63:54]}};

assign lshr_ln16_fu_1799_p4 = {{Ami_1_fu_1789_p2[63:49]}};

assign lshr_ln17_fu_1827_p4 = {{Aso_1_fu_1817_p2[63:8]}};

assign lshr_ln18_fu_1945_p4 = {{Abi_1_fu_1935_p2[63:2]}};

assign lshr_ln19_fu_1973_p4 = {{Ago_1_fu_1963_p2[63:9]}};

assign lshr_ln1_fu_1077_p4 = {{Aki_1_fu_1067_p2[63:21]}};

assign lshr_ln20_fu_2001_p4 = {{Aku_1_fu_1991_p2[63:25]}};

assign lshr_ln21_fu_2029_p4 = {{Ama_1_fu_2019_p2[63:23]}};

assign lshr_ln22_fu_2057_p4 = {{Ase_1_fu_2047_p2[63:62]}};

assign lshr_ln23_fu_2431_p4 = {{Ege_1_fu_2421_p2[63:20]}};

assign lshr_ln24_fu_2459_p4 = {{Eki_1_fu_2449_p2[63:21]}};

assign lshr_ln25_fu_2487_p4 = {{Emo_1_fu_2477_p2[63:43]}};

assign lshr_ln26_fu_2515_p4 = {{Esu_1_fu_2505_p2[63:50]}};

assign lshr_ln27_fu_2639_p4 = {{Ebo_1_fu_2629_p2[63:36]}};

assign lshr_ln28_fu_2667_p4 = {{Egu_1_fu_2657_p2[63:44]}};

assign lshr_ln29_fu_2695_p4 = {{Eka_1_fu_2685_p2[63:61]}};

assign lshr_ln2_fu_1105_p4 = {{Amo_1_fu_1095_p2[63:43]}};

assign lshr_ln30_fu_2723_p4 = {{Eme_1_fu_2713_p2[63:19]}};

assign lshr_ln31_fu_2751_p4 = {{Esi_1_fu_2741_p2[63:3]}};

assign lshr_ln32_fu_2895_p4 = {{Egi_1_fu_2885_p2[63:58]}};

assign lshr_ln33_fu_2923_p4 = {{Eko_1_fu_2913_p2[63:39]}};

assign lshr_ln34_fu_2951_p4 = {{Emu_1_fu_2941_p2[63:56]}};

assign lshr_ln35_fu_2979_p4 = {{Esa_1_fu_2969_p2[63:46]}};

assign lshr_ln36_fu_3097_p4 = {{Ebu_1_fu_3087_p2[63:37]}};

assign lshr_ln37_fu_3125_p4 = {{Ega_1_fu_3115_p2[63:28]}};

assign lshr_ln38_fu_3153_p4 = {{Eke_1_fu_3143_p2[63:54]}};

assign lshr_ln39_fu_3181_p4 = {{Emi_1_fu_3171_p2[63:49]}};

assign lshr_ln3_fu_1133_p4 = {{Asu_1_fu_1123_p2[63:50]}};

assign lshr_ln40_fu_3209_p4 = {{Eso_1_fu_3199_p2[63:8]}};

assign lshr_ln41_fu_3327_p4 = {{Ebi_1_fu_3317_p2[63:2]}};

assign lshr_ln42_fu_3355_p4 = {{Ego_1_fu_3345_p2[63:9]}};

assign lshr_ln43_fu_3383_p4 = {{Eku_1_fu_3373_p2[63:25]}};

assign lshr_ln44_fu_3411_p4 = {{Ema_1_fu_3401_p2[63:23]}};

assign lshr_ln45_fu_3439_p4 = {{Ese_1_fu_3429_p2[63:62]}};

assign lshr_ln4_fu_1257_p4 = {{Abo_1_fu_1247_p2[63:36]}};

assign lshr_ln5_fu_1285_p4 = {{Agu_1_fu_1275_p2[63:44]}};

assign lshr_ln6_fu_1313_p4 = {{Aka_1_fu_1303_p2[63:61]}};

assign lshr_ln7_fu_1341_p4 = {{Ame_1_fu_1331_p2[63:19]}};

assign lshr_ln8_fu_1369_p4 = {{Asi_1_fu_1359_p2[63:3]}};

assign lshr_ln9_fu_1513_p4 = {{Agi_1_fu_1503_p2[63:58]}};

assign lshr_ln_fu_1049_p4 = {{Age_1_fu_1039_p2[63:20]}};

assign or_ln1_fu_2401_p3 = {{trunc_ln240_fu_2389_p1}, {tmp_36_fu_2393_p3}};

assign or_ln253_fu_766_p2 = (round_0_reg_733 | 5'd1);

assign or_ln2_fu_941_p3 = {{trunc_ln142_fu_929_p1}, {tmp_27_fu_933_p3}};

assign or_ln3_fu_967_p3 = {{trunc_ln143_fu_955_p1}, {tmp_28_fu_959_p3}};

assign or_ln4_fu_993_p3 = {{trunc_ln144_fu_981_p1}, {tmp_29_fu_985_p3}};

assign or_ln5_fu_1019_p3 = {{trunc_ln145_fu_1007_p1}, {tmp_30_fu_1011_p3}};

assign or_ln6_fu_2297_p3 = {{trunc_ln236_fu_2285_p1}, {tmp_32_fu_2289_p3}};

assign or_ln7_fu_2323_p3 = {{trunc_ln237_fu_2311_p1}, {tmp_33_fu_2315_p3}};

assign or_ln8_fu_2349_p3 = {{trunc_ln238_fu_2337_p1}, {tmp_34_fu_2341_p3}};

assign or_ln9_fu_2375_p3 = {{trunc_ln239_fu_2363_p1}, {tmp_35_fu_2367_p3}};

assign or_ln_fu_915_p3 = {{trunc_ln141_fu_903_p1}, {tmp_fu_907_p3}};

assign round_fu_777_p2 = (5'd2 + round_0_reg_733);

assign state_addr_1_reg_3558 = 64'd1;

assign state_addr_2_reg_3563 = 64'd2;

assign tmp_27_fu_933_p3 = BCi_fu_849_p2[32'd63];

assign tmp_28_fu_959_p3 = BCo_fu_873_p2[32'd63];

assign tmp_29_fu_985_p3 = BCu_fu_897_p2[32'd63];

assign tmp_30_fu_1011_p3 = BCa_fu_801_p2[32'd63];

assign tmp_31_fu_1487_p3 = Abe_1_fu_1477_p2[32'd63];

assign tmp_32_fu_2289_p3 = BCe_6_fu_2207_p2[32'd63];

assign tmp_33_fu_2315_p3 = BCi_6_fu_2231_p2[32'd63];

assign tmp_34_fu_2341_p3 = BCo_6_fu_2255_p2[32'd63];

assign tmp_35_fu_2367_p3 = BCu_6_fu_2279_p2[32'd63];

assign tmp_36_fu_2393_p3 = BCa_6_fu_2183_p2[32'd63];

assign tmp_37_fu_2869_p3 = Ebe_1_fu_2859_p2[32'd63];

assign tmp_fu_907_p3 = BCe_fu_825_p2[32'd63];

assign trunc_ln141_fu_903_p1 = BCe_fu_825_p2[62:0];

assign trunc_ln142_fu_929_p1 = BCi_fu_849_p2[62:0];

assign trunc_ln143_fu_955_p1 = BCo_fu_873_p2[62:0];

assign trunc_ln144_fu_981_p1 = BCu_fu_897_p2[62:0];

assign trunc_ln145_fu_1007_p1 = BCa_fu_801_p2[62:0];

assign trunc_ln150_fu_1045_p1 = Age_1_fu_1039_p2[19:0];

assign trunc_ln152_fu_1073_p1 = Aki_1_fu_1067_p2[20:0];

assign trunc_ln154_fu_1101_p1 = Amo_1_fu_1095_p2[42:0];

assign trunc_ln156_fu_1129_p1 = Asu_1_fu_1123_p2[49:0];

assign trunc_ln165_fu_1253_p1 = Abo_1_fu_1247_p2[35:0];

assign trunc_ln167_fu_1281_p1 = Agu_1_fu_1275_p2[43:0];

assign trunc_ln169_fu_1309_p1 = Aka_1_fu_1303_p2[60:0];

assign trunc_ln171_fu_1337_p1 = Ame_1_fu_1331_p2[18:0];

assign trunc_ln173_fu_1365_p1 = Asi_1_fu_1359_p2[2:0];

assign trunc_ln181_fu_1483_p1 = Abe_1_fu_1477_p2[62:0];

assign trunc_ln183_fu_1509_p1 = Agi_1_fu_1503_p2[57:0];

assign trunc_ln185_fu_1537_p1 = Ako_1_fu_1531_p2[38:0];

assign trunc_ln187_fu_1565_p1 = Amu_1_fu_1559_p2[55:0];

assign trunc_ln189_fu_1593_p1 = Asa_1_fu_1587_p2[45:0];

assign trunc_ln197_fu_1711_p1 = Abu_1_fu_1705_p2[36:0];

assign trunc_ln199_fu_1739_p1 = Aga_1_fu_1733_p2[27:0];

assign trunc_ln201_fu_1767_p1 = Ake_1_fu_1761_p2[53:0];

assign trunc_ln203_fu_1795_p1 = Ami_1_fu_1789_p2[48:0];

assign trunc_ln205_fu_1823_p1 = Aso_1_fu_1817_p2[7:0];

assign trunc_ln213_fu_1941_p1 = Abi_1_fu_1935_p2[1:0];

assign trunc_ln215_fu_1969_p1 = Ago_1_fu_1963_p2[8:0];

assign trunc_ln217_fu_1997_p1 = Aku_1_fu_1991_p2[24:0];

assign trunc_ln219_fu_2025_p1 = Ama_1_fu_2019_p2[22:0];

assign trunc_ln221_fu_2053_p1 = Ase_1_fu_2047_p2[61:0];

assign trunc_ln236_fu_2285_p1 = BCe_6_fu_2207_p2[62:0];

assign trunc_ln237_fu_2311_p1 = BCi_6_fu_2231_p2[62:0];

assign trunc_ln238_fu_2337_p1 = BCo_6_fu_2255_p2[62:0];

assign trunc_ln239_fu_2363_p1 = BCu_6_fu_2279_p2[62:0];

assign trunc_ln240_fu_2389_p1 = BCa_6_fu_2183_p2[62:0];

assign trunc_ln245_fu_2427_p1 = Ege_1_fu_2421_p2[19:0];

assign trunc_ln247_fu_2455_p1 = Eki_1_fu_2449_p2[20:0];

assign trunc_ln249_fu_2483_p1 = Emo_1_fu_2477_p2[42:0];

assign trunc_ln251_fu_2511_p1 = Esu_1_fu_2505_p2[49:0];

assign trunc_ln260_fu_2635_p1 = Ebo_1_fu_2629_p2[35:0];

assign trunc_ln262_fu_2663_p1 = Egu_1_fu_2657_p2[43:0];

assign trunc_ln264_fu_2691_p1 = Eka_1_fu_2685_p2[60:0];

assign trunc_ln266_fu_2719_p1 = Eme_1_fu_2713_p2[18:0];

assign trunc_ln268_fu_2747_p1 = Esi_1_fu_2741_p2[2:0];

assign trunc_ln276_fu_2865_p1 = Ebe_1_fu_2859_p2[62:0];

assign trunc_ln278_fu_2891_p1 = Egi_1_fu_2885_p2[57:0];

assign trunc_ln280_fu_2919_p1 = Eko_1_fu_2913_p2[38:0];

assign trunc_ln282_fu_2947_p1 = Emu_1_fu_2941_p2[55:0];

assign trunc_ln284_fu_2975_p1 = Esa_1_fu_2969_p2[45:0];

assign trunc_ln292_fu_3093_p1 = Ebu_1_fu_3087_p2[36:0];

assign trunc_ln294_fu_3121_p1 = Ega_1_fu_3115_p2[27:0];

assign trunc_ln296_fu_3149_p1 = Eke_1_fu_3143_p2[53:0];

assign trunc_ln298_fu_3177_p1 = Emi_1_fu_3171_p2[48:0];

assign trunc_ln300_fu_3205_p1 = Eso_1_fu_3199_p2[7:0];

assign trunc_ln308_fu_3323_p1 = Ebi_1_fu_3317_p2[1:0];

assign trunc_ln310_fu_3351_p1 = Ego_1_fu_3345_p2[8:0];

assign trunc_ln312_fu_3379_p1 = Eku_1_fu_3373_p2[24:0];

assign trunc_ln314_fu_3407_p1 = Ema_1_fu_3401_p2[22:0];

assign trunc_ln316_fu_3435_p1 = Ese_1_fu_3429_p2[61:0];

assign xor_ln134_1_fu_789_p2 = (Ama_0_reg_557 ^ Aba_0_reg_722);

assign xor_ln134_2_fu_795_p2 = (xor_ln134_1_fu_789_p2 ^ Asa_0_reg_502);

assign xor_ln134_fu_783_p2 = (Aka_0_reg_612 ^ Aga_0_reg_667);

assign xor_ln135_1_fu_813_p2 = (Ame_0_reg_546 ^ Abe_0_reg_711);

assign xor_ln135_2_fu_819_p2 = (xor_ln135_1_fu_813_p2 ^ Ase_0_reg_491);

assign xor_ln135_fu_807_p2 = (Ake_0_reg_601 ^ Age_0_reg_656);

assign xor_ln136_1_fu_837_p2 = (Ami_0_reg_535 ^ Abi_0_reg_700);

assign xor_ln136_2_fu_843_p2 = (xor_ln136_1_fu_837_p2 ^ Asi_0_reg_480);

assign xor_ln136_fu_831_p2 = (Aki_0_reg_590 ^ Agi_0_reg_645);

assign xor_ln137_1_fu_861_p2 = (Amo_0_reg_524 ^ Abo_0_reg_689);

assign xor_ln137_2_fu_867_p2 = (xor_ln137_1_fu_861_p2 ^ Aso_0_reg_469);

assign xor_ln137_fu_855_p2 = (Ako_0_reg_579 ^ Ago_0_reg_634);

assign xor_ln138_1_fu_885_p2 = (Asu_0_reg_744 ^ Aku_0_reg_568);

assign xor_ln138_2_fu_891_p2 = (xor_ln138_1_fu_885_p2 ^ Amu_0_reg_513);

assign xor_ln138_fu_879_p2 = (Agu_0_reg_623 ^ Abu_0_reg_678);

assign xor_ln157_fu_1151_p2 = (64'd18446744073709551615 ^ BCe_1_fu_1059_p3);

assign xor_ln158_fu_1163_p2 = (and_ln157_fu_1157_p2 ^ Aba_3_fu_1033_p2);

assign xor_ln159_fu_1175_p2 = (64'd18446744073709551615 ^ BCi_1_fu_1087_p3);

assign xor_ln160_fu_1193_p2 = (64'd18446744073709551615 ^ BCo_1_fu_1115_p3);

assign xor_ln161_fu_1211_p2 = (64'd18446744073709551615 ^ BCu_1_fu_1143_p3);

assign xor_ln162_fu_1229_p2 = (64'd18446744073709551615 ^ Aba_3_fu_1033_p2);

assign xor_ln174_fu_1387_p2 = (64'd18446744073709551615 ^ BCe_2_fu_1295_p3);

assign xor_ln175_fu_1405_p2 = (64'd18446744073709551615 ^ BCi_2_fu_1323_p3);

assign xor_ln176_fu_1423_p2 = (64'd18446744073709551615 ^ BCo_2_fu_1351_p3);

assign xor_ln177_fu_1441_p2 = (64'd18446744073709551615 ^ BCu_2_fu_1379_p3);

assign xor_ln178_fu_1459_p2 = (64'd18446744073709551615 ^ BCa_2_fu_1267_p3);

assign xor_ln190_fu_1615_p2 = (64'd18446744073709551615 ^ BCe_3_fu_1523_p3);

assign xor_ln191_fu_1633_p2 = (64'd18446744073709551615 ^ BCi_3_fu_1551_p3);

assign xor_ln192_fu_1651_p2 = (64'd18446744073709551615 ^ BCo_3_fu_1579_p3);

assign xor_ln193_fu_1669_p2 = (64'd18446744073709551615 ^ BCu_3_fu_1607_p3);

assign xor_ln194_fu_1687_p2 = (64'd18446744073709551615 ^ BCa_3_fu_1495_p3);

assign xor_ln206_fu_1845_p2 = (64'd18446744073709551615 ^ BCe_4_fu_1753_p3);

assign xor_ln207_fu_1863_p2 = (64'd18446744073709551615 ^ BCi_4_fu_1781_p3);

assign xor_ln208_fu_1881_p2 = (64'd18446744073709551615 ^ BCo_4_fu_1809_p3);

assign xor_ln209_fu_1899_p2 = (64'd18446744073709551615 ^ BCu_4_fu_1837_p3);

assign xor_ln210_fu_1917_p2 = (64'd18446744073709551615 ^ BCa_4_fu_1725_p3);

assign xor_ln222_fu_2075_p2 = (64'd18446744073709551615 ^ BCe_5_fu_1983_p3);

assign xor_ln223_fu_2093_p2 = (64'd18446744073709551615 ^ BCi_5_fu_2011_p3);

assign xor_ln224_fu_2111_p2 = (64'd18446744073709551615 ^ BCo_5_fu_2039_p3);

assign xor_ln225_fu_2129_p2 = (64'd18446744073709551615 ^ BCu_5_fu_2067_p3);

assign xor_ln226_fu_2147_p2 = (64'd18446744073709551615 ^ BCa_5_fu_1955_p3);

assign xor_ln229_1_fu_2171_p2 = (Ega_fu_1399_p2 ^ Eba_fu_1169_p2);

assign xor_ln229_2_fu_2177_p2 = (xor_ln229_1_fu_2171_p2 ^ Ema_fu_1857_p2);

assign xor_ln229_fu_2165_p2 = (Esa_fu_2087_p2 ^ Eka_fu_1627_p2);

assign xor_ln230_1_fu_2195_p2 = (Ege_fu_1417_p2 ^ Ebe_fu_1187_p2);

assign xor_ln230_2_fu_2201_p2 = (xor_ln230_1_fu_2195_p2 ^ Eme_fu_1875_p2);

assign xor_ln230_fu_2189_p2 = (Ese_fu_2105_p2 ^ Eke_fu_1645_p2);

assign xor_ln231_1_fu_2219_p2 = (Esi_fu_2123_p2 ^ Ebi_fu_1205_p2);

assign xor_ln231_2_fu_2225_p2 = (xor_ln231_1_fu_2219_p2 ^ Egi_fu_1435_p2);

assign xor_ln231_fu_2213_p2 = (Emi_fu_1893_p2 ^ Eki_fu_1663_p2);

assign xor_ln232_1_fu_2243_p2 = (Eko_fu_1681_p2 ^ Ego_fu_1453_p2);

assign xor_ln232_2_fu_2249_p2 = (xor_ln232_1_fu_2243_p2 ^ Eso_fu_2141_p2);

assign xor_ln232_fu_2237_p2 = (Emo_fu_1911_p2 ^ Ebo_fu_1223_p2);

assign xor_ln233_1_fu_2267_p2 = (Esu_fu_2159_p2 ^ Ebu_fu_1241_p2);

assign xor_ln233_2_fu_2273_p2 = (xor_ln233_1_fu_2267_p2 ^ Eku_fu_1699_p2);

assign xor_ln233_fu_2261_p2 = (Emu_fu_1929_p2 ^ Egu_fu_1471_p2);

assign xor_ln252_fu_2533_p2 = (64'd18446744073709551615 ^ BCe_7_fu_2441_p3);

assign xor_ln253_fu_2545_p2 = (and_ln252_fu_2539_p2 ^ Eba_2_fu_2415_p2);

assign xor_ln254_fu_2557_p2 = (64'd18446744073709551615 ^ BCi_7_fu_2469_p3);

assign xor_ln255_fu_2575_p2 = (64'd18446744073709551615 ^ BCo_7_fu_2497_p3);

assign xor_ln256_fu_2593_p2 = (64'd18446744073709551615 ^ BCu_7_fu_2525_p3);

assign xor_ln257_fu_2611_p2 = (64'd18446744073709551615 ^ Eba_2_fu_2415_p2);

assign xor_ln269_fu_2769_p2 = (64'd18446744073709551615 ^ BCe_8_fu_2677_p3);

assign xor_ln270_fu_2787_p2 = (64'd18446744073709551615 ^ BCi_8_fu_2705_p3);

assign xor_ln271_fu_2805_p2 = (64'd18446744073709551615 ^ BCo_8_fu_2733_p3);

assign xor_ln272_fu_2823_p2 = (64'd18446744073709551615 ^ BCu_8_fu_2761_p3);

assign xor_ln273_fu_2841_p2 = (64'd18446744073709551615 ^ BCa_8_fu_2649_p3);

assign xor_ln285_fu_2997_p2 = (64'd18446744073709551615 ^ BCe_9_fu_2905_p3);

assign xor_ln286_fu_3015_p2 = (64'd18446744073709551615 ^ BCi_9_fu_2933_p3);

assign xor_ln287_fu_3033_p2 = (64'd18446744073709551615 ^ BCo_9_fu_2961_p3);

assign xor_ln288_fu_3051_p2 = (64'd18446744073709551615 ^ BCu_9_fu_2989_p3);

assign xor_ln289_fu_3069_p2 = (64'd18446744073709551615 ^ BCa_9_fu_2877_p3);

assign xor_ln301_fu_3227_p2 = (64'd18446744073709551615 ^ BCe_10_fu_3135_p3);

assign xor_ln302_fu_3245_p2 = (64'd18446744073709551615 ^ BCi_10_fu_3163_p3);

assign xor_ln303_fu_3263_p2 = (64'd18446744073709551615 ^ BCo_10_fu_3191_p3);

assign xor_ln304_fu_3281_p2 = (64'd18446744073709551615 ^ BCu_10_fu_3219_p3);

assign xor_ln305_fu_3299_p2 = (64'd18446744073709551615 ^ BCa_10_fu_3107_p3);

assign xor_ln317_fu_3457_p2 = (64'd18446744073709551615 ^ BCe_11_fu_3365_p3);

assign xor_ln318_fu_3475_p2 = (64'd18446744073709551615 ^ BCi_11_fu_3393_p3);

assign xor_ln319_fu_3493_p2 = (64'd18446744073709551615 ^ BCo_11_fu_3421_p3);

assign xor_ln320_fu_3511_p2 = (64'd18446744073709551615 ^ BCu_11_fu_3449_p3);

assign xor_ln321_fu_3529_p2 = (64'd18446744073709551615 ^ BCa_11_fu_3337_p3);

assign zext_ln158_fu_761_p1 = round_0_reg_733;

assign zext_ln253_fu_772_p1 = or_ln253_fu_766_p2;

endmodule //KeccakF1600_StatePer_1
