INFO:sim:172 - Generating IP...
Resolving generics for 'resume_26_28'...
Applying external generics to 'resume_26_28'...
Delivering associated files for 'resume_26_28'...
Delivering EJava files for 'resume_26_28'...
Generating implementation netlist for 'resume_26_28'...
INFO:sim - Pre-processing HDL files for 'resume_26_28'...
Running synthesis for 'resume_26_28'
Running ngcbuild...
Writing VEO instantiation template for 'resume_26_28'...
Writing Verilog behavioral simulation model for 'resume_26_28'...
WARNING:sim - Overwriting existing file
   Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28/doc/dist_mem_g
   en_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'resume_26_28'...
Generating metadata file...
Generating ISE project file for 'resume_26_28'...
Generating ISE project...
XCO file found: resume_26_28.xco
XMDF file found: resume_26_28_xmdf.tcl
Adding Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.asy -view
all -origin_type imported
Adding Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.ngc -view
all -origin_type created
Checking file
"Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.ngc" for project
device match ...
File "Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.ngc" device
information matches project device.
Adding Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.sym -view
all -origin_type imported
Adding Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/Documents/Xilinx/FlappyBird/ipcore_dir/tmp/_cg/resume_26_28.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/resume_26_28"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'resume_26_28'.
