$date
	Mon Mar 20 16:11:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut_test $end
$var wire 1 ! CLK $end
$var wire 1 " RST_N $end
$var wire 1 # busy $end
$var wire 1 $ busy_D_IN $end
$var wire 8 % cfg_address [7:0] $end
$var wire 32 & cfg_data_in [31:0] $end
$var wire 1 ' cfg_en $end
$var wire 1 ( cfg_op $end
$var wire 1 ) cfg_rdy $end
$var wire 1 * din_en $end
$var wire 8 + din_value [7:0] $end
$var wire 1 , dout_en $end
$var wire 1 - dout_ff_FULL_N $end
$var wire 1 . len_en $end
$var wire 8 / len_value [7:0] $end
$var wire 1 0 programmed_length_EN $end
$var wire 1 1 normal_mode_RESET_N $end
$var wire 1 2 len_rdy $end
$var wire 8 3 dout_value [7:0] $end
$var wire 1 4 dout_rdy $end
$var wire 1 5 din_rdy $end
$var wire 32 6 cfg_data_out [31:0] $end
$scope module dut $end
$var wire 1 ! CLK $end
$var wire 1 7 \MUX_programmed_length$write_1__SEL_1 $end
$var wire 1 " RST_N $end
$var wire 1 8 \busy$D_IN $end
$var wire 1 9 \busy$EN $end
$var wire 8 : cfg_address [7:0] $end
$var wire 32 ; cfg_data_in [31:0] $end
$var wire 1 ' cfg_en $end
$var wire 1 ( cfg_op $end
$var wire 1 ) cfg_rdy $end
$var wire 8 < \current_count$D_IN [7:0] $end
$var wire 1 = \current_count$EN $end
$var wire 1 * din_en $end
$var wire 1 5 din_rdy $end
$var wire 8 > din_value [7:0] $end
$var wire 1 , dout_en $end
$var wire 1 ? \dout_ff$CLR $end
$var wire 1 @ \dout_ff$DEQ $end
$var wire 1 A \dout_ff$ENQ $end
$var wire 1 4 dout_rdy $end
$var wire 8 B dout_value [7:0] $end
$var wire 1 . len_en $end
$var wire 1 2 len_rdy $end
$var wire 8 C len_value [7:0] $end
$var wire 1 D \pause$EN $end
$var wire 1 E \programmed_length$EN $end
$var wire 1 F \sum$EN $end
$var wire 1 G \sw_override$EN $end
$var wire 1 H \w_sw_override$whas $end
$var wire 17 I x__h969 [16:0] $end
$var wire 1 J \sw_override$D_IN $end
$var wire 8 K \sum$D_IN [7:0] $end
$var wire 8 L \programmed_length$D_IN [7:0] $end
$var wire 1 M \pause$D_IN $end
$var wire 8 N next_count__h523 [7:0] $end
$var wire 1 O \dout_ff$FULL_N $end
$var wire 1 P \dout_ff$EMPTY_N $end
$var wire 8 Q \dout_ff$D_OUT [7:0] $end
$var wire 8 R \dout_ff$D_IN [7:0] $end
$var wire 1 S current_count_PLUS_1_EQ_programmed_length___d8 $end
$var wire 32 T cfg_data_out [31:0] $end
$var reg 32 U CASE_cfg_address_0_0_CONCAT_x69_4_0_CONCAT_sw__ETC__q1 [31:0] $end
$var reg 1 V busy $end
$var reg 8 W current_count [7:0] $end
$var reg 1 X pause $end
$var reg 8 Y programmed_length [7:0] $end
$var reg 8 Z sum [7:0] $end
$var reg 1 [ sw_override $end
$scope module dout_ff $end
$var wire 1 ! CLK $end
$var wire 1 ? CLR $end
$var wire 1 @ DEQ $end
$var wire 8 \ D_IN [7:0] $end
$var wire 1 P EMPTY_N $end
$var wire 1 A ENQ $end
$var wire 1 O FULL_N $end
$var wire 1 " RST $end
$var wire 1 ] d0d1 $end
$var wire 1 ^ d0di $end
$var wire 1 _ d0h $end
$var wire 1 ` d1di $end
$var wire 8 a D_OUT [7:0] $end
$var reg 8 b data0_reg [7:0] $end
$var reg 8 c data1_reg [7:0] $end
$var reg 1 d empty_reg $end
$var reg 1 e full_reg $end
$scope begin error_checks $end
$var reg 1 f deqerror $end
$var reg 1 g enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0g
0f
1e
0d
b10101010 c
b10101010 b
b10101010 a
0`
1_
0^
0]
bx \
0[
b10101010 Z
b10101010 Y
0X
b10101010 W
0V
b10101010 U
b0x0x0x0x0 T
0S
bx R
b10101010 Q
0P
1O
b10101011 N
zM
bz L
bx K
zJ
b1010101010101010 I
xH
xG
xF
xE
xD
bz C
b10101010 B
0A
z@
0?
bz >
x=
b10101011 <
bz ;
bz :
x9
18
x7
b0x0x0x0x0 6
15
04
b10101010 3
02
11
z0
bz /
z.
1-
z,
bz +
z*
1)
z(
z'
bz &
bz %
z$
0#
1"
1!
$end
#1000
05
x8
b0 6
b0 T
b0 U
b0 Z
b0 Y
b1 <
b1 N
b0 I
b0 W
0"
#2500
0!
#5000
08
09
0E
0D
0G
0H
07
0=
0F
0'
0@
0,
0.
0*
1"
1!
#7500
0!
#10000
b11 L
1M
1J
1D
1G
1H
b11 &
b11 ;
b100 %
b100 :
1(
1'
1!
#12500
0!
#15000
0D
0G
0H
0'
b1 U
02
1[
1X
1!
#17500
0!
#20000
18
19
1E
b10 L
0J
b0 U
b10 &
b10 ;
b1000 %
b1000 :
1'
1!
#22500
0!
#25000
0E
1=
1F
b0 K
b0 R
b0 \
b0 +
b0 >
1*
0'
15
b10 U
1#
1V
b10000001000000000 I
b10 Y
1!
#27500
0!
#30000
b1 U
1D
1G
1H
09
b100 %
b100 :
1'
0*
1_
0^
08
0F
0=
0A
1S
b10 <
b10 N
b10000001000000001 I
b1 W
1!
#32500
0!
#35000
0_
1^
0D
0G
0H
19
1A
1*
0'
b0 U
0[
1!
#37500
0!
#40000
09
1@
1,
0*
12
1_
0^
05
18
0F
0=
0A
14
1P
1d
b0 3
b0 B
b0 Q
b0 a
b0 b
0#
0V
0S
b1 <
b1 N
b1000000000 I
b0 W
1!
#42500
0!
#45000
19
1E
b0 L
1D
1G
1H
17
1J
b11 &
b11 ;
1'
b0 /
b0 C
1.
04
0P
0d
1!
#47500
0!
0@
0,
#50000
0D
0G
0H
0'
0.
09
02
b11 L
0E
15
08
07
b1 U
1[
1#
1V
b10000000000000000 I
b0 Y
1!
#52500
0!
#55000
18
1E
b0 U
19
1=
1F
b1000 %
b1000 :
1'
1*
1!
#57500
0!
#60000
09
0E
0=
0F
0'
0*
b11 U
b11 Y
b10 <
b10 N
b10000001100000001 I
b1 W
1!
#62500
0!
#65000
b10 L
0J
b1 U
1D
1G
1H
19
1=
1F
b10 &
b10 ;
b100 %
b100 :
1'
1*
1!
#67500
0!
#70000
0D
0G
0H
09
0'
0*
1_
0^
08
0F
0=
0A
b0 U
0[
1S
b11 <
b11 N
b10000001100000010 I
b10 W
1!
#72500
0!
#75000
0_
1^
19
1A
1*
1!
#77500
0!
#80000
09
1@
1,
0*
12
1_
0^
05
18
0F
0=
0A
14
1P
1d
0#
0V
0S
b1 <
b1 N
b1100000000 I
b0 W
1!
#82500
0!
#85000
19
1E
b11 L
1D
1G
1H
17
1J
b11 &
b11 ;
1'
b11 /
b11 C
1.
04
0P
0d
1!
#87500
0!
0@
0,
#90000
0D
0G
0H
1=
1F
1*
0'
0.
19
02
0E
15
07
b1 U
1[
b10000001100000000 I
1#
1V
1!
#92500
0!
#95000
09
0=
0F
0*
b10 <
b10 N
b10000001100000001 I
b1 W
1!
#97500
0!
#100000
19
1=
1F
1*
1!
#102500
0!
#105000
09
0*
1_
0^
08
0F
0=
0A
1S
b11 <
b11 N
b10000001100000010 I
b10 W
1!
#107500
0!
#110000
0_
1^
19
1A
1*
1!
#112500
0!
#115000
09
1@
1,
0*
1_
0^
05
18
0F
0=
0A
14
1P
1d
0#
0V
0S
b1 <
b1 N
b1100000000 I
b0 W
1!
#117500
0!
#120000
19
1E
b0 L
0M
0J
b11 U
b0 &
b0 ;
b1000 %
b1000 :
1'
04
0P
0d
1!
#122500
0!
0@
0,
#125000
09
0E
0'
15
08
b0 U
1#
1V
b10000000000000000 I
b0 Y
1!
#127500
0!
#130000
b10 L
1M
b1 U
1D
1G
1H
b10 &
b10 ;
b100 %
b100 :
1'
1!
#130001
