# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaAND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaAND.sv 
# -- Compiling module CompuertaAND
# 
# Top level modules:
# 	CompuertaAND
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Sumador.sv 
# -- Compiling module Sumador
# 
# Top level modules:
# 	Sumador
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Restador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Restador.sv 
# -- Compiling module Restador
# 
# Top level modules:
# 	Restador
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaOR.sv 
# -- Compiling module CompuertaOR
# 
# Top level modules:
# 	CompuertaOR
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ShiftLeft.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ShiftLeft.sv 
# -- Compiling module ShiftLeft
# 
# Top level modules:
# 	ShiftLeft
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ShiftRight.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ShiftRight.sv 
# -- Compiling module ShiftRight
# 
# Top level modules:
# 	ShiftRight
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Multiplexor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Multiplexor.sv 
# -- Compiling module Multiplexor
# 
# Top level modules:
# 	Multiplexor
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaXOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/CompuertaXOR.sv 
# -- Compiling module CompuertaXOR
# 
# Top level modules:
# 	CompuertaXOR
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Multiplicador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:28 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Multiplicador.sv 
# -- Compiling module Multiplicador
# 
# Top level modules:
# 	Multiplicador
# End time: 18:16:28 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Divisor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:29 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Divisor.sv 
# -- Compiling module Divisor
# 
# Top level modules:
# 	Divisor
# End time: 18:16:29 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Modulador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:29 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/Modulador.sv 
# -- Compiling module Modulador
# 
# Top level modules:
# 	Modulador
# End time: 18:16:29 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ControladorBanderas.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:29 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ControladorBanderas.sv 
# -- Compiling module ControladorBanderas
# 
# Top level modules:
# 	ControladorBanderas
# End time: 18:16:29 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3 {C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:29 on Mar 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3" C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 18:16:29 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testeo
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testeo 
# Start time: 18:16:29 on Mar 23,2022
# ** Error: (vsim-3170) Could not find 'testeo'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/simulation/modelsim/rtl_work
#             C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_rtl_verilog.do PAUSED at line 24
vsim work.ALU_tb
# vsim work.ALU_tb 
# Start time: 18:16:29 on Mar 23,2022
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.Sumador
# Loading work.Restador
# Loading work.Multiplicador
# Loading work.Divisor
# Loading work.Modulador
# Loading work.CompuertaAND
# Loading work.CompuertaOR
# Loading work.CompuertaXOR
# Loading work.ShiftLeft
# Loading work.ShiftRight
# Loading work.Multiplexor
# Loading work.ControladorBanderas
add wave -position end  sim:/ALU_tb/A
add wave -position end  sim:/ALU_tb/B
add wave -position end  sim:/ALU_tb/C
add wave -position end  sim:/ALU_tb/Cesperada
add wave -position end  sim:/ALU_tb/N
add wave -position end  sim:/ALU_tb/Nesperada
add wave -position end  sim:/ALU_tb/resultado
add wave -position end  sim:/ALU_tb/resultadoEsperado
add wave -position end  sim:/ALU_tb/seleccion
add wave -position end  sim:/ALU_tb/V
add wave -position end  sim:/ALU_tb/Vesperada
add wave -position end  sim:/ALU_tb/Z
add wave -position end  sim:/ALU_tb/Zesperada
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: J_Sol  Hostname: DESKTOP-M22RR00  ProcessID: 11628
#           Attempting to use alternate WLF file "./wlftqc66aj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqc66aj
run -all
# =============SUMADOR=============
# Prueba exitosa para A = 0001, B = 0001
# Prueba exitosa para A = 0010, B = 0001
# Prueba exitosa para A = 0100, B = 0001
# Prueba exitosa para A = 1111, B = 0001
# =============Restador=============
# Prueba exitosa para A = 0001, B = 0001
# Prueba exitosa para A = 0010, B = 0001
# Prueba exitosa para A = 0100, B = 0001
# Prueba exitosa para A = 0000, B = 0001
# =============Multiplicador=============
# Prueba exitosa para A = 0001, B = 0001
# Prueba exitosa para A = 0010, B = 0010
# Prueba exitosa para A = 1000, B = 0000
# ** Error: Prueba fallida para A = 1000, B = 0010
#    Time: 120 ps  Scope: ALU_tb File: C:/Users/J_Sol/Desktop/Lab3/CE3201-Laboratorio-3/ALU_tb.sv Line: 190
# =============Divisor=============
# Prueba exitosa para A = 0011, B = 0001
# Prueba exitosa para A = 0100, B = 0010
# Prueba exitosa para A = 1111, B = 0011
# Prueba exitosa para A = 0000, B = 0010
# =============Modulo=============
# Prueba exitosa para A = 0000, B = 1100
# Prueba exitosa para A = 0011, B = 0010
# Prueba exitosa para A = 0111, B = 0110
# Prueba exitosa para A = 1101, B = 1010
# =============AND=============
# Prueba exitosa para A = 1001, B = 1001
# Prueba exitosa para A = 0010, B = 0010
# Prueba exitosa para A = 0000, B = 0000
# Prueba exitosa para A = 1111, B = 1111
# =============OR=============
# Prueba exitosa para A = 1111, B = 0000
# Prueba exitosa para A = 1010, B = 0110
# Prueba exitosa para A = 0000, B = 0000
# Prueba exitosa para A = 0001, B = 0101
# =============XOR=============
# Prueba exitosa para A = 1111, B = 0001
# Prueba exitosa para A = 1010, B = 0110
# Prueba exitosa para A = 1001, B = 0000
# Prueba exitosa para A = 1001, B = 0110
# =============SHIFT LEFT=============
# Prueba exitosa para A = 0001, B = 0001
# Prueba exitosa para A = 0011, B = 0010
# Prueba exitosa para A = 0001, B = 1000
# Prueba exitosa para A = 1001, B = 0001
# =============SHIFT RIGHT=============
# Prueba exitosa para A = 0010, B = 0001
# Prueba exitosa para A = 1000, B = 0011
# Prueba exitosa para A = 1111, B = 0100
# Prueba exitosa para A = 1011, B = 0010
# A time value could not be extracted from the current line
# End time: 18:17:21 on Mar 23,2022, Elapsed time: 0:00:52
# Errors: 2, Warnings: 2
