{
  "memoryId": "JEDEC_256Mb_WIDEIO_SDR-266_128bit",
  "memoryType": "WIDEIO_SDR",
  "memarchitecturespec": {
    "width": 128,
    "nbrOfBanks": 4,
    "nbrOfRanks": 1,
    "nbrOfColumns": 128,
    "nbrOfRows": 2048,
    "dataRate": 1,
    "burstLength": 4  
  },
  "memtimingspec": {
    "clkMhz": 266,
    "RC": 16,
    "RCD": 5,
    "RL": 3,
    "RP": 5,
    "RFC": 24,
    "RAS": 12,
    "WL": 1,
    "AL": 0,
    "DQSCK": 1,
    "RTP": 4,
    "WR": 4,
    "XP": 3,
    "XPDLL": 3,
    "XS": 27,
    "XSDLL": 27,
    "REFI": 3120,
    "CL": 3,
    "TAW": 14,
    "RRD": 3,
    "CCD": 1,
    "WTR": 6,
    "CKE": 3,
    "CKESR": 6
  },
  "mempowerspec": {
    "idd01": 6.06,
    "idd02": 21.82,
    "idd2p0": 0.05,
    "idd2p02": 0.17,
    "idd2p1": 0.05,
    "idd2p12": 0.17,
    "idd2n1": 0.16,
    "idd2n2": 4.76,
    "idd3p0": 0.25,
    "idd3p02": 1.49,
    "idd3p1": 0.25,
    "idd3p12": 1.49,
    "idd3n1": 0.58,
    "idd3n2": 7.24,
    "idd4r": 1.82,
    "idd4r2": 111.22,
    "idd4w": 1.82,
    "idd4w2": 78.0,
    "idd51": 14.48,
    "idd52": 48.34,
    "idd61": 0.07,
    "idd62": 0.27,
    "vdd1": 1.8,
    "vdd2": 1.2,
    "capacitance": 0.0,
    "ioPower": 0.0,
    "wrOdtPower": 0.0,
    "termRdPower": 0.0,
    "termWrPower": 0.0
  }
}