set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {INTERLOCK.vo INTERLOCK_v.sdo}}
}
