

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_292_12'
================================================================
* Date:           Mon Aug 12 18:55:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_12  |        ?|        ?|         7|          5|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%err = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 10 'alloca' 'err' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x0 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:271]   --->   Operation 11 'alloca' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y0 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:272]   --->   Operation 12 'alloca' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sight_5 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:270]   --->   Operation 13 'alloca' 'sight_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln274_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln274_1"   --->   Operation 14 'read' 'sext_ln274_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln273_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln273"   --->   Operation 15 'read' 'select_ln273_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln268_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln268_1"   --->   Operation 16 'read' 'zext_ln268_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln268_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln268"   --->   Operation 17 'read' 'sext_ln268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln290_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln290"   --->   Operation 18 'read' 'sext_ln290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln279_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln279"   --->   Operation 19 'read' 'zext_ln279_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln268_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln268_3"   --->   Operation 20 'read' 'zext_ln268_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln274_1_cast = sext i7 %sext_ln274_1_read"   --->   Operation 21 'sext' 'sext_ln274_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln273_cast = sext i2 %select_ln273_read"   --->   Operation 22 'sext' 'select_ln273_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln268_1_cast = zext i6 %zext_ln268_1_read"   --->   Operation 23 'zext' 'zext_ln268_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln268_cast = sext i6 %sext_ln268_read"   --->   Operation 24 'sext' 'sext_ln268_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln290_cast = sext i7 %sext_ln290_read"   --->   Operation 25 'sext' 'sext_ln290_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln279_cast = zext i6 %zext_ln279_read"   --->   Operation 26 'zext' 'zext_ln279_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln268_3_cast = zext i4 %zext_ln268_3_read"   --->   Operation 27 'zext' 'zext_ln268_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln270 = store i32 1, i32 %sight_5" [benchmarks/jianyicheng/los/src/los.cpp:270]   --->   Operation 28 'store' 'store_ln270' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln272 = store i32 %zext_ln268_3_cast, i32 %y0" [benchmarks/jianyicheng/los/src/los.cpp:272]   --->   Operation 29 'store' 'store_ln272' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %zext_ln279_cast, i32 %x0" [benchmarks/jianyicheng/los/src/los.cpp:271]   --->   Operation 30 'store' 'store_ln271' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln290 = store i32 %sext_ln290_cast, i32 %err" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 31 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body387"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x0_10 = load i32 %x0" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 33 'load' 'x0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y0_10 = load i32 %y0" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 34 'load' 'y0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln290 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 35 'specpipeline' 'specpipeline_ln290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [benchmarks/jianyicheng/los/src/los.cpp:292]   --->   Operation 36 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.55ns)   --->   "%icmp_ln293 = icmp_eq  i32 %x0_10, i32 32" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 37 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln293_1 = icmp_eq  i32 %y0_10, i32 32" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 38 'icmp' 'icmp_ln293_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%and_ln293 = and i1 %icmp_ln293, i1 %icmp_ln293_1" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 39 'and' 'and_ln293' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %and_ln293, void %land.lhs.true391, void %if.end398" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 40 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i32 %y0_10" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 41 'trunc' 'trunc_ln293' <Predicate = (!and_ln293)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln293, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 42 'bitconcatenate' 'shl_ln5' <Predicate = (!and_ln293)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i32 %x0_10" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 43 'trunc' 'trunc_ln290' <Predicate = (!and_ln293)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln293 = add i10 %shl_ln5, i10 %trunc_ln290" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 44 'add' 'add_ln293' <Predicate = (!and_ln293)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i10 %add_ln293" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 45 'zext' 'zext_ln293' <Predicate = (!and_ln293)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%obstacles_5_addr = getelementptr i1 %obstacles_5, i64 0, i64 %zext_ln293" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 46 'getelementptr' 'obstacles_5_addr' <Predicate = (!and_ln293)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%obstacles_5_load = load i10 %obstacles_5_addr" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 47 'load' 'obstacles_5_load' <Predicate = (!and_ln293)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%obstacles_5_load = load i10 %obstacles_5_addr" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 48 'load' 'obstacles_5_load' <Predicate = (!and_ln293)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sight_5_load = load i32 %sight_5" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 49 'load' 'sight_5_load' <Predicate = (!and_ln293 & !obstacles_5_load)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln293 = select i1 %obstacles_5_load, i32 0, i32 %sight_5_load" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 50 'select' 'select_ln293' <Predicate = (!and_ln293)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln270 = store i32 %select_ln293, i32 %sight_5" [benchmarks/jianyicheng/los/src/los.cpp:270]   --->   Operation 51 'store' 'store_ln270' <Predicate = (!and_ln293)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln293 = br void %if.end398" [benchmarks/jianyicheng/los/src/los.cpp:293]   --->   Operation 52 'br' 'br_ln293' <Predicate = (!and_ln293)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.53>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sight_5_1 = load i32 %sight_5"   --->   Operation 53 'load' 'sight_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%icmp_ln295 = icmp_eq  i32 %sight_5_1, i32 0" [benchmarks/jianyicheng/los/src/los.cpp:295]   --->   Operation 54 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.97ns)   --->   "%or_ln295 = or i1 %and_ln293, i1 %icmp_ln295" [benchmarks/jianyicheng/los/src/los.cpp:295]   --->   Operation 55 'or' 'or_ln295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %or_ln295, void %if.end405, void %while.end419.exitStub" [benchmarks/jianyicheng/los/src/los.cpp:295]   --->   Operation 56 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%err_load = load i32 %err" [benchmarks/jianyicheng/los/src/los.cpp:297]   --->   Operation 57 'load' 'err_load' <Predicate = (!or_ln295)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%e2 = shl i32 %err_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:297]   --->   Operation 58 'shl' 'e2' <Predicate = (!or_ln295)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln298 = icmp_sgt  i32 %e2, i32 %sext_ln268_cast" [benchmarks/jianyicheng/los/src/los.cpp:298]   --->   Operation 59 'icmp' 'icmp_ln298' <Predicate = (!or_ln295)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%err_14 = sub i32 %err_load, i32 %zext_ln268_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:299]   --->   Operation 60 'sub' 'err_14' <Predicate = (!or_ln295)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%x0_11 = add i32 %x0_10, i32 %select_ln273_cast" [benchmarks/jianyicheng/los/src/los.cpp:300]   --->   Operation 61 'add' 'x0_11' <Predicate = (!or_ln295)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.69ns)   --->   "%x0_12 = select i1 %icmp_ln298, i32 %x0_11, i32 %x0_10" [benchmarks/jianyicheng/los/src/los.cpp:298]   --->   Operation 62 'select' 'x0_12' <Predicate = (!or_ln295)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%err_15 = select i1 %icmp_ln298, i32 %err_14, i32 %err_load" [benchmarks/jianyicheng/los/src/los.cpp:298]   --->   Operation 63 'select' 'err_15' <Predicate = (!or_ln295)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln303 = icmp_slt  i32 %e2, i32 %sext_ln274_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:303]   --->   Operation 64 'icmp' 'icmp_ln303' <Predicate = (!or_ln295)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%y0_11 = add i32 %y0_10, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:305]   --->   Operation 65 'add' 'y0_11' <Predicate = (!or_ln295)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%y0_12 = select i1 %icmp_ln303, i32 %y0_11, i32 %y0_10" [benchmarks/jianyicheng/los/src/los.cpp:303]   --->   Operation 66 'select' 'y0_12' <Predicate = (!or_ln295)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_5_1_out, i32 %sight_5_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (or_ln295)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (or_ln295)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%err_16 = add i32 %err_15, i32 %sext_ln274_1_cast" [benchmarks/jianyicheng/los/src/los.cpp:304]   --->   Operation 67 'add' 'err_16' <Predicate = (icmp_ln303)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln272 = store i32 %y0_12, i32 %y0" [benchmarks/jianyicheng/los/src/los.cpp:272]   --->   Operation 68 'store' 'store_ln272' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln271 = store i32 %x0_12, i32 %x0" [benchmarks/jianyicheng/los/src/los.cpp:271]   --->   Operation 69 'store' 'store_ln271' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.28>
ST_7 : Operation 70 [1/1] (0.69ns)   --->   "%err_17 = select i1 %icmp_ln303, i32 %err_16, i32 %err_15" [benchmarks/jianyicheng/los/src/los.cpp:303]   --->   Operation 70 'select' 'err_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln290 = store i32 %err_17, i32 %err" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 71 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln292 = br void %while.body387" [benchmarks/jianyicheng/los/src/los.cpp:292]   --->   Operation 72 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.118ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln272', benchmarks/jianyicheng/los/src/los.cpp:272) of variable 'zext_ln268_3_cast' on local variable 'y0', benchmarks/jianyicheng/los/src/los.cpp:272 [29]  (1.588 ns)
	'load' operation 32 bit ('y0', benchmarks/jianyicheng/los/src/los.cpp:293) on local variable 'y0', benchmarks/jianyicheng/los/src/los.cpp:272 [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln293_1', benchmarks/jianyicheng/los/src/los.cpp:293) [39]  (2.552 ns)
	'and' operation 1 bit ('and_ln293', benchmarks/jianyicheng/los/src/los.cpp:293) [40]  (0.978 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('obstacles_5_addr', benchmarks/jianyicheng/los/src/los.cpp:293) [49]  (0.000 ns)
	'load' operation 1 bit ('obstacles_5_load', benchmarks/jianyicheng/los/src/los.cpp:293) on array 'obstacles_5' [50]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 1 bit ('obstacles_5_load', benchmarks/jianyicheng/los/src/los.cpp:293) on array 'obstacles_5' [50]  (3.254 ns)

 <State 4>: 2.286ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_5_load', benchmarks/jianyicheng/los/src/los.cpp:293) on local variable 'sight_5', benchmarks/jianyicheng/los/src/los.cpp:270 [43]  (0.000 ns)
	'select' operation 32 bit ('select_ln293', benchmarks/jianyicheng/los/src/los.cpp:293) [51]  (0.698 ns)
	'store' operation 0 bit ('store_ln270', benchmarks/jianyicheng/los/src/los.cpp:270) of variable 'select_ln293', benchmarks/jianyicheng/los/src/los.cpp:293 on local variable 'sight_5', benchmarks/jianyicheng/los/src/los.cpp:270 [52]  (1.588 ns)

 <State 5>: 3.530ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_5') on local variable 'sight_5', benchmarks/jianyicheng/los/src/los.cpp:270 [55]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln295', benchmarks/jianyicheng/los/src/los.cpp:295) [56]  (2.552 ns)
	'or' operation 1 bit ('or_ln295', benchmarks/jianyicheng/los/src/los.cpp:295) [57]  (0.978 ns)

 <State 6>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:304) [68]  (2.552 ns)

 <State 7>: 2.286ns
The critical path consists of the following:
	'select' operation 32 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:303) [71]  (0.698 ns)
	'store' operation 0 bit ('store_ln290', benchmarks/jianyicheng/los/src/los.cpp:290) of variable 'err', benchmarks/jianyicheng/los/src/los.cpp:303 on local variable 'err', benchmarks/jianyicheng/los/src/los.cpp:290 [74]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
