/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_39z;
  reg [13:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_6z[6] & celloutsig_1_2z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_4z[2] & celloutsig_0_6z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_9z & celloutsig_0_4z[3]);
  assign celloutsig_0_27z = ~(celloutsig_0_1z[6] & celloutsig_0_24z);
  assign celloutsig_0_18z = ~((celloutsig_0_16z | in_data[93]) & (celloutsig_0_0z[4] | celloutsig_0_8z));
  assign celloutsig_0_23z = ~((celloutsig_0_6z[10] | celloutsig_0_13z[3]) & (celloutsig_0_18z | celloutsig_0_8z));
  assign celloutsig_1_5z = celloutsig_1_0z | celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_4z[1] | celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_9z ^ celloutsig_1_7z[6];
  assign celloutsig_0_20z = celloutsig_0_9z ^ celloutsig_0_5z[2];
  assign celloutsig_0_33z = ~(celloutsig_0_29z[3] ^ celloutsig_0_16z);
  assign celloutsig_0_24z = ~(celloutsig_0_5z[1] ^ celloutsig_0_11z);
  assign celloutsig_1_7z = { celloutsig_1_1z[8:5], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[11:0] };
  assign celloutsig_0_8z = { in_data[54:52], celloutsig_0_5z } == { celloutsig_0_2z[6:5], 4'h0 };
  assign celloutsig_0_35z = { celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_19z } === { celloutsig_0_6z[10], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_11z = { celloutsig_1_1z[15:13], celloutsig_1_10z } > { in_data[178:177], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[46:33] > { celloutsig_0_5z, celloutsig_0_2z[10:5], 5'h00 };
  assign celloutsig_0_22z = ! { celloutsig_0_15z[8:3], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_30z = ! { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_11z = { celloutsig_0_1z[7:6], celloutsig_0_7z } || { celloutsig_0_6z[6:5], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[152] & ~(in_data[135]);
  assign celloutsig_0_28z = celloutsig_0_7z & ~(celloutsig_0_4z[0]);
  assign celloutsig_0_5z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_0z[2:1] };
  assign celloutsig_1_6z = celloutsig_1_1z[15:1] % { 1'h1, in_data[140:127] };
  assign celloutsig_0_36z = celloutsig_0_35z ? { celloutsig_0_0z[1:0], 1'h1 } : { in_data[6], celloutsig_0_1z[0], celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_4z[2] ? in_data[69:57] : { celloutsig_0_2z[9:5], 1'h0, celloutsig_0_4z[3], 1'h0, celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[76] ? { in_data[70:68], celloutsig_0_0z } : in_data[9:2];
  assign celloutsig_0_12z = celloutsig_0_6z[4:2] != celloutsig_0_5z;
  assign celloutsig_0_19z = celloutsig_0_6z[11:8] != { celloutsig_0_14z[16:14], celloutsig_0_12z };
  assign celloutsig_1_1z = - in_data[127:112];
  assign celloutsig_0_29z = - { celloutsig_0_0z[3:0], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_10z = { celloutsig_0_1z[4:0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } !== { celloutsig_0_4z[1:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_48z = celloutsig_0_6z[12:8] | celloutsig_0_15z[6:2];
  assign celloutsig_0_49z = { celloutsig_0_42z[6:4], celloutsig_0_35z } | { in_data[81], celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_24z };
  assign celloutsig_1_18z = | { celloutsig_1_1z[14:12], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_17z = | { celloutsig_0_5z[2:1], celloutsig_0_10z };
  assign celloutsig_1_4z = in_data[131:127] >> in_data[160:156];
  assign celloutsig_0_39z = { celloutsig_0_4z[2:1], celloutsig_0_36z } >> { celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] >> in_data[91:88];
  assign celloutsig_0_14z = { celloutsig_0_4z[2:0], celloutsig_0_1z, in_data[6], celloutsig_0_13z[4:0] } >> { celloutsig_0_6z[4:1], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[70:66] <<< in_data[29:25];
  assign celloutsig_0_15z = { celloutsig_0_1z[3:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z[0], celloutsig_0_8z } <<< { in_data[57:45], celloutsig_0_1z[0], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z[0] & celloutsig_1_0z) | celloutsig_1_2z[2]);
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_12z) | celloutsig_1_7z[6]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 14'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_42z = { celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_28z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[104], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z[10:5] = in_data[10:5] ^ { celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_0_13z[4:0] = in_data[5:1] ^ celloutsig_0_0z;
  assign celloutsig_0_13z[5] = in_data[6];
  assign celloutsig_0_2z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
