## Copyright (C) 2023 Intel Corporation
## SPDX-License-Identifier: MIT

#--------------------
# AFU modules
#--------------------
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/includes/ofs_pcie_ss_plat_cfg_pkg.sv

#--------------------
# AFU Top
#-------------------- 
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/dummy_csr.sv
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/apf_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/afu_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/afu_host_channel.sv

if { [info exist env(OFS_BUILD_TAG_SR_AFU) ] } {
    set sr_afu_name  [exec basename $env(OFS_BUILD_TAG_SR_AFU)]
    post_message "Compiling User Specified SR AFU = $sr_afu_name"

    if { [file exists $::env(BUILD_ROOT_REL)/sr_afu/$sr_afu_name/sources.tcl] == 0} {
        post_message "Warning SR AFU = $sr_afu_name/sources.tcl not found"
    }

    set_global_assignment -name SOURCE_TCL_SCRIPT_FILE $::env(BUILD_ROOT_REL)/sr_afu/$sr_afu_name/sources.tcl
     
} else {
    post_message "Compiling default SR AFU..."
    set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/fim_afu_instances.sv
}

#--------------------
# PF/VF Mux/Demux
#--------------------
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/axis_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/axis_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE $::env(BUILD_ROOT_REL)/src/afu_top/mux/top_cfg_pkg.sv

#--------------------
# Common sources
#--------------------
#set_global_assignment -name SOURCE_TCL_SCRIPT_FILE $::env(BUILD_ROOT_REL)/ofs-common/src/common/mem_tg/mem_tg_design_files.tcl

#--------------------
# PR Gasket modules
#--------------------
# Synthetic timing constraints on user clock to achieve user-defined frequencies.
# *** This must follow the user clock IP. ***
set vlog_macros [get_all_global_assignments -name VERILOG_MACRO]
set include_user_clk 0
set config_agilex5 0

foreach_in_collection m $vlog_macros {
    if { [string equal "INCLUDE_USER_CLK" [lindex $m 2]] } {
        set include_user_clk 1
    }
    if { [string equal "CONFIG_AGILEX5" [lindex $m 2]] } {
        set config_agilex5 1
    }
}

if {$config_agilex5 == 0} {
    set_global_assignment -name SOURCE_TCL_SCRIPT_FILE $::env(BUILD_ROOT_REL)/ofs-common/src/common/mem_tg/mem_tg_design_files.tcl
}

if {$include_user_clk == 1} {
    set_global_assignment -name SDC_FILE $::env(BUILD_ROOT_REL)/syn/shared_config/setup_user_clock_for_pr.sdc
}
