Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 16:19:22 2017
| Host         : DESKTOP-41VVHGN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file storage_top_control_sets_placed.rpt
| Design       : storage_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |              13 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------+------------------+----------------+
|  dbbutton_BUFG       | Q1/mem[0][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/mem[5][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/mem[6][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/mem[7][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/w_ptr[3]_i_1_n_0  | rst_IBUF         |                2 |              4 |
|  dbbutton_BUFG       | Q1/mem[1][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/mem[2][3]_i_1_n_0 |                  |                2 |              4 |
|  dbbutton_BUFG       | Q1/mem[3][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/mem[4][3]_i_1_n_0 |                  |                1 |              4 |
|  dbbutton_BUFG       | Q1/r_ptr[3]_i_1_n_0  | rst_IBUF         |                2 |              4 |
|  dbbutton_BUFG       | Q1/E[0]              | rst_IBUF         |                4 |              5 |
|  u5/CLK              |                      |                  |                5 |             17 |
|  clk100MHz_IBUF_BUFG |                      | rst_IBUF         |                9 |             33 |
+----------------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    10 |
| 5      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


