Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Mon Jan 29 22:31:13 2018
| Host              : jdbureau running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file red_pitaya_top_clock_utilization_routed.rpt
| Design            : red_pitaya_top
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    9 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    2 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+----------------------------------------------------------------------------------+----------------------------------------------------------+---------------+-------+
|       |                                                                                  |                                                          |   Num Loads   |       |
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------+-------+-------+-------+
| Index | BUFG Cell                                                                        | Net Name                                                 |  BELs | Sites | Fixed |
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------+-------+-------+-------+
|     1 | bufg_dac_clk_2p                                                                  | dac_clk_2p                                               |     1 |     1 |    no |
|     2 | bufg_dac_clk_2x                                                                  | dac_clk_2x                                               |     1 |     1 |    no |
|     3 | nolabel_line959/inst/clkout1_buf                                                 | nolabel_line959/inst/clk_out1                            |     1 |     1 |    no |
|     4 | nolabel_line959/inst/clkf_buf                                                    | nolabel_line959/inst/clkfbout_buf_clk_10MHz_sync         |     1 |     1 |    no |
|     5 | test_clock_out_pll_BUFG_inst                                                     | test_clock_out_pll_BUFG                                  |     1 |     1 |    no |
|     6 | bufg_dac_clk_1x                                                                  | dac_clk_1x                                               |    45 |    28 |    no |
|     7 | bufg_ser_clk                                                                     | pwm_clk                                                  |   707 |   208 |    no |
|     8 | i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |   850 |   231 |    no |
|     9 | bufg_adc_clk                                                                     | adc_clk                                                  | 11571 |  3189 |    no |
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------+-------+-------+-------+


+-------+------------------------------------+--------------------------+----------------------------------------------+--------------+-------+
|       |                                    |          BUFHCE          |                                              |   Num Loads  |       |
+-------+------------------------------------+------------+-------------+----------------------------------------------+------+-------+-------+
| Index | Src of Rt-thru BUFHCE              | Clk-Region | Site        | Net Name                                     | BELs | Sites | Fixed |
+-------+------------------------------------+------------+-------------+----------------------------------------------+------+-------+-------+
|     1 | nolabel_line959/inst/mmcm_adv_inst | X1Y0       | BUFHCE_X1Y3 | nolabel_line959/inst/clk_out1_clk_10MHz_sync |    2 |     2 |    no |
+-------+------------------------------------+------------+-------------+----------------------------------------------+------+-------+-------+


+-------+------------------------------------+----------------------------------------------+--------------+-------+
|       |                                    |                                              |   Num Loads  |       |
+-------+------------------------------------+----------------------------------------------+------+-------+-------+
| Index | MMCM Cell                          | Net Name                                     | BELs | Sites | Fixed |
+-------+------------------------------------+----------------------------------------------+------+-------+-------+
|     1 | nolabel_line959/inst/mmcm_adv_inst | nolabel_line959/inst/clkfbout_clk_10MHz_sync |    1 |     1 |    no |
|     2 | nolabel_line959/inst/mmcm_adv_inst | nolabel_line959/inst/clk_out1_clk_10MHz_sync |    2 |     2 |    no |
+-------+------------------------------------+----------------------------------------------+------+-------+-------+


+-------+-----------------+--------------------+--------------+-------+
|       |                 |                    |   Num Loads  |       |
+-------+-----------------+--------------------+------+-------+-------+
| Index | PLL Cell        | Net Name           | BELs | Sites | Fixed |
+-------+-----------------+--------------------+------+-------+-------+
|     1 | pll/pll         | pll/clk_fb         |    1 |     1 |    no |
|     2 | pll/pll         | pll/pll_adc_clk    |    1 |     1 |    no |
|     3 | pll/pll         | pll/pll_clk_adc_2x |    1 |     1 |    no |
|     4 | pll/pll         | pll/pll_dac_clk_1x |    1 |     1 |    no |
|     5 | pll/pll         | pll/pll_dac_clk_2p |    1 |     1 |    no |
|     6 | pll/pll         | pll/pll_dac_clk_2x |    1 |     1 |    no |
|     7 | PLLE2_BASE_inst | pll_clk_feedback   |    1 |     1 |    no |
|     8 | PLLE2_BASE_inst | test_clock_out_pll |    1 |     1 |    no |
+-------+-----------------+--------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------+---------------+--------------+-------+
|       |                  |               |   Num Loads  |       |
+-------+------------------+---------------+------+-------+-------+
| Index | Local Clk Src    | Net Name      | BELs | Sites | Fixed |
+-------+------------------+---------------+------+-------+-------+
|     1 | i_clk            | adc_clk_in    |    1 |     1 |   yes |
|     2 | i_hk/dna_clk_reg | i_hk/dna_clk  |    1 |     1 |    no |
|     3 | i_iobufp[2]/IBUF | i_iobufp[2]/O |    1 |     1 |   yes |
+-------+------------------+---------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 2903 |  8800 |  355 |  1600 |    1 |    20 |    8 |    10 |   19 |    20 |
| X1Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |   28 |    50 |    4 |    50 | 3083 |  8800 |  117 |  1400 |    2 |    40 |   15 |    20 |   20 |    20 |
| X0Y1              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 3172 |  8800 |   86 |  1600 |    1 |    20 |    8 |    10 |   15 |    20 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   19 |    50 | 3198 |  8800 |   83 |  1400 |    1 |    40 |   19 |    20 |   15 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                      Clock Net Name                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| BUFG        | BUFHCE_X0Y8  |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   56 |     8 |        0 | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |
| BUFG        | BUFHCE_X0Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  140 |    25 |        8 | pwm_clk                                                  |
| BUFG        | BUFHCE_X0Y9  |   no  |         0 |        0 |       0 |        18 |       0 |       0 | 2707 |   322 |       11 | adc_clk                                                  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                  Clock Net Name                  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------+
| BUFG        | BUFHCE_X1Y0  |   no  |         1 |        0 |       0 |         0 |       0 |       0 |    0 |     0 |        0 | nolabel_line959/inst/clkfbout_buf_clk_10MHz_sync |
| BUFG        | BUFHCE_X1Y11 |   no  |         0 |        0 |       0 |         0 |       0 |       4 |  497 |    25 |        8 | pwm_clk                                          |
| BUFG        | BUFHCE_X1Y2  |   no  |         1 |        0 |       0 |        34 |      28 |       0 | 2586 |    92 |       12 | adc_clk                                          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |                      Clock Net Name                      |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+
| BUFG        | BUFHCE_X0Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  722 |    62 |        0 | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3 |
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |        18 |       0 |       0 | 2450 |    24 |       15 | adc_clk                                                  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+----------------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |      Clock Net Name     |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+
| BUFG        | BUFHCE_X1Y22 |   no  |         0 |        0 |       0 |         0 |       0 |       1 |    0 |     0 |        0 | dac_clk_2p              |
| BUFG        | BUFHCE_X1Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       1 |    0 |     0 |        0 | dac_clk_2x              |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       1 |    0 |     0 |        0 | test_clock_out_pll_BUFG |
| BUFG        | BUFHCE_X1Y19 |   no  |         0 |        0 |       0 |         0 |       0 |      16 |   29 |     0 |        0 | dac_clk_1x              |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |        40 |       0 |       0 | 3169 |    83 |       15 | adc_clk                 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+-------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells bufg_adc_clk]
set_property LOC BUFGCTRL_X0Y3 [get_cells bufg_dac_clk_1x]
set_property LOC BUFGCTRL_X0Y4 [get_cells bufg_dac_clk_2p]
set_property LOC BUFGCTRL_X0Y5 [get_cells bufg_dac_clk_2x]
set_property LOC BUFGCTRL_X0Y1 [get_cells i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG]
set_property LOC BUFGCTRL_X0Y6 [get_cells nolabel_line959/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y7 [get_cells nolabel_line959/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells bufg_ser_clk]
set_property LOC BUFGCTRL_X0Y16 [get_cells test_clock_out_pll_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y0 [get_cells nolabel_line959/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y0 [get_cells pll/pll]
set_property LOC PLLE2_ADV_X0Y1 [get_cells PLLE2_BASE_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y28 [get_cells daisy_p_o_OBUF[1]_inst]

# Location of clock ports
set_property LOC IOB_X0Y25 [get_ports adc_clk_n_i]
set_property LOC IOB_X0Y26 [get_ports adc_clk_p_i]

# Clock net "adc_clk" driven by instance "bufg_adc_clk" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_adc_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_adc_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=nolabel_line959/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="adc_clk"}]]]
resize_pblock [get_pblocks {CLKAG_adc_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dac_clk_1x" driven by instance "bufg_dac_clk_1x" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_dac_clk_1x}
add_cells_to_pblock [get_pblocks  {CLKAG_dac_clk_1x}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dac_clk_1x"}]]]
resize_pblock [get_pblocks {CLKAG_dac_clk_1x}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dac_clk_2p" driven by instance "bufg_dac_clk_2p" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock {CLKAG_dac_clk_2p}
add_cells_to_pblock [get_pblocks  {CLKAG_dac_clk_2p}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dac_clk_2p"}]]]
resize_pblock [get_pblocks {CLKAG_dac_clk_2p}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "dac_clk_2x" driven by instance "bufg_dac_clk_2x" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_dac_clk_2x}
add_cells_to_pblock [get_pblocks  {CLKAG_dac_clk_2x}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dac_clk_2x"}]]]
resize_pblock [get_pblocks {CLKAG_dac_clk_2x}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "i_hk/dna_clk" driven by instance "i_hk/dna_clk_reg" located at site "SLICE_X4Y42"
#startgroup
create_pblock {CLKAG_i_hk/dna_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_i_hk/dna_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_hk/dna_clk"}]]]
resize_pblock [get_pblocks {CLKAG_i_hk/dna_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3" driven by instance "i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3}
add_cells_to_pblock [get_pblocks  {CLKAG_i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3"}]]]
resize_pblock [get_pblocks {CLKAG_i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK3}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "nolabel_line959/inst/clk_out1_clk_10MHz_sync" driven by instance "nolabel_line959/inst/mmcm_adv_inst" located at site "MMCME2_ADV_X0Y0"
#startgroup
create_pblock {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}
add_cells_to_pblock [get_pblocks  {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=nolabel_line959/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line959/inst/clk_out1_clk_10MHz_sync"}]]]
resize_pblock [get_pblocks {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "nolabel_line959/inst/clk_out1_clk_10MHz_sync" driven by instance "nolabel_line959/inst/mmcm_adv_inst" located at site "MMCME2_ADV_X0Y0"
#startgroup
create_pblock {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}
add_cells_to_pblock [get_pblocks  {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=nolabel_line959/inst/clkout1_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nolabel_line959/inst/clk_out1_clk_10MHz_sync"}]]]
resize_pblock [get_pblocks {CLKAG_nolabel_line959/inst/clk_out1_clk_10MHz_sync}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "pwm_clk" driven by instance "bufg_ser_clk" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_pwm_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_pwm_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pwm_clk"}]]]
resize_pblock [get_pblocks {CLKAG_pwm_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "test_clock_out_pll_BUFG" driven by instance "test_clock_out_pll_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_test_clock_out_pll_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_test_clock_out_pll_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="test_clock_out_pll_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_test_clock_out_pll_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
