ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"nrf24l01p.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/nrf24l01p.c"
  19              		.section	.text.ce_high,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	ce_high:
  26              	.LFB146:
   1:../../CM7/Core/Src/nrf24l01p.c **** /*
   2:../../CM7/Core/Src/nrf24l01p.c ****  *  nrf24l01_plus.c
   3:../../CM7/Core/Src/nrf24l01p.c ****  *
   4:../../CM7/Core/Src/nrf24l01p.c ****  *  Created on: 2021. 7. 20.
   5:../../CM7/Core/Src/nrf24l01p.c ****  *      Author: mokhwasomssi
   6:../../CM7/Core/Src/nrf24l01p.c ****  * 
   7:../../CM7/Core/Src/nrf24l01p.c ****  */
   8:../../CM7/Core/Src/nrf24l01p.c **** 
   9:../../CM7/Core/Src/nrf24l01p.c **** 
  10:../../CM7/Core/Src/nrf24l01p.c **** #include "nrf24l01p.h"
  11:../../CM7/Core/Src/nrf24l01p.c **** 
  12:../../CM7/Core/Src/nrf24l01p.c **** 
  13:../../CM7/Core/Src/nrf24l01p.c **** static void cs_high()
  14:../../CM7/Core/Src/nrf24l01p.c **** {
  15:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
  16:../../CM7/Core/Src/nrf24l01p.c **** }
  17:../../CM7/Core/Src/nrf24l01p.c **** 
  18:../../CM7/Core/Src/nrf24l01p.c **** static void cs_low()
  19:../../CM7/Core/Src/nrf24l01p.c **** {
  20:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
  21:../../CM7/Core/Src/nrf24l01p.c **** }
  22:../../CM7/Core/Src/nrf24l01p.c **** 
  23:../../CM7/Core/Src/nrf24l01p.c **** static void ce_high()
  24:../../CM7/Core/Src/nrf24l01p.c **** {
  27              		.loc 1 24 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 2


  35              		.cfi_offset 14, -4
  25:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_SET);
  36              		.loc 1 25 5 view .LVU1
  37 0002 0122     		movs	r2, #1
  38 0004 1146     		mov	r1, r2
  39 0006 0248     		ldr	r0, .L3
  40 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  41              	.LVL0:
  26:../../CM7/Core/Src/nrf24l01p.c **** }
  42              		.loc 1 26 1 is_stmt 0 view .LVU2
  43 000c 08BD     		pop	{r3, pc}
  44              	.L4:
  45 000e 00BF     		.align	2
  46              	.L3:
  47 0010 00040258 		.word	1476527104
  48              		.cfi_endproc
  49              	.LFE146:
  51              		.section	.text.cs_high,"ax",%progbits
  52              		.align	1
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  57              	cs_high:
  58              	.LFB144:
  14:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_SET);
  59              		.loc 1 14 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 3, -8
  67              		.cfi_offset 14, -4
  15:../../CM7/Core/Src/nrf24l01p.c **** }
  68              		.loc 1 15 5 view .LVU4
  69 0002 0122     		movs	r2, #1
  70 0004 1021     		movs	r1, #16
  71 0006 0248     		ldr	r0, .L7
  72 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
  73              	.LVL1:
  16:../../CM7/Core/Src/nrf24l01p.c **** 
  74              		.loc 1 16 1 is_stmt 0 view .LVU5
  75 000c 08BD     		pop	{r3, pc}
  76              	.L8:
  77 000e 00BF     		.align	2
  78              	.L7:
  79 0010 00000258 		.word	1476526080
  80              		.cfi_endproc
  81              	.LFE144:
  83              		.section	.text.ce_low,"ax",%progbits
  84              		.align	1
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	ce_low:
  90              	.LFB147:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 3


  27:../../CM7/Core/Src/nrf24l01p.c **** 
  28:../../CM7/Core/Src/nrf24l01p.c **** static void ce_low()
  29:../../CM7/Core/Src/nrf24l01p.c **** {
  91              		.loc 1 29 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95 0000 08B5     		push	{r3, lr}
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 3, -8
  99              		.cfi_offset 14, -4
  30:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_CE_PIN_PORT, NRF24L01P_CE_PIN_NUMBER, GPIO_PIN_RESET);
 100              		.loc 1 30 5 view .LVU7
 101 0002 0022     		movs	r2, #0
 102 0004 0121     		movs	r1, #1
 103 0006 0248     		ldr	r0, .L11
 104 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 105              	.LVL2:
  31:../../CM7/Core/Src/nrf24l01p.c **** }
 106              		.loc 1 31 1 is_stmt 0 view .LVU8
 107 000c 08BD     		pop	{r3, pc}
 108              	.L12:
 109 000e 00BF     		.align	2
 110              	.L11:
 111 0010 00040258 		.word	1476527104
 112              		.cfi_endproc
 113              	.LFE147:
 115              		.section	.text.cs_low,"ax",%progbits
 116              		.align	1
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	cs_low:
 122              	.LFB145:
  19:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_WritePin(NRF24L01P_SPI_CS_PIN_PORT, NRF24L01P_SPI_CS_PIN_NUMBER, GPIO_PIN_RESET);
 123              		.loc 1 19 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0000 08B5     		push	{r3, lr}
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 3, -8
 131              		.cfi_offset 14, -4
  20:../../CM7/Core/Src/nrf24l01p.c **** }
 132              		.loc 1 20 5 view .LVU10
 133 0002 0022     		movs	r2, #0
 134 0004 1021     		movs	r1, #16
 135 0006 0248     		ldr	r0, .L15
 136 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL3:
  21:../../CM7/Core/Src/nrf24l01p.c **** 
 138              		.loc 1 21 1 is_stmt 0 view .LVU11
 139 000c 08BD     		pop	{r3, pc}
 140              	.L16:
 141 000e 00BF     		.align	2
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 4


 142              	.L15:
 143 0010 00000258 		.word	1476526080
 144              		.cfi_endproc
 145              	.LFE145:
 147              		.section	.text.write_register,"ax",%progbits
 148              		.align	1
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	write_register:
 154              	.LVL4:
 155              	.LFB149:
  32:../../CM7/Core/Src/nrf24l01p.c **** 
  33:../../CM7/Core/Src/nrf24l01p.c **** static uint8_t read_register(uint8_t reg)
  34:../../CM7/Core/Src/nrf24l01p.c **** {
  35:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
  36:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
  37:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t read_val;
  38:../../CM7/Core/Src/nrf24l01p.c **** 
  39:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
  40:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
  41:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
  42:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
  43:../../CM7/Core/Src/nrf24l01p.c **** 
  44:../../CM7/Core/Src/nrf24l01p.c ****     return read_val;
  45:../../CM7/Core/Src/nrf24l01p.c **** }
  46:../../CM7/Core/Src/nrf24l01p.c **** 
  47:../../CM7/Core/Src/nrf24l01p.c **** static uint8_t write_register(uint8_t reg, uint8_t value)
  48:../../CM7/Core/Src/nrf24l01p.c **** {
 156              		.loc 1 48 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 8
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		.loc 1 48 1 is_stmt 0 view .LVU13
 161 0000 30B5     		push	{r4, r5, lr}
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 12
 164              		.cfi_offset 4, -12
 165              		.cfi_offset 5, -8
 166              		.cfi_offset 14, -4
 167 0002 85B0     		sub	sp, sp, #20
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 32
  49:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 170              		.loc 1 49 5 is_stmt 1 view .LVU14
 171              		.loc 1 49 13 is_stmt 0 view .LVU15
 172 0004 40F02000 		orr	r0, r0, #32
 173              	.LVL5:
 174              		.loc 1 49 13 view .LVU16
 175 0008 8DF80F00 		strb	r0, [sp, #15]
  50:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 176              		.loc 1 50 5 is_stmt 1 view .LVU17
  51:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t write_val = value;
 177              		.loc 1 51 5 view .LVU18
 178              		.loc 1 51 13 is_stmt 0 view .LVU19
 179 000c 8DF80D10 		strb	r1, [sp, #13]
  52:../../CM7/Core/Src/nrf24l01p.c **** 
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 5


  53:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 180              		.loc 1 53 5 is_stmt 1 view .LVU20
 181 0010 FFF7FEFF 		bl	cs_low
 182              	.LVL6:
  54:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 183              		.loc 1 54 5 view .LVU21
 184 0014 0C4C     		ldr	r4, .L19
 185 0016 4FF4FA65 		mov	r5, #2000
 186 001a 0095     		str	r5, [sp]
 187 001c 0123     		movs	r3, #1
 188 001e 0DF10E02 		add	r2, sp, #14
 189 0022 0DF10F01 		add	r1, sp, #15
 190 0026 2046     		mov	r0, r4
 191 0028 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 192              	.LVL7:
  55:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_Transmit(NRF24L01P_SPI, &write_val, 1, 2000);
 193              		.loc 1 55 5 view .LVU22
 194 002c 2B46     		mov	r3, r5
 195 002e 0122     		movs	r2, #1
 196 0030 0DF10D01 		add	r1, sp, #13
 197 0034 2046     		mov	r0, r4
 198 0036 FFF7FEFF 		bl	HAL_SPI_Transmit
 199              	.LVL8:
  56:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 200              		.loc 1 56 5 view .LVU23
 201 003a FFF7FEFF 		bl	cs_high
 202              	.LVL9:
  57:../../CM7/Core/Src/nrf24l01p.c **** 
  58:../../CM7/Core/Src/nrf24l01p.c ****     return write_val;
 203              		.loc 1 58 5 view .LVU24
  59:../../CM7/Core/Src/nrf24l01p.c **** }
 204              		.loc 1 59 1 is_stmt 0 view .LVU25
 205 003e 9DF80D00 		ldrb	r0, [sp, #13]	@ zero_extendqisi2
 206 0042 05B0     		add	sp, sp, #20
 207              	.LCFI6:
 208              		.cfi_def_cfa_offset 12
 209              		@ sp needed
 210 0044 30BD     		pop	{r4, r5, pc}
 211              	.L20:
 212 0046 00BF     		.align	2
 213              	.L19:
 214 0048 00000000 		.word	hspi1
 215              		.cfi_endproc
 216              	.LFE149:
 218              		.section	.text.read_register,"ax",%progbits
 219              		.align	1
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	read_register:
 225              	.LVL10:
 226              	.LFB148:
  34:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 227              		.loc 1 34 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 6


  34:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 231              		.loc 1 34 1 is_stmt 0 view .LVU27
 232 0000 30B5     		push	{r4, r5, lr}
 233              	.LCFI7:
 234              		.cfi_def_cfa_offset 12
 235              		.cfi_offset 4, -12
 236              		.cfi_offset 5, -8
 237              		.cfi_offset 14, -4
 238 0002 85B0     		sub	sp, sp, #20
 239              	.LCFI8:
 240              		.cfi_def_cfa_offset 32
  35:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 241              		.loc 1 35 5 is_stmt 1 view .LVU28
  35:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 242              		.loc 1 35 13 is_stmt 0 view .LVU29
 243 0004 8DF80F00 		strb	r0, [sp, #15]
  36:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t read_val;
 244              		.loc 1 36 5 is_stmt 1 view .LVU30
  37:../../CM7/Core/Src/nrf24l01p.c **** 
 245              		.loc 1 37 5 view .LVU31
  39:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 246              		.loc 1 39 5 view .LVU32
 247 0008 FFF7FEFF 		bl	cs_low
 248              	.LVL11:
  40:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_Receive(NRF24L01P_SPI, &read_val, 1, 2000);
 249              		.loc 1 40 5 view .LVU33
 250 000c 0C4C     		ldr	r4, .L23
 251 000e 4FF4FA65 		mov	r5, #2000
 252 0012 0095     		str	r5, [sp]
 253 0014 0123     		movs	r3, #1
 254 0016 0DF10E02 		add	r2, sp, #14
 255 001a 0DF10F01 		add	r1, sp, #15
 256 001e 2046     		mov	r0, r4
 257 0020 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 258              	.LVL12:
  41:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 259              		.loc 1 41 5 view .LVU34
 260 0024 2B46     		mov	r3, r5
 261 0026 0122     		movs	r2, #1
 262 0028 0DF10D01 		add	r1, sp, #13
 263 002c 2046     		mov	r0, r4
 264 002e FFF7FEFF 		bl	HAL_SPI_Receive
 265              	.LVL13:
  42:../../CM7/Core/Src/nrf24l01p.c **** 
 266              		.loc 1 42 5 view .LVU35
 267 0032 FFF7FEFF 		bl	cs_high
 268              	.LVL14:
  44:../../CM7/Core/Src/nrf24l01p.c **** }
 269              		.loc 1 44 5 view .LVU36
  45:../../CM7/Core/Src/nrf24l01p.c **** 
 270              		.loc 1 45 1 is_stmt 0 view .LVU37
 271 0036 9DF80D00 		ldrb	r0, [sp, #13]	@ zero_extendqisi2
 272 003a 05B0     		add	sp, sp, #20
 273              	.LCFI9:
 274              		.cfi_def_cfa_offset 12
 275              		@ sp needed
 276 003c 30BD     		pop	{r4, r5, pc}
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 7


 277              	.L24:
 278 003e 00BF     		.align	2
 279              	.L23:
 280 0040 00000000 		.word	hspi1
 281              		.cfi_endproc
 282              	.LFE148:
 284              		.section	.text.nrf24l01p_prx_mode,"ax",%progbits
 285              		.align	1
 286              		.global	nrf24l01p_prx_mode
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 291              	nrf24l01p_prx_mode:
 292              	.LFB156:
  60:../../CM7/Core/Src/nrf24l01p.c **** 
  61:../../CM7/Core/Src/nrf24l01p.c **** 
  62:../../CM7/Core/Src/nrf24l01p.c **** /* nRF24L01+ Main Functions */
  63:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_rx_init(channel MHz, air_data_rate bps)
  64:../../CM7/Core/Src/nrf24l01p.c **** {
  65:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_reset();
  66:../../CM7/Core/Src/nrf24l01p.c **** 
  67:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_prx_mode();
  68:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_power_up();
  69:../../CM7/Core/Src/nrf24l01p.c **** 
  70:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_rx_set_payload_widths(NRF24L01P_PAYLOAD_LENGTH);
  71:../../CM7/Core/Src/nrf24l01p.c **** 
  72:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_channel(MHz);
  73:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_air_data_rate(bps);
  74:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_tx_output_power(_0dBm);
  75:../../CM7/Core/Src/nrf24l01p.c **** 
  76:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_crc_length(1);
  77:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_address_widths(5);
  78:../../CM7/Core/Src/nrf24l01p.c **** 
  79:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_count(3);
  80:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_delay(250);
  81:../../CM7/Core/Src/nrf24l01p.c ****     
  82:../../CM7/Core/Src/nrf24l01p.c ****     ce_high();
  83:../../CM7/Core/Src/nrf24l01p.c **** }
  84:../../CM7/Core/Src/nrf24l01p.c **** 
  85:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_tx_init(channel MHz, air_data_rate bps)
  86:../../CM7/Core/Src/nrf24l01p.c **** {
  87:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_reset();
  88:../../CM7/Core/Src/nrf24l01p.c **** 
  89:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_ptx_mode();
  90:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_power_up();
  91:../../CM7/Core/Src/nrf24l01p.c **** 
  92:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_channel(MHz);
  93:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_air_data_rate(bps);
  94:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_tx_output_power(_0dBm);
  95:../../CM7/Core/Src/nrf24l01p.c **** 
  96:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_crc_length(1);
  97:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_address_widths(5);
  98:../../CM7/Core/Src/nrf24l01p.c **** 
  99:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_count(3);
 100:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_delay(250);
 101:../../CM7/Core/Src/nrf24l01p.c **** 
 102:../../CM7/Core/Src/nrf24l01p.c ****     ce_high();
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 8


 103:../../CM7/Core/Src/nrf24l01p.c **** }
 104:../../CM7/Core/Src/nrf24l01p.c **** 
 105:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_rx_receive(uint8_t* rx_payload)
 106:../../CM7/Core/Src/nrf24l01p.c **** {
 107:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_read_rx_fifo(rx_payload);
 108:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_clear_rx_dr();
 109:../../CM7/Core/Src/nrf24l01p.c **** 
 110:../../CM7/Core/Src/nrf24l01p.c ****     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 111:../../CM7/Core/Src/nrf24l01p.c **** }
 112:../../CM7/Core/Src/nrf24l01p.c **** 
 113:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_tx_transmit(uint8_t* tx_payload)
 114:../../CM7/Core/Src/nrf24l01p.c **** {
 115:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_write_tx_fifo(tx_payload);
 116:../../CM7/Core/Src/nrf24l01p.c **** }
 117:../../CM7/Core/Src/nrf24l01p.c **** 
 118:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_tx_irq()
 119:../../CM7/Core/Src/nrf24l01p.c **** {
 120:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t tx_ds = nrf24l01p_get_status();
 121:../../CM7/Core/Src/nrf24l01p.c ****     tx_ds &= 0x20;
 122:../../CM7/Core/Src/nrf24l01p.c **** 
 123:../../CM7/Core/Src/nrf24l01p.c ****     if(tx_ds)
 124:../../CM7/Core/Src/nrf24l01p.c ****     {   
 125:../../CM7/Core/Src/nrf24l01p.c ****         // TX_DS
 126:../../CM7/Core/Src/nrf24l01p.c ****         HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 127:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_tx_ds();
 128:../../CM7/Core/Src/nrf24l01p.c ****     }
 129:../../CM7/Core/Src/nrf24l01p.c **** 
 130:../../CM7/Core/Src/nrf24l01p.c ****     else
 131:../../CM7/Core/Src/nrf24l01p.c ****     {
 132:../../CM7/Core/Src/nrf24l01p.c ****         // MAX_RT
 133:../../CM7/Core/Src/nrf24l01p.c ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, SET);
 134:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_max_rt();
 135:../../CM7/Core/Src/nrf24l01p.c ****     }
 136:../../CM7/Core/Src/nrf24l01p.c **** }
 137:../../CM7/Core/Src/nrf24l01p.c **** 
 138:../../CM7/Core/Src/nrf24l01p.c **** /* nRF24L01+ Sub Functions */
 139:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_reset()
 140:../../CM7/Core/Src/nrf24l01p.c **** {
 141:../../CM7/Core/Src/nrf24l01p.c ****     // Reset pins
 142:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 143:../../CM7/Core/Src/nrf24l01p.c ****     ce_low();
 144:../../CM7/Core/Src/nrf24l01p.c **** 
 145:../../CM7/Core/Src/nrf24l01p.c ****     // Reset registers
 146:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, 0x08);
 147:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_EN_AA, 0x3F);
 148:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 149:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 150:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 151:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_CH, 0x02);
 152:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 153:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_STATUS, 0x7E);
 154:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 155:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 156:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 157:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 158:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 159:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 9


 160:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 161:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 162:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_DYNPD, 0x00);
 163:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_FEATURE, 0x00);
 164:../../CM7/Core/Src/nrf24l01p.c **** 
 165:../../CM7/Core/Src/nrf24l01p.c ****     // Reset FIFO
 166:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_flush_rx_fifo();
 167:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_flush_tx_fifo();
 168:../../CM7/Core/Src/nrf24l01p.c **** }
 169:../../CM7/Core/Src/nrf24l01p.c **** 
 170:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_prx_mode()
 171:../../CM7/Core/Src/nrf24l01p.c **** {
 293              		.loc 1 171 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297 0000 08B5     		push	{r3, lr}
 298              	.LCFI10:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 3, -8
 301              		.cfi_offset 14, -4
 172:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 302              		.loc 1 172 5 view .LVU39
 303              		.loc 1 172 26 is_stmt 0 view .LVU40
 304 0002 0020     		movs	r0, #0
 305 0004 FFF7FEFF 		bl	read_register
 306              	.LVL15:
 173:../../CM7/Core/Src/nrf24l01p.c ****     new_config |= 1 << 0;
 307              		.loc 1 173 5 is_stmt 1 view .LVU41
 308              		.loc 1 173 16 is_stmt 0 view .LVU42
 309 0008 40F00101 		orr	r1, r0, #1
 310              	.LVL16:
 174:../../CM7/Core/Src/nrf24l01p.c **** 
 175:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, new_config);
 311              		.loc 1 175 5 is_stmt 1 view .LVU43
 312 000c C9B2     		uxtb	r1, r1
 313              		.loc 1 175 5 is_stmt 0 view .LVU44
 314 000e 0020     		movs	r0, #0
 315 0010 FFF7FEFF 		bl	write_register
 316              	.LVL17:
 176:../../CM7/Core/Src/nrf24l01p.c **** }
 317              		.loc 1 176 1 view .LVU45
 318 0014 08BD     		pop	{r3, pc}
 319              		.cfi_endproc
 320              	.LFE156:
 322              		.section	.text.nrf24l01p_ptx_mode,"ax",%progbits
 323              		.align	1
 324              		.global	nrf24l01p_ptx_mode
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	nrf24l01p_ptx_mode:
 330              	.LFB157:
 177:../../CM7/Core/Src/nrf24l01p.c **** 
 178:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_ptx_mode()
 179:../../CM7/Core/Src/nrf24l01p.c **** {
 331              		.loc 1 179 1 is_stmt 1 view -0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 10


 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335 0000 08B5     		push	{r3, lr}
 336              	.LCFI11:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 3, -8
 339              		.cfi_offset 14, -4
 180:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 340              		.loc 1 180 5 view .LVU47
 341              		.loc 1 180 26 is_stmt 0 view .LVU48
 342 0002 0020     		movs	r0, #0
 343 0004 FFF7FEFF 		bl	read_register
 344              	.LVL18:
 181:../../CM7/Core/Src/nrf24l01p.c ****     new_config &= 0xFE;
 345              		.loc 1 181 5 is_stmt 1 view .LVU49
 182:../../CM7/Core/Src/nrf24l01p.c **** 
 183:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, new_config);
 346              		.loc 1 183 5 view .LVU50
 347 0008 00F0FE01 		and	r1, r0, #254
 348 000c 0020     		movs	r0, #0
 349              	.LVL19:
 350              		.loc 1 183 5 is_stmt 0 view .LVU51
 351 000e FFF7FEFF 		bl	write_register
 352              	.LVL20:
 184:../../CM7/Core/Src/nrf24l01p.c **** }
 353              		.loc 1 184 1 view .LVU52
 354 0012 08BD     		pop	{r3, pc}
 355              		.cfi_endproc
 356              	.LFE157:
 358              		.section	.text.nrf24l01p_read_rx_fifo,"ax",%progbits
 359              		.align	1
 360              		.global	nrf24l01p_read_rx_fifo
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	nrf24l01p_read_rx_fifo:
 366              	.LVL21:
 367              	.LFB158:
 185:../../CM7/Core/Src/nrf24l01p.c **** 
 186:../../CM7/Core/Src/nrf24l01p.c **** uint8_t nrf24l01p_read_rx_fifo(uint8_t* rx_payload)
 187:../../CM7/Core/Src/nrf24l01p.c **** {
 368              		.loc 1 187 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		.loc 1 187 1 is_stmt 0 view .LVU54
 373 0000 70B5     		push	{r4, r5, r6, lr}
 374              	.LCFI12:
 375              		.cfi_def_cfa_offset 16
 376              		.cfi_offset 4, -16
 377              		.cfi_offset 5, -12
 378              		.cfi_offset 6, -8
 379              		.cfi_offset 14, -4
 380 0002 84B0     		sub	sp, sp, #16
 381              	.LCFI13:
 382              		.cfi_def_cfa_offset 32
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 11


 383 0004 0446     		mov	r4, r0
 188:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_R_RX_PAYLOAD;
 384              		.loc 1 188 5 is_stmt 1 view .LVU55
 385              		.loc 1 188 13 is_stmt 0 view .LVU56
 386 0006 6123     		movs	r3, #97
 387 0008 8DF80F30 		strb	r3, [sp, #15]
 189:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 388              		.loc 1 189 5 is_stmt 1 view .LVU57
 190:../../CM7/Core/Src/nrf24l01p.c **** 
 191:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 389              		.loc 1 191 5 view .LVU58
 390 000c FFF7FEFF 		bl	cs_low
 391              	.LVL22:
 192:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 392              		.loc 1 192 5 view .LVU59
 393 0010 0B4D     		ldr	r5, .L31
 394 0012 4FF4FA66 		mov	r6, #2000
 395 0016 0096     		str	r6, [sp]
 396 0018 0123     		movs	r3, #1
 397 001a 0DF10E02 		add	r2, sp, #14
 398 001e 0DF10F01 		add	r1, sp, #15
 399 0022 2846     		mov	r0, r5
 400 0024 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 401              	.LVL23:
 193:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_Receive(NRF24L01P_SPI, rx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 402              		.loc 1 193 5 view .LVU60
 403 0028 3346     		mov	r3, r6
 404 002a 0822     		movs	r2, #8
 405 002c 2146     		mov	r1, r4
 406 002e 2846     		mov	r0, r5
 407 0030 FFF7FEFF 		bl	HAL_SPI_Receive
 408              	.LVL24:
 194:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 409              		.loc 1 194 5 view .LVU61
 410 0034 FFF7FEFF 		bl	cs_high
 411              	.LVL25:
 195:../../CM7/Core/Src/nrf24l01p.c **** 
 196:../../CM7/Core/Src/nrf24l01p.c ****     return status;
 412              		.loc 1 196 5 view .LVU62
 197:../../CM7/Core/Src/nrf24l01p.c **** }
 413              		.loc 1 197 1 is_stmt 0 view .LVU63
 414 0038 9DF80E00 		ldrb	r0, [sp, #14]	@ zero_extendqisi2
 415 003c 04B0     		add	sp, sp, #16
 416              	.LCFI14:
 417              		.cfi_def_cfa_offset 16
 418              		@ sp needed
 419 003e 70BD     		pop	{r4, r5, r6, pc}
 420              	.LVL26:
 421              	.L32:
 422              		.loc 1 197 1 view .LVU64
 423              		.align	2
 424              	.L31:
 425 0040 00000000 		.word	hspi1
 426              		.cfi_endproc
 427              	.LFE158:
 429              		.section	.text.nrf24l01p_write_tx_fifo,"ax",%progbits
 430              		.align	1
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 12


 431              		.global	nrf24l01p_write_tx_fifo
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	nrf24l01p_write_tx_fifo:
 437              	.LVL27:
 438              	.LFB159:
 198:../../CM7/Core/Src/nrf24l01p.c **** 
 199:../../CM7/Core/Src/nrf24l01p.c **** uint8_t nrf24l01p_write_tx_fifo(uint8_t* tx_payload)
 200:../../CM7/Core/Src/nrf24l01p.c **** {
 439              		.loc 1 200 1 is_stmt 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 8
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		.loc 1 200 1 is_stmt 0 view .LVU66
 444 0000 70B5     		push	{r4, r5, r6, lr}
 445              	.LCFI15:
 446              		.cfi_def_cfa_offset 16
 447              		.cfi_offset 4, -16
 448              		.cfi_offset 5, -12
 449              		.cfi_offset 6, -8
 450              		.cfi_offset 14, -4
 451 0002 84B0     		sub	sp, sp, #16
 452              	.LCFI16:
 453              		.cfi_def_cfa_offset 32
 454 0004 0446     		mov	r4, r0
 201:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 455              		.loc 1 201 5 is_stmt 1 view .LVU67
 456              		.loc 1 201 13 is_stmt 0 view .LVU68
 457 0006 A023     		movs	r3, #160
 458 0008 8DF80F30 		strb	r3, [sp, #15]
 202:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 459              		.loc 1 202 5 is_stmt 1 view .LVU69
 203:../../CM7/Core/Src/nrf24l01p.c **** 
 204:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 460              		.loc 1 204 5 view .LVU70
 461 000c FFF7FEFF 		bl	cs_low
 462              	.LVL28:
 205:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 463              		.loc 1 205 5 view .LVU71
 464 0010 0B4D     		ldr	r5, .L35
 465 0012 4FF4FA66 		mov	r6, #2000
 466 0016 0096     		str	r6, [sp]
 467 0018 0123     		movs	r3, #1
 468 001a 0DF10E02 		add	r2, sp, #14
 469 001e 0DF10F01 		add	r1, sp, #15
 470 0022 2846     		mov	r0, r5
 471 0024 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 472              	.LVL29:
 206:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_Transmit(NRF24L01P_SPI, tx_payload, NRF24L01P_PAYLOAD_LENGTH, 2000);
 473              		.loc 1 206 5 view .LVU72
 474 0028 3346     		mov	r3, r6
 475 002a 0822     		movs	r2, #8
 476 002c 2146     		mov	r1, r4
 477 002e 2846     		mov	r0, r5
 478 0030 FFF7FEFF 		bl	HAL_SPI_Transmit
 479              	.LVL30:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 13


 207:../../CM7/Core/Src/nrf24l01p.c ****     cs_high(); 
 480              		.loc 1 207 5 view .LVU73
 481 0034 FFF7FEFF 		bl	cs_high
 482              	.LVL31:
 208:../../CM7/Core/Src/nrf24l01p.c **** 
 209:../../CM7/Core/Src/nrf24l01p.c ****     return status;
 483              		.loc 1 209 5 view .LVU74
 210:../../CM7/Core/Src/nrf24l01p.c **** }
 484              		.loc 1 210 1 is_stmt 0 view .LVU75
 485 0038 9DF80E00 		ldrb	r0, [sp, #14]	@ zero_extendqisi2
 486 003c 04B0     		add	sp, sp, #16
 487              	.LCFI17:
 488              		.cfi_def_cfa_offset 16
 489              		@ sp needed
 490 003e 70BD     		pop	{r4, r5, r6, pc}
 491              	.LVL32:
 492              	.L36:
 493              		.loc 1 210 1 view .LVU76
 494              		.align	2
 495              	.L35:
 496 0040 00000000 		.word	hspi1
 497              		.cfi_endproc
 498              	.LFE159:
 500              		.section	.text.nrf24l01p_tx_transmit,"ax",%progbits
 501              		.align	1
 502              		.global	nrf24l01p_tx_transmit
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	nrf24l01p_tx_transmit:
 508              	.LVL33:
 509              	.LFB153:
 114:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_write_tx_fifo(tx_payload);
 510              		.loc 1 114 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 114:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_write_tx_fifo(tx_payload);
 514              		.loc 1 114 1 is_stmt 0 view .LVU78
 515 0000 08B5     		push	{r3, lr}
 516              	.LCFI18:
 517              		.cfi_def_cfa_offset 8
 518              		.cfi_offset 3, -8
 519              		.cfi_offset 14, -4
 115:../../CM7/Core/Src/nrf24l01p.c **** }
 520              		.loc 1 115 5 is_stmt 1 view .LVU79
 521 0002 FFF7FEFF 		bl	nrf24l01p_write_tx_fifo
 522              	.LVL34:
 116:../../CM7/Core/Src/nrf24l01p.c **** 
 523              		.loc 1 116 1 is_stmt 0 view .LVU80
 524 0006 08BD     		pop	{r3, pc}
 525              		.cfi_endproc
 526              	.LFE153:
 528              		.section	.text.nrf24l01p_flush_rx_fifo,"ax",%progbits
 529              		.align	1
 530              		.global	nrf24l01p_flush_rx_fifo
 531              		.syntax unified
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 14


 532              		.thumb
 533              		.thumb_func
 535              	nrf24l01p_flush_rx_fifo:
 536              	.LFB160:
 211:../../CM7/Core/Src/nrf24l01p.c **** 
 212:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_flush_rx_fifo()
 213:../../CM7/Core/Src/nrf24l01p.c **** {
 537              		.loc 1 213 1 is_stmt 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 8
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541 0000 00B5     		push	{lr}
 542              	.LCFI19:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 14, -4
 545 0002 85B0     		sub	sp, sp, #20
 546              	.LCFI20:
 547              		.cfi_def_cfa_offset 24
 214:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 548              		.loc 1 214 5 view .LVU82
 549              		.loc 1 214 13 is_stmt 0 view .LVU83
 550 0004 E223     		movs	r3, #226
 551 0006 8DF80F30 		strb	r3, [sp, #15]
 215:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 552              		.loc 1 215 5 is_stmt 1 view .LVU84
 216:../../CM7/Core/Src/nrf24l01p.c **** 
 217:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 553              		.loc 1 217 5 view .LVU85
 554 000a FFF7FEFF 		bl	cs_low
 555              	.LVL35:
 218:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 556              		.loc 1 218 5 view .LVU86
 557 000e 4FF4FA63 		mov	r3, #2000
 558 0012 0093     		str	r3, [sp]
 559 0014 0123     		movs	r3, #1
 560 0016 0DF10E02 		add	r2, sp, #14
 561 001a 0DF10F01 		add	r1, sp, #15
 562 001e 0448     		ldr	r0, .L41
 563 0020 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 564              	.LVL36:
 219:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 565              		.loc 1 219 5 view .LVU87
 566 0024 FFF7FEFF 		bl	cs_high
 567              	.LVL37:
 220:../../CM7/Core/Src/nrf24l01p.c **** }
 568              		.loc 1 220 1 is_stmt 0 view .LVU88
 569 0028 05B0     		add	sp, sp, #20
 570              	.LCFI21:
 571              		.cfi_def_cfa_offset 4
 572              		@ sp needed
 573 002a 5DF804FB 		ldr	pc, [sp], #4
 574              	.L42:
 575 002e 00BF     		.align	2
 576              	.L41:
 577 0030 00000000 		.word	hspi1
 578              		.cfi_endproc
 579              	.LFE160:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 15


 581              		.section	.text.nrf24l01p_flush_tx_fifo,"ax",%progbits
 582              		.align	1
 583              		.global	nrf24l01p_flush_tx_fifo
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	nrf24l01p_flush_tx_fifo:
 589              	.LFB161:
 221:../../CM7/Core/Src/nrf24l01p.c **** 
 222:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_flush_tx_fifo()
 223:../../CM7/Core/Src/nrf24l01p.c **** {
 590              		.loc 1 223 1 is_stmt 1 view -0
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 8
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594 0000 00B5     		push	{lr}
 595              	.LCFI22:
 596              		.cfi_def_cfa_offset 4
 597              		.cfi_offset 14, -4
 598 0002 85B0     		sub	sp, sp, #20
 599              	.LCFI23:
 600              		.cfi_def_cfa_offset 24
 224:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 601              		.loc 1 224 5 view .LVU90
 602              		.loc 1 224 13 is_stmt 0 view .LVU91
 603 0004 E123     		movs	r3, #225
 604 0006 8DF80F30 		strb	r3, [sp, #15]
 225:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 605              		.loc 1 225 5 is_stmt 1 view .LVU92
 226:../../CM7/Core/Src/nrf24l01p.c **** 
 227:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 606              		.loc 1 227 5 view .LVU93
 607 000a FFF7FEFF 		bl	cs_low
 608              	.LVL38:
 228:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 609              		.loc 1 228 5 view .LVU94
 610 000e 4FF4FA63 		mov	r3, #2000
 611 0012 0093     		str	r3, [sp]
 612 0014 0123     		movs	r3, #1
 613 0016 0DF10E02 		add	r2, sp, #14
 614 001a 0DF10F01 		add	r1, sp, #15
 615 001e 0448     		ldr	r0, .L45
 616 0020 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 617              	.LVL39:
 229:../../CM7/Core/Src/nrf24l01p.c ****     cs_high();
 618              		.loc 1 229 5 view .LVU95
 619 0024 FFF7FEFF 		bl	cs_high
 620              	.LVL40:
 230:../../CM7/Core/Src/nrf24l01p.c **** }
 621              		.loc 1 230 1 is_stmt 0 view .LVU96
 622 0028 05B0     		add	sp, sp, #20
 623              	.LCFI24:
 624              		.cfi_def_cfa_offset 4
 625              		@ sp needed
 626 002a 5DF804FB 		ldr	pc, [sp], #4
 627              	.L46:
 628 002e 00BF     		.align	2
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 16


 629              	.L45:
 630 0030 00000000 		.word	hspi1
 631              		.cfi_endproc
 632              	.LFE161:
 634              		.section	.text.nrf24l01p_reset,"ax",%progbits
 635              		.align	1
 636              		.global	nrf24l01p_reset
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	nrf24l01p_reset:
 642              	.LFB155:
 140:../../CM7/Core/Src/nrf24l01p.c ****     // Reset pins
 643              		.loc 1 140 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 0
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647 0000 08B5     		push	{r3, lr}
 648              	.LCFI25:
 649              		.cfi_def_cfa_offset 8
 650              		.cfi_offset 3, -8
 651              		.cfi_offset 14, -4
 142:../../CM7/Core/Src/nrf24l01p.c ****     ce_low();
 652              		.loc 1 142 5 view .LVU98
 653 0002 FFF7FEFF 		bl	cs_high
 654              	.LVL41:
 143:../../CM7/Core/Src/nrf24l01p.c **** 
 655              		.loc 1 143 5 view .LVU99
 656 0006 FFF7FEFF 		bl	ce_low
 657              	.LVL42:
 146:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_EN_AA, 0x3F);
 658              		.loc 1 146 5 view .LVU100
 659 000a 0821     		movs	r1, #8
 660 000c 0020     		movs	r0, #0
 661 000e FFF7FEFF 		bl	write_register
 662              	.LVL43:
 147:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 663              		.loc 1 147 5 view .LVU101
 664 0012 3F21     		movs	r1, #63
 665 0014 0120     		movs	r0, #1
 666 0016 FFF7FEFF 		bl	write_register
 667              	.LVL44:
 148:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 668              		.loc 1 148 5 view .LVU102
 669 001a 0321     		movs	r1, #3
 670 001c 0220     		movs	r0, #2
 671 001e FFF7FEFF 		bl	write_register
 672              	.LVL45:
 149:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 673              		.loc 1 149 5 view .LVU103
 674 0022 0321     		movs	r1, #3
 675 0024 0846     		mov	r0, r1
 676 0026 FFF7FEFF 		bl	write_register
 677              	.LVL46:
 150:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_CH, 0x02);
 678              		.loc 1 150 5 view .LVU104
 679 002a 0321     		movs	r1, #3
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 17


 680 002c 0420     		movs	r0, #4
 681 002e FFF7FEFF 		bl	write_register
 682              	.LVL47:
 151:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_SETUP, 0x07);
 683              		.loc 1 151 5 view .LVU105
 684 0032 0221     		movs	r1, #2
 685 0034 0520     		movs	r0, #5
 686 0036 FFF7FEFF 		bl	write_register
 687              	.LVL48:
 152:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_STATUS, 0x7E);
 688              		.loc 1 152 5 view .LVU106
 689 003a 0721     		movs	r1, #7
 690 003c 0620     		movs	r0, #6
 691 003e FFF7FEFF 		bl	write_register
 692              	.LVL49:
 153:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 693              		.loc 1 153 5 view .LVU107
 694 0042 7E21     		movs	r1, #126
 695 0044 0720     		movs	r0, #7
 696 0046 FFF7FEFF 		bl	write_register
 697              	.LVL50:
 154:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 698              		.loc 1 154 5 view .LVU108
 699 004a 0021     		movs	r1, #0
 700 004c 1120     		movs	r0, #17
 701 004e FFF7FEFF 		bl	write_register
 702              	.LVL51:
 155:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 703              		.loc 1 155 5 view .LVU109
 704 0052 0021     		movs	r1, #0
 705 0054 1120     		movs	r0, #17
 706 0056 FFF7FEFF 		bl	write_register
 707              	.LVL52:
 156:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 708              		.loc 1 156 5 view .LVU110
 709 005a 0021     		movs	r1, #0
 710 005c 1220     		movs	r0, #18
 711 005e FFF7FEFF 		bl	write_register
 712              	.LVL53:
 157:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 713              		.loc 1 157 5 view .LVU111
 714 0062 0021     		movs	r1, #0
 715 0064 1320     		movs	r0, #19
 716 0066 FFF7FEFF 		bl	write_register
 717              	.LVL54:
 158:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 718              		.loc 1 158 5 view .LVU112
 719 006a 0021     		movs	r1, #0
 720 006c 1420     		movs	r0, #20
 721 006e FFF7FEFF 		bl	write_register
 722              	.LVL55:
 159:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 723              		.loc 1 159 5 view .LVU113
 724 0072 0021     		movs	r1, #0
 725 0074 1520     		movs	r0, #21
 726 0076 FFF7FEFF 		bl	write_register
 727              	.LVL56:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 18


 160:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 728              		.loc 1 160 5 view .LVU114
 729 007a 0021     		movs	r1, #0
 730 007c 1620     		movs	r0, #22
 731 007e FFF7FEFF 		bl	write_register
 732              	.LVL57:
 161:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_DYNPD, 0x00);
 733              		.loc 1 161 5 view .LVU115
 734 0082 1121     		movs	r1, #17
 735 0084 1720     		movs	r0, #23
 736 0086 FFF7FEFF 		bl	write_register
 737              	.LVL58:
 162:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_FEATURE, 0x00);
 738              		.loc 1 162 5 view .LVU116
 739 008a 0021     		movs	r1, #0
 740 008c 1C20     		movs	r0, #28
 741 008e FFF7FEFF 		bl	write_register
 742              	.LVL59:
 163:../../CM7/Core/Src/nrf24l01p.c **** 
 743              		.loc 1 163 5 view .LVU117
 744 0092 0021     		movs	r1, #0
 745 0094 1D20     		movs	r0, #29
 746 0096 FFF7FEFF 		bl	write_register
 747              	.LVL60:
 166:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_flush_tx_fifo();
 748              		.loc 1 166 5 view .LVU118
 749 009a FFF7FEFF 		bl	nrf24l01p_flush_rx_fifo
 750              	.LVL61:
 167:../../CM7/Core/Src/nrf24l01p.c **** }
 751              		.loc 1 167 5 view .LVU119
 752 009e FFF7FEFF 		bl	nrf24l01p_flush_tx_fifo
 753              	.LVL62:
 168:../../CM7/Core/Src/nrf24l01p.c **** 
 754              		.loc 1 168 1 is_stmt 0 view .LVU120
 755 00a2 08BD     		pop	{r3, pc}
 756              		.cfi_endproc
 757              	.LFE155:
 759              		.section	.text.nrf24l01p_get_status,"ax",%progbits
 760              		.align	1
 761              		.global	nrf24l01p_get_status
 762              		.syntax unified
 763              		.thumb
 764              		.thumb_func
 766              	nrf24l01p_get_status:
 767              	.LFB162:
 231:../../CM7/Core/Src/nrf24l01p.c **** 
 232:../../CM7/Core/Src/nrf24l01p.c **** uint8_t nrf24l01p_get_status()
 233:../../CM7/Core/Src/nrf24l01p.c **** {
 768              		.loc 1 233 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 8
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772 0000 00B5     		push	{lr}
 773              	.LCFI26:
 774              		.cfi_def_cfa_offset 4
 775              		.cfi_offset 14, -4
 776 0002 85B0     		sub	sp, sp, #20
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 19


 777              	.LCFI27:
 778              		.cfi_def_cfa_offset 24
 234:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t command = NRF24L01P_CMD_NOP;
 779              		.loc 1 234 5 view .LVU122
 780              		.loc 1 234 13 is_stmt 0 view .LVU123
 781 0004 FF23     		movs	r3, #255
 782 0006 8DF80F30 		strb	r3, [sp, #15]
 235:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t status;
 783              		.loc 1 235 5 is_stmt 1 view .LVU124
 236:../../CM7/Core/Src/nrf24l01p.c **** 
 237:../../CM7/Core/Src/nrf24l01p.c ****     cs_low();
 784              		.loc 1 237 5 view .LVU125
 785 000a FFF7FEFF 		bl	cs_low
 786              	.LVL63:
 238:../../CM7/Core/Src/nrf24l01p.c ****     HAL_SPI_TransmitReceive(NRF24L01P_SPI, &command, &status, 1, 2000);
 787              		.loc 1 238 5 view .LVU126
 788 000e 4FF4FA63 		mov	r3, #2000
 789 0012 0093     		str	r3, [sp]
 790 0014 0123     		movs	r3, #1
 791 0016 0DF10E02 		add	r2, sp, #14
 792 001a 0DF10F01 		add	r1, sp, #15
 793 001e 0548     		ldr	r0, .L51
 794 0020 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 795              	.LVL64:
 239:../../CM7/Core/Src/nrf24l01p.c ****     cs_high(); 
 796              		.loc 1 239 5 view .LVU127
 797 0024 FFF7FEFF 		bl	cs_high
 798              	.LVL65:
 240:../../CM7/Core/Src/nrf24l01p.c **** 
 241:../../CM7/Core/Src/nrf24l01p.c ****     return status;
 799              		.loc 1 241 5 view .LVU128
 242:../../CM7/Core/Src/nrf24l01p.c **** }
 800              		.loc 1 242 1 is_stmt 0 view .LVU129
 801 0028 9DF80E00 		ldrb	r0, [sp, #14]	@ zero_extendqisi2
 802 002c 05B0     		add	sp, sp, #20
 803              	.LCFI28:
 804              		.cfi_def_cfa_offset 4
 805              		@ sp needed
 806 002e 5DF804FB 		ldr	pc, [sp], #4
 807              	.L52:
 808 0032 00BF     		.align	2
 809              	.L51:
 810 0034 00000000 		.word	hspi1
 811              		.cfi_endproc
 812              	.LFE162:
 814              		.section	.text.nrf24l01p_get_fifo_status,"ax",%progbits
 815              		.align	1
 816              		.global	nrf24l01p_get_fifo_status
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 821              	nrf24l01p_get_fifo_status:
 822              	.LFB163:
 243:../../CM7/Core/Src/nrf24l01p.c **** 
 244:../../CM7/Core/Src/nrf24l01p.c **** uint8_t nrf24l01p_get_fifo_status()
 245:../../CM7/Core/Src/nrf24l01p.c **** {
 823              		.loc 1 245 1 is_stmt 1 view -0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 20


 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827 0000 08B5     		push	{r3, lr}
 828              	.LCFI29:
 829              		.cfi_def_cfa_offset 8
 830              		.cfi_offset 3, -8
 831              		.cfi_offset 14, -4
 246:../../CM7/Core/Src/nrf24l01p.c ****     return read_register(NRF24L01P_REG_FIFO_STATUS);
 832              		.loc 1 246 5 view .LVU131
 833              		.loc 1 246 12 is_stmt 0 view .LVU132
 834 0002 1720     		movs	r0, #23
 835 0004 FFF7FEFF 		bl	read_register
 836              	.LVL66:
 247:../../CM7/Core/Src/nrf24l01p.c **** }
 837              		.loc 1 247 1 view .LVU133
 838 0008 08BD     		pop	{r3, pc}
 839              		.cfi_endproc
 840              	.LFE163:
 842              		.section	.text.nrf24l01p_rx_set_payload_widths,"ax",%progbits
 843              		.align	1
 844              		.global	nrf24l01p_rx_set_payload_widths
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	nrf24l01p_rx_set_payload_widths:
 850              	.LVL67:
 851              	.LFB164:
 248:../../CM7/Core/Src/nrf24l01p.c **** 
 249:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_rx_set_payload_widths(widths bytes)
 250:../../CM7/Core/Src/nrf24l01p.c **** {
 852              		.loc 1 250 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		.loc 1 250 1 is_stmt 0 view .LVU135
 857 0000 08B5     		push	{r3, lr}
 858              	.LCFI30:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 3, -8
 861              		.cfi_offset 14, -4
 862 0002 0146     		mov	r1, r0
 251:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RX_PW_P0, bytes);
 863              		.loc 1 251 5 is_stmt 1 view .LVU136
 864 0004 1120     		movs	r0, #17
 865              	.LVL68:
 866              		.loc 1 251 5 is_stmt 0 view .LVU137
 867 0006 FFF7FEFF 		bl	write_register
 868              	.LVL69:
 252:../../CM7/Core/Src/nrf24l01p.c **** }
 869              		.loc 1 252 1 view .LVU138
 870 000a 08BD     		pop	{r3, pc}
 871              		.cfi_endproc
 872              	.LFE164:
 874              		.section	.text.nrf24l01p_clear_rx_dr,"ax",%progbits
 875              		.align	1
 876              		.global	nrf24l01p_clear_rx_dr
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 21


 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	nrf24l01p_clear_rx_dr:
 882              	.LFB165:
 253:../../CM7/Core/Src/nrf24l01p.c **** 
 254:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_clear_rx_dr()
 255:../../CM7/Core/Src/nrf24l01p.c **** {
 883              		.loc 1 255 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 0
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887 0000 08B5     		push	{r3, lr}
 888              	.LCFI31:
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 3, -8
 891              		.cfi_offset 14, -4
 256:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_status = nrf24l01p_get_status();
 892              		.loc 1 256 5 view .LVU140
 893              		.loc 1 256 26 is_stmt 0 view .LVU141
 894 0002 FFF7FEFF 		bl	nrf24l01p_get_status
 895              	.LVL70:
 257:../../CM7/Core/Src/nrf24l01p.c ****     new_status |= 0x40;
 896              		.loc 1 257 5 is_stmt 1 view .LVU142
 897              		.loc 1 257 16 is_stmt 0 view .LVU143
 898 0006 40F04001 		orr	r1, r0, #64
 899              	.LVL71:
 258:../../CM7/Core/Src/nrf24l01p.c **** 
 259:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_STATUS, new_status);
 900              		.loc 1 259 5 is_stmt 1 view .LVU144
 901 000a C9B2     		uxtb	r1, r1
 902              		.loc 1 259 5 is_stmt 0 view .LVU145
 903 000c 0720     		movs	r0, #7
 904 000e FFF7FEFF 		bl	write_register
 905              	.LVL72:
 260:../../CM7/Core/Src/nrf24l01p.c **** }
 906              		.loc 1 260 1 view .LVU146
 907 0012 08BD     		pop	{r3, pc}
 908              		.cfi_endproc
 909              	.LFE165:
 911              		.section	.text.nrf24l01p_rx_receive,"ax",%progbits
 912              		.align	1
 913              		.global	nrf24l01p_rx_receive
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	nrf24l01p_rx_receive:
 919              	.LVL73:
 920              	.LFB152:
 106:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_read_rx_fifo(rx_payload);
 921              		.loc 1 106 1 is_stmt 1 view -0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 106:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_read_rx_fifo(rx_payload);
 925              		.loc 1 106 1 is_stmt 0 view .LVU148
 926 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 22


 927              	.LCFI32:
 928              		.cfi_def_cfa_offset 8
 929              		.cfi_offset 3, -8
 930              		.cfi_offset 14, -4
 107:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_clear_rx_dr();
 931              		.loc 1 107 5 is_stmt 1 view .LVU149
 932 0002 FFF7FEFF 		bl	nrf24l01p_read_rx_fifo
 933              	.LVL74:
 108:../../CM7/Core/Src/nrf24l01p.c **** 
 934              		.loc 1 108 5 view .LVU150
 935 0006 FFF7FEFF 		bl	nrf24l01p_clear_rx_dr
 936              	.LVL75:
 110:../../CM7/Core/Src/nrf24l01p.c **** }
 937              		.loc 1 110 5 view .LVU151
 938 000a 4FF40051 		mov	r1, #8192
 939 000e 0248     		ldr	r0, .L61
 940 0010 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 941              	.LVL76:
 111:../../CM7/Core/Src/nrf24l01p.c **** 
 942              		.loc 1 111 1 is_stmt 0 view .LVU152
 943 0014 08BD     		pop	{r3, pc}
 944              	.L62:
 945 0016 00BF     		.align	2
 946              	.L61:
 947 0018 00080258 		.word	1476528128
 948              		.cfi_endproc
 949              	.LFE152:
 951              		.section	.text.nrf24l01p_clear_tx_ds,"ax",%progbits
 952              		.align	1
 953              		.global	nrf24l01p_clear_tx_ds
 954              		.syntax unified
 955              		.thumb
 956              		.thumb_func
 958              	nrf24l01p_clear_tx_ds:
 959              	.LFB166:
 261:../../CM7/Core/Src/nrf24l01p.c **** 
 262:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_clear_tx_ds()
 263:../../CM7/Core/Src/nrf24l01p.c **** {
 960              		.loc 1 263 1 is_stmt 1 view -0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 0
 963              		@ frame_needed = 0, uses_anonymous_args = 0
 964 0000 08B5     		push	{r3, lr}
 965              	.LCFI33:
 966              		.cfi_def_cfa_offset 8
 967              		.cfi_offset 3, -8
 968              		.cfi_offset 14, -4
 264:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_status = nrf24l01p_get_status();
 969              		.loc 1 264 5 view .LVU154
 970              		.loc 1 264 26 is_stmt 0 view .LVU155
 971 0002 FFF7FEFF 		bl	nrf24l01p_get_status
 972              	.LVL77:
 265:../../CM7/Core/Src/nrf24l01p.c ****     new_status |= 0x20;
 973              		.loc 1 265 5 is_stmt 1 view .LVU156
 974              		.loc 1 265 16 is_stmt 0 view .LVU157
 975 0006 40F02001 		orr	r1, r0, #32
 976              	.LVL78:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 23


 266:../../CM7/Core/Src/nrf24l01p.c **** 
 267:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_STATUS, new_status);     
 977              		.loc 1 267 5 is_stmt 1 view .LVU158
 978 000a C9B2     		uxtb	r1, r1
 979              		.loc 1 267 5 is_stmt 0 view .LVU159
 980 000c 0720     		movs	r0, #7
 981 000e FFF7FEFF 		bl	write_register
 982              	.LVL79:
 268:../../CM7/Core/Src/nrf24l01p.c **** }
 983              		.loc 1 268 1 view .LVU160
 984 0012 08BD     		pop	{r3, pc}
 985              		.cfi_endproc
 986              	.LFE166:
 988              		.section	.text.nrf24l01p_clear_max_rt,"ax",%progbits
 989              		.align	1
 990              		.global	nrf24l01p_clear_max_rt
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	nrf24l01p_clear_max_rt:
 996              	.LFB167:
 269:../../CM7/Core/Src/nrf24l01p.c **** 
 270:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_clear_max_rt()
 271:../../CM7/Core/Src/nrf24l01p.c **** {
 997              		.loc 1 271 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001 0000 08B5     		push	{r3, lr}
 1002              	.LCFI34:
 1003              		.cfi_def_cfa_offset 8
 1004              		.cfi_offset 3, -8
 1005              		.cfi_offset 14, -4
 272:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_status = nrf24l01p_get_status();
 1006              		.loc 1 272 5 view .LVU162
 1007              		.loc 1 272 26 is_stmt 0 view .LVU163
 1008 0002 FFF7FEFF 		bl	nrf24l01p_get_status
 1009              	.LVL80:
 273:../../CM7/Core/Src/nrf24l01p.c ****     new_status |= 0x10;
 1010              		.loc 1 273 5 is_stmt 1 view .LVU164
 1011              		.loc 1 273 16 is_stmt 0 view .LVU165
 1012 0006 40F01001 		orr	r1, r0, #16
 1013              	.LVL81:
 274:../../CM7/Core/Src/nrf24l01p.c **** 
 275:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_STATUS, new_status); 
 1014              		.loc 1 275 5 is_stmt 1 view .LVU166
 1015 000a C9B2     		uxtb	r1, r1
 1016              		.loc 1 275 5 is_stmt 0 view .LVU167
 1017 000c 0720     		movs	r0, #7
 1018 000e FFF7FEFF 		bl	write_register
 1019              	.LVL82:
 276:../../CM7/Core/Src/nrf24l01p.c **** }
 1020              		.loc 1 276 1 view .LVU168
 1021 0012 08BD     		pop	{r3, pc}
 1022              		.cfi_endproc
 1023              	.LFE167:
 1025              		.section	.text.nrf24l01p_tx_irq,"ax",%progbits
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 24


 1026              		.align	1
 1027              		.global	nrf24l01p_tx_irq
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1032              	nrf24l01p_tx_irq:
 1033              	.LFB154:
 119:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t tx_ds = nrf24l01p_get_status();
 1034              		.loc 1 119 1 is_stmt 1 view -0
 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 0
 1037              		@ frame_needed = 0, uses_anonymous_args = 0
 1038 0000 08B5     		push	{r3, lr}
 1039              	.LCFI35:
 1040              		.cfi_def_cfa_offset 8
 1041              		.cfi_offset 3, -8
 1042              		.cfi_offset 14, -4
 120:../../CM7/Core/Src/nrf24l01p.c ****     tx_ds &= 0x20;
 1043              		.loc 1 120 5 view .LVU170
 120:../../CM7/Core/Src/nrf24l01p.c ****     tx_ds &= 0x20;
 1044              		.loc 1 120 21 is_stmt 0 view .LVU171
 1045 0002 FFF7FEFF 		bl	nrf24l01p_get_status
 1046              	.LVL83:
 121:../../CM7/Core/Src/nrf24l01p.c **** 
 1047              		.loc 1 121 5 is_stmt 1 view .LVU172
 123:../../CM7/Core/Src/nrf24l01p.c ****     {   
 1048              		.loc 1 123 5 view .LVU173
 123:../../CM7/Core/Src/nrf24l01p.c ****     {   
 1049              		.loc 1 123 7 is_stmt 0 view .LVU174
 1050 0006 10F0200F 		tst	r0, #32
 1051 000a 07D0     		beq	.L68
 126:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_tx_ds();
 1052              		.loc 1 126 9 is_stmt 1 view .LVU175
 1053 000c 4FF40051 		mov	r1, #8192
 1054 0010 0748     		ldr	r0, .L71
 1055              	.LVL84:
 126:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_tx_ds();
 1056              		.loc 1 126 9 is_stmt 0 view .LVU176
 1057 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1058              	.LVL85:
 127:../../CM7/Core/Src/nrf24l01p.c ****     }
 1059              		.loc 1 127 9 is_stmt 1 view .LVU177
 1060 0016 FFF7FEFF 		bl	nrf24l01p_clear_tx_ds
 1061              	.LVL86:
 1062              	.L67:
 136:../../CM7/Core/Src/nrf24l01p.c **** 
 1063              		.loc 1 136 1 is_stmt 0 view .LVU178
 1064 001a 08BD     		pop	{r3, pc}
 1065              	.LVL87:
 1066              	.L68:
 133:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_max_rt();
 1067              		.loc 1 133 9 is_stmt 1 view .LVU179
 1068 001c 0122     		movs	r2, #1
 1069 001e 4FF40051 		mov	r1, #8192
 1070 0022 0348     		ldr	r0, .L71
 1071              	.LVL88:
 133:../../CM7/Core/Src/nrf24l01p.c ****         nrf24l01p_clear_max_rt();
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 25


 1072              		.loc 1 133 9 is_stmt 0 view .LVU180
 1073 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1074              	.LVL89:
 134:../../CM7/Core/Src/nrf24l01p.c ****     }
 1075              		.loc 1 134 9 is_stmt 1 view .LVU181
 1076 0028 FFF7FEFF 		bl	nrf24l01p_clear_max_rt
 1077              	.LVL90:
 136:../../CM7/Core/Src/nrf24l01p.c **** 
 1078              		.loc 1 136 1 is_stmt 0 view .LVU182
 1079 002c F5E7     		b	.L67
 1080              	.L72:
 1081 002e 00BF     		.align	2
 1082              	.L71:
 1083 0030 00080258 		.word	1476528128
 1084              		.cfi_endproc
 1085              	.LFE154:
 1087              		.section	.text.nrf24l01p_power_up,"ax",%progbits
 1088              		.align	1
 1089              		.global	nrf24l01p_power_up
 1090              		.syntax unified
 1091              		.thumb
 1092              		.thumb_func
 1094              	nrf24l01p_power_up:
 1095              	.LFB168:
 277:../../CM7/Core/Src/nrf24l01p.c **** 
 278:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_power_up()
 279:../../CM7/Core/Src/nrf24l01p.c **** {
 1096              		.loc 1 279 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100 0000 08B5     		push	{r3, lr}
 1101              	.LCFI36:
 1102              		.cfi_def_cfa_offset 8
 1103              		.cfi_offset 3, -8
 1104              		.cfi_offset 14, -4
 280:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 1105              		.loc 1 280 5 view .LVU184
 1106              		.loc 1 280 26 is_stmt 0 view .LVU185
 1107 0002 0020     		movs	r0, #0
 1108 0004 FFF7FEFF 		bl	read_register
 1109              	.LVL91:
 281:../../CM7/Core/Src/nrf24l01p.c ****     new_config |= 1 << 1;
 1110              		.loc 1 281 5 is_stmt 1 view .LVU186
 1111              		.loc 1 281 16 is_stmt 0 view .LVU187
 1112 0008 40F00201 		orr	r1, r0, #2
 1113              	.LVL92:
 282:../../CM7/Core/Src/nrf24l01p.c **** 
 283:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, new_config);
 1114              		.loc 1 283 5 is_stmt 1 view .LVU188
 1115 000c C9B2     		uxtb	r1, r1
 1116              		.loc 1 283 5 is_stmt 0 view .LVU189
 1117 000e 0020     		movs	r0, #0
 1118 0010 FFF7FEFF 		bl	write_register
 1119              	.LVL93:
 284:../../CM7/Core/Src/nrf24l01p.c **** }
 1120              		.loc 1 284 1 view .LVU190
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 26


 1121 0014 08BD     		pop	{r3, pc}
 1122              		.cfi_endproc
 1123              	.LFE168:
 1125              		.section	.text.nrf24l01p_power_down,"ax",%progbits
 1126              		.align	1
 1127              		.global	nrf24l01p_power_down
 1128              		.syntax unified
 1129              		.thumb
 1130              		.thumb_func
 1132              	nrf24l01p_power_down:
 1133              	.LFB169:
 285:../../CM7/Core/Src/nrf24l01p.c **** 
 286:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_power_down()
 287:../../CM7/Core/Src/nrf24l01p.c **** {
 1134              		.loc 1 287 1 is_stmt 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138 0000 08B5     		push	{r3, lr}
 1139              	.LCFI37:
 1140              		.cfi_def_cfa_offset 8
 1141              		.cfi_offset 3, -8
 1142              		.cfi_offset 14, -4
 288:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 1143              		.loc 1 288 5 view .LVU192
 1144              		.loc 1 288 26 is_stmt 0 view .LVU193
 1145 0002 0020     		movs	r0, #0
 1146 0004 FFF7FEFF 		bl	read_register
 1147              	.LVL94:
 289:../../CM7/Core/Src/nrf24l01p.c ****     new_config &= 0xFD;
 1148              		.loc 1 289 5 is_stmt 1 view .LVU194
 290:../../CM7/Core/Src/nrf24l01p.c **** 
 291:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, new_config);
 1149              		.loc 1 291 5 view .LVU195
 1150 0008 00F0FD01 		and	r1, r0, #253
 1151 000c 0020     		movs	r0, #0
 1152              	.LVL95:
 1153              		.loc 1 291 5 is_stmt 0 view .LVU196
 1154 000e FFF7FEFF 		bl	write_register
 1155              	.LVL96:
 292:../../CM7/Core/Src/nrf24l01p.c **** }
 1156              		.loc 1 292 1 view .LVU197
 1157 0012 08BD     		pop	{r3, pc}
 1158              		.cfi_endproc
 1159              	.LFE169:
 1161              		.section	.text.nrf24l01p_set_crc_length,"ax",%progbits
 1162              		.align	1
 1163              		.global	nrf24l01p_set_crc_length
 1164              		.syntax unified
 1165              		.thumb
 1166              		.thumb_func
 1168              	nrf24l01p_set_crc_length:
 1169              	.LVL97:
 1170              	.LFB170:
 293:../../CM7/Core/Src/nrf24l01p.c **** 
 294:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_set_crc_length(length bytes)
 295:../../CM7/Core/Src/nrf24l01p.c **** {
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 27


 1171              		.loc 1 295 1 is_stmt 1 view -0
 1172              		.cfi_startproc
 1173              		@ args = 0, pretend = 0, frame = 0
 1174              		@ frame_needed = 0, uses_anonymous_args = 0
 1175              		.loc 1 295 1 is_stmt 0 view .LVU199
 1176 0000 10B5     		push	{r4, lr}
 1177              	.LCFI38:
 1178              		.cfi_def_cfa_offset 8
 1179              		.cfi_offset 4, -8
 1180              		.cfi_offset 14, -4
 1181 0002 0446     		mov	r4, r0
 296:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 1182              		.loc 1 296 5 is_stmt 1 view .LVU200
 1183              		.loc 1 296 26 is_stmt 0 view .LVU201
 1184 0004 0020     		movs	r0, #0
 1185              	.LVL98:
 1186              		.loc 1 296 26 view .LVU202
 1187 0006 FFF7FEFF 		bl	read_register
 1188              	.LVL99:
 1189 000a 0146     		mov	r1, r0
 1190              	.LVL100:
 297:../../CM7/Core/Src/nrf24l01p.c ****     
 298:../../CM7/Core/Src/nrf24l01p.c ****     switch(bytes)
 1191              		.loc 1 298 5 is_stmt 1 view .LVU203
 1192 000c 012C     		cmp	r4, #1
 1193 000e 05D0     		beq	.L78
 1194 0010 022C     		cmp	r4, #2
 1195 0012 06D0     		beq	.L79
 1196              	.LVL101:
 1197              	.L80:
 299:../../CM7/Core/Src/nrf24l01p.c ****     {
 300:../../CM7/Core/Src/nrf24l01p.c ****         // CRCO bit in CONFIG resiger set 0
 301:../../CM7/Core/Src/nrf24l01p.c ****         case 1:
 302:../../CM7/Core/Src/nrf24l01p.c ****             new_config &= 0xFB;
 303:../../CM7/Core/Src/nrf24l01p.c ****             break;
 304:../../CM7/Core/Src/nrf24l01p.c ****         // CRCO bit in CONFIG resiger set 1
 305:../../CM7/Core/Src/nrf24l01p.c ****         case 2:
 306:../../CM7/Core/Src/nrf24l01p.c ****             new_config |= 1 << 2;
 307:../../CM7/Core/Src/nrf24l01p.c ****             break;
 308:../../CM7/Core/Src/nrf24l01p.c ****     }
 309:../../CM7/Core/Src/nrf24l01p.c **** 
 310:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_CONFIG, new_config);
 1198              		.loc 1 310 5 view .LVU204
 1199 0014 0020     		movs	r0, #0
 1200 0016 FFF7FEFF 		bl	write_register
 1201              	.LVL102:
 311:../../CM7/Core/Src/nrf24l01p.c **** }
 1202              		.loc 1 311 1 is_stmt 0 view .LVU205
 1203 001a 10BD     		pop	{r4, pc}
 1204              	.LVL103:
 1205              	.L78:
 302:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1206              		.loc 1 302 13 is_stmt 1 view .LVU206
 302:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1207              		.loc 1 302 24 is_stmt 0 view .LVU207
 1208 001c 00F0FB01 		and	r1, r0, #251
 1209              	.LVL104:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 28


 303:../../CM7/Core/Src/nrf24l01p.c ****         // CRCO bit in CONFIG resiger set 1
 1210              		.loc 1 303 13 is_stmt 1 view .LVU208
 1211 0020 F8E7     		b	.L80
 1212              	.LVL105:
 1213              	.L79:
 306:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1214              		.loc 1 306 13 view .LVU209
 306:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1215              		.loc 1 306 24 is_stmt 0 view .LVU210
 1216 0022 40F00401 		orr	r1, r0, #4
 1217 0026 C9B2     		uxtb	r1, r1
 1218              	.LVL106:
 307:../../CM7/Core/Src/nrf24l01p.c ****     }
 1219              		.loc 1 307 13 is_stmt 1 view .LVU211
 1220 0028 F4E7     		b	.L80
 1221              		.cfi_endproc
 1222              	.LFE170:
 1224              		.section	.text.nrf24l01p_set_address_widths,"ax",%progbits
 1225              		.align	1
 1226              		.global	nrf24l01p_set_address_widths
 1227              		.syntax unified
 1228              		.thumb
 1229              		.thumb_func
 1231              	nrf24l01p_set_address_widths:
 1232              	.LVL107:
 1233              	.LFB171:
 312:../../CM7/Core/Src/nrf24l01p.c **** 
 313:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_set_address_widths(widths bytes)
 314:../../CM7/Core/Src/nrf24l01p.c **** {
 1234              		.loc 1 314 1 view -0
 1235              		.cfi_startproc
 1236              		@ args = 0, pretend = 0, frame = 0
 1237              		@ frame_needed = 0, uses_anonymous_args = 0
 1238              		.loc 1 314 1 is_stmt 0 view .LVU213
 1239 0000 08B5     		push	{r3, lr}
 1240              	.LCFI39:
 1241              		.cfi_def_cfa_offset 8
 1242              		.cfi_offset 3, -8
 1243              		.cfi_offset 14, -4
 315:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 1244              		.loc 1 315 5 is_stmt 1 view .LVU214
 1245 0002 811E     		subs	r1, r0, #2
 1246 0004 C9B2     		uxtb	r1, r1
 1247 0006 0320     		movs	r0, #3
 1248              	.LVL108:
 1249              		.loc 1 315 5 is_stmt 0 view .LVU215
 1250 0008 FFF7FEFF 		bl	write_register
 1251              	.LVL109:
 316:../../CM7/Core/Src/nrf24l01p.c **** }
 1252              		.loc 1 316 1 view .LVU216
 1253 000c 08BD     		pop	{r3, pc}
 1254              		.cfi_endproc
 1255              	.LFE171:
 1257              		.section	.text.nrf24l01p_auto_retransmit_count,"ax",%progbits
 1258              		.align	1
 1259              		.global	nrf24l01p_auto_retransmit_count
 1260              		.syntax unified
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 29


 1261              		.thumb
 1262              		.thumb_func
 1264              	nrf24l01p_auto_retransmit_count:
 1265              	.LVL110:
 1266              	.LFB172:
 317:../../CM7/Core/Src/nrf24l01p.c **** 
 318:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_auto_retransmit_count(count cnt)
 319:../../CM7/Core/Src/nrf24l01p.c **** {
 1267              		.loc 1 319 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		.loc 1 319 1 is_stmt 0 view .LVU218
 1272 0000 10B5     		push	{r4, lr}
 1273              	.LCFI40:
 1274              		.cfi_def_cfa_offset 8
 1275              		.cfi_offset 4, -8
 1276              		.cfi_offset 14, -4
 1277 0002 0446     		mov	r4, r0
 320:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 1278              		.loc 1 320 5 is_stmt 1 view .LVU219
 1279              		.loc 1 320 30 is_stmt 0 view .LVU220
 1280 0004 0420     		movs	r0, #4
 1281              	.LVL111:
 1282              		.loc 1 320 30 view .LVU221
 1283 0006 FFF7FEFF 		bl	read_register
 1284              	.LVL112:
 321:../../CM7/Core/Src/nrf24l01p.c ****     
 322:../../CM7/Core/Src/nrf24l01p.c ****     // Reset ARC register 0
 323:../../CM7/Core/Src/nrf24l01p.c ****     new_setup_retr |= 0xF0;
 1285              		.loc 1 323 5 is_stmt 1 view .LVU222
 1286              		.loc 1 323 20 is_stmt 0 view .LVU223
 1287 000a 60F00F01 		orn	r1, r0, #15
 1288 000e C9B2     		uxtb	r1, r1
 1289              	.LVL113:
 324:../../CM7/Core/Src/nrf24l01p.c ****     new_setup_retr |= cnt;
 1290              		.loc 1 324 5 is_stmt 1 view .LVU224
 325:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 1291              		.loc 1 325 5 view .LVU225
 1292 0010 2143     		orrs	r1, r1, r4
 1293              	.LVL114:
 1294              		.loc 1 325 5 is_stmt 0 view .LVU226
 1295 0012 0420     		movs	r0, #4
 1296 0014 FFF7FEFF 		bl	write_register
 1297              	.LVL115:
 326:../../CM7/Core/Src/nrf24l01p.c **** }
 1298              		.loc 1 326 1 view .LVU227
 1299 0018 10BD     		pop	{r4, pc}
 1300              		.cfi_endproc
 1301              	.LFE172:
 1303              		.section	.text.nrf24l01p_auto_retransmit_delay,"ax",%progbits
 1304              		.align	1
 1305              		.global	nrf24l01p_auto_retransmit_delay
 1306              		.syntax unified
 1307              		.thumb
 1308              		.thumb_func
 1310              	nrf24l01p_auto_retransmit_delay:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 30


 1311              	.LVL116:
 1312              	.LFB173:
 327:../../CM7/Core/Src/nrf24l01p.c **** 
 328:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_auto_retransmit_delay(delay us)
 329:../../CM7/Core/Src/nrf24l01p.c **** {
 1313              		.loc 1 329 1 is_stmt 1 view -0
 1314              		.cfi_startproc
 1315              		@ args = 0, pretend = 0, frame = 0
 1316              		@ frame_needed = 0, uses_anonymous_args = 0
 1317              		.loc 1 329 1 is_stmt 0 view .LVU229
 1318 0000 10B5     		push	{r4, lr}
 1319              	.LCFI41:
 1320              		.cfi_def_cfa_offset 8
 1321              		.cfi_offset 4, -8
 1322              		.cfi_offset 14, -4
 1323 0002 0446     		mov	r4, r0
 330:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 1324              		.loc 1 330 5 is_stmt 1 view .LVU230
 1325              		.loc 1 330 30 is_stmt 0 view .LVU231
 1326 0004 0420     		movs	r0, #4
 1327              	.LVL117:
 1328              		.loc 1 330 30 view .LVU232
 1329 0006 FFF7FEFF 		bl	read_register
 1330              	.LVL118:
 331:../../CM7/Core/Src/nrf24l01p.c **** 
 332:../../CM7/Core/Src/nrf24l01p.c ****     // Reset ARD register 0
 333:../../CM7/Core/Src/nrf24l01p.c ****     new_setup_retr |= 0x0F;
 1331              		.loc 1 333 5 is_stmt 1 view .LVU233
 1332              		.loc 1 333 20 is_stmt 0 view .LVU234
 1333 000a 40F00F01 		orr	r1, r0, #15
 1334 000e C9B2     		uxtb	r1, r1
 1335              	.LVL119:
 334:../../CM7/Core/Src/nrf24l01p.c ****     new_setup_retr |= ((us / 250) - 1) << 4;
 1336              		.loc 1 334 5 is_stmt 1 view .LVU235
 1337              		.loc 1 334 28 is_stmt 0 view .LVU236
 1338 0010 054B     		ldr	r3, .L88
 1339 0012 A3FB0434 		umull	r3, r4, r3, r4
 1340 0016 2409     		lsrs	r4, r4, #4
 1341              		.loc 1 334 35 view .LVU237
 1342 0018 013C     		subs	r4, r4, #1
 1343              		.loc 1 334 20 view .LVU238
 1344 001a 41EA0411 		orr	r1, r1, r4, lsl #4
 1345              	.LVL120:
 335:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 1346              		.loc 1 335 5 is_stmt 1 view .LVU239
 1347 001e C9B2     		uxtb	r1, r1
 1348              		.loc 1 335 5 is_stmt 0 view .LVU240
 1349 0020 0420     		movs	r0, #4
 1350 0022 FFF7FEFF 		bl	write_register
 1351              	.LVL121:
 336:../../CM7/Core/Src/nrf24l01p.c **** }
 1352              		.loc 1 336 1 view .LVU241
 1353 0026 10BD     		pop	{r4, pc}
 1354              	.L89:
 1355              		.loc 1 336 1 view .LVU242
 1356              		.align	2
 1357              	.L88:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 31


 1358 0028 D34D6210 		.word	274877907
 1359              		.cfi_endproc
 1360              	.LFE173:
 1362              		.section	.text.nrf24l01p_set_rf_channel,"ax",%progbits
 1363              		.align	1
 1364              		.global	nrf24l01p_set_rf_channel
 1365              		.syntax unified
 1366              		.thumb
 1367              		.thumb_func
 1369              	nrf24l01p_set_rf_channel:
 1370              	.LVL122:
 1371              	.LFB174:
 337:../../CM7/Core/Src/nrf24l01p.c **** 
 338:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_set_rf_channel(channel MHz)
 339:../../CM7/Core/Src/nrf24l01p.c **** {
 1372              		.loc 1 339 1 is_stmt 1 view -0
 1373              		.cfi_startproc
 1374              		@ args = 0, pretend = 0, frame = 0
 1375              		@ frame_needed = 0, uses_anonymous_args = 0
 1376              		.loc 1 339 1 is_stmt 0 view .LVU244
 1377 0000 08B5     		push	{r3, lr}
 1378              	.LCFI42:
 1379              		.cfi_def_cfa_offset 8
 1380              		.cfi_offset 3, -8
 1381              		.cfi_offset 14, -4
 340:../../CM7/Core/Src/nrf24l01p.c **** 	uint16_t new_rf_ch = MHz - 2400;
 1382              		.loc 1 340 2 is_stmt 1 view .LVU245
 1383              		.loc 1 340 11 is_stmt 0 view .LVU246
 1384 0002 A0F51661 		sub	r1, r0, #2400
 1385              	.LVL123:
 341:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_CH, new_rf_ch);
 1386              		.loc 1 341 5 is_stmt 1 view .LVU247
 1387 0006 C9B2     		uxtb	r1, r1
 1388              	.LVL124:
 1389              		.loc 1 341 5 is_stmt 0 view .LVU248
 1390 0008 0520     		movs	r0, #5
 1391              	.LVL125:
 1392              		.loc 1 341 5 view .LVU249
 1393 000a FFF7FEFF 		bl	write_register
 1394              	.LVL126:
 342:../../CM7/Core/Src/nrf24l01p.c **** }
 1395              		.loc 1 342 1 view .LVU250
 1396 000e 08BD     		pop	{r3, pc}
 1397              		.cfi_endproc
 1398              	.LFE174:
 1400              		.section	.text.nrf24l01p_set_rf_tx_output_power,"ax",%progbits
 1401              		.align	1
 1402              		.global	nrf24l01p_set_rf_tx_output_power
 1403              		.syntax unified
 1404              		.thumb
 1405              		.thumb_func
 1407              	nrf24l01p_set_rf_tx_output_power:
 1408              	.LVL127:
 1409              	.LFB175:
 343:../../CM7/Core/Src/nrf24l01p.c **** 
 344:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_set_rf_tx_output_power(output_power dBm)
 345:../../CM7/Core/Src/nrf24l01p.c **** {
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 32


 1410              		.loc 1 345 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		.loc 1 345 1 is_stmt 0 view .LVU252
 1415 0000 10B5     		push	{r4, lr}
 1416              	.LCFI43:
 1417              		.cfi_def_cfa_offset 8
 1418              		.cfi_offset 4, -8
 1419              		.cfi_offset 14, -4
 1420 0002 0446     		mov	r4, r0
 346:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xF9;
 1421              		.loc 1 346 5 is_stmt 1 view .LVU253
 1422              		.loc 1 346 28 is_stmt 0 view .LVU254
 1423 0004 0620     		movs	r0, #6
 1424              	.LVL128:
 1425              		.loc 1 346 28 view .LVU255
 1426 0006 FFF7FEFF 		bl	read_register
 1427              	.LVL129:
 1428              		.loc 1 346 13 view .LVU256
 1429 000a 00F0F901 		and	r1, r0, #249
 1430              	.LVL130:
 347:../../CM7/Core/Src/nrf24l01p.c ****     new_rf_setup |= (dBm << 1);
 1431              		.loc 1 347 5 is_stmt 1 view .LVU257
 1432              		.loc 1 347 18 is_stmt 0 view .LVU258
 1433 000e 41EA4401 		orr	r1, r1, r4, lsl #1
 1434              	.LVL131:
 348:../../CM7/Core/Src/nrf24l01p.c **** 
 349:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 1435              		.loc 1 349 5 is_stmt 1 view .LVU259
 1436 0012 C9B2     		uxtb	r1, r1
 1437              		.loc 1 349 5 is_stmt 0 view .LVU260
 1438 0014 0620     		movs	r0, #6
 1439 0016 FFF7FEFF 		bl	write_register
 1440              	.LVL132:
 350:../../CM7/Core/Src/nrf24l01p.c **** }
 1441              		.loc 1 350 1 view .LVU261
 1442 001a 10BD     		pop	{r4, pc}
 1443              		.loc 1 350 1 view .LVU262
 1444              		.cfi_endproc
 1445              	.LFE175:
 1447              		.section	.text.nrf24l01p_set_rf_air_data_rate,"ax",%progbits
 1448              		.align	1
 1449              		.global	nrf24l01p_set_rf_air_data_rate
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	nrf24l01p_set_rf_air_data_rate:
 1455              	.LVL133:
 1456              	.LFB176:
 351:../../CM7/Core/Src/nrf24l01p.c **** 
 352:../../CM7/Core/Src/nrf24l01p.c **** void nrf24l01p_set_rf_air_data_rate(air_data_rate bps)
 353:../../CM7/Core/Src/nrf24l01p.c **** {
 1457              		.loc 1 353 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 33


 1461              		.loc 1 353 1 is_stmt 0 view .LVU264
 1462 0000 10B5     		push	{r4, lr}
 1463              	.LCFI44:
 1464              		.cfi_def_cfa_offset 8
 1465              		.cfi_offset 4, -8
 1466              		.cfi_offset 14, -4
 1467 0002 0446     		mov	r4, r0
 354:../../CM7/Core/Src/nrf24l01p.c ****     // Set value to 0
 355:../../CM7/Core/Src/nrf24l01p.c ****     uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP) & 0xD7;
 1468              		.loc 1 355 5 is_stmt 1 view .LVU265
 1469              		.loc 1 355 28 is_stmt 0 view .LVU266
 1470 0004 0620     		movs	r0, #6
 1471              	.LVL134:
 1472              		.loc 1 355 28 view .LVU267
 1473 0006 FFF7FEFF 		bl	read_register
 1474              	.LVL135:
 1475              		.loc 1 355 13 view .LVU268
 1476 000a 00F0D701 		and	r1, r0, #215
 1477              	.LVL136:
 356:../../CM7/Core/Src/nrf24l01p.c ****     
 357:../../CM7/Core/Src/nrf24l01p.c ****     switch(bps)
 1478              		.loc 1 357 5 is_stmt 1 view .LVU269
 1479 000e 012C     		cmp	r4, #1
 1480 0010 05D0     		beq	.L95
 1481 0012 022C     		cmp	r4, #2
 1482 0014 06D0     		beq	.L96
 1483              	.L97:
 358:../../CM7/Core/Src/nrf24l01p.c ****     {
 359:../../CM7/Core/Src/nrf24l01p.c ****         case _1Mbps: 
 360:../../CM7/Core/Src/nrf24l01p.c ****             break;
 361:../../CM7/Core/Src/nrf24l01p.c ****         case _2Mbps: 
 362:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 3;
 363:../../CM7/Core/Src/nrf24l01p.c ****             break;
 364:../../CM7/Core/Src/nrf24l01p.c ****         case _250kbps:
 365:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 5;
 366:../../CM7/Core/Src/nrf24l01p.c ****             break;
 367:../../CM7/Core/Src/nrf24l01p.c ****     }
 368:../../CM7/Core/Src/nrf24l01p.c ****     write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 1484              		.loc 1 368 5 view .LVU270
 1485 0016 0620     		movs	r0, #6
 1486 0018 FFF7FEFF 		bl	write_register
 1487              	.LVL137:
 369:../../CM7/Core/Src/nrf24l01p.c **** }...
 1488              		.loc 1 369 1 is_stmt 0 view .LVU271
 1489 001c 10BD     		pop	{r4, pc}
 1490              	.LVL138:
 1491              	.L95:
 362:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 3;
 1492              		.loc 1 362 13 is_stmt 1 view .LVU272
 362:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 3;
 1493              		.loc 1 362 26 is_stmt 0 view .LVU273
 1494 001e 41F00801 		orr	r1, r1, #8
 1495              	.LVL139:
 363:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1496              		.loc 1 363 13 is_stmt 1 view .LVU274
 1497 0022 F8E7     		b	.L97
 1498              	.L96:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 34


 365:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 5;
 1499              		.loc 1 365 13 view .LVU275
 365:../../CM7/Core/Src/nrf24l01p.c ****             new_rf_setup |= 1 << 5;
 1500              		.loc 1 365 26 is_stmt 0 view .LVU276
 1501 0024 41F02001 		orr	r1, r1, #32
 1502              	.LVL140:
 366:../../CM7/Core/Src/nrf24l01p.c ****             break;
 1503              		.loc 1 366 13 is_stmt 1 view .LVU277
 1504 0028 F5E7     		b	.L97
 1505              		.cfi_endproc
 1506              	.LFE176:
 1508              		.section	.text.nrf24l01p_rx_init,"ax",%progbits
 1509              		.align	1
 1510              		.global	nrf24l01p_rx_init
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
 1515              	nrf24l01p_rx_init:
 1516              	.LVL141:
 1517              	.LFB150:
  64:../../CM7/Core/Src/nrf24l01p.c **** {
 1518              		.loc 1 64 1 view -0
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 0
 1521              		@ frame_needed = 0, uses_anonymous_args = 0
  64:../../CM7/Core/Src/nrf24l01p.c **** {
 1522              		.loc 1 64 1 is_stmt 0 view .LVU279
 1523 0000 38B5     		push	{r3, r4, r5, lr}
 1524              	.LCFI45:
 1525              		.cfi_def_cfa_offset 16
 1526              		.cfi_offset 3, -16
 1527              		.cfi_offset 4, -12
 1528              		.cfi_offset 5, -8
 1529              		.cfi_offset 14, -4
 1530 0002 0546     		mov	r5, r0
 1531 0004 0C46     		mov	r4, r1
  65:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_reset();
 1532              		.loc 1 65 5 is_stmt 1 view .LVU280
 1533 0006 FFF7FEFF 		bl	nrf24l01p_reset
 1534              	.LVL142:
  67:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_prx_mode();
 1535              		.loc 1 67 5 view .LVU281
 1536 000a FFF7FEFF 		bl	nrf24l01p_prx_mode
 1537              	.LVL143:
  68:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_power_up();
 1538              		.loc 1 68 5 view .LVU282
 1539 000e FFF7FEFF 		bl	nrf24l01p_power_up
 1540              	.LVL144:
  70:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_rx_set_payload_widths(NRF24L01P_PAYLOAD_LENGTH);
 1541              		.loc 1 70 5 view .LVU283
 1542 0012 0820     		movs	r0, #8
 1543 0014 FFF7FEFF 		bl	nrf24l01p_rx_set_payload_widths
 1544              	.LVL145:
  72:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_channel(MHz);
 1545              		.loc 1 72 5 view .LVU284
 1546 0018 2846     		mov	r0, r5
 1547 001a FFF7FEFF 		bl	nrf24l01p_set_rf_channel
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 35


 1548              	.LVL146:
  73:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_air_data_rate(bps);
 1549              		.loc 1 73 5 view .LVU285
 1550 001e 2046     		mov	r0, r4
 1551 0020 FFF7FEFF 		bl	nrf24l01p_set_rf_air_data_rate
 1552              	.LVL147:
  74:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_tx_output_power(_0dBm);
 1553              		.loc 1 74 5 view .LVU286
 1554 0024 0320     		movs	r0, #3
 1555 0026 FFF7FEFF 		bl	nrf24l01p_set_rf_tx_output_power
 1556              	.LVL148:
  76:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_crc_length(1);
 1557              		.loc 1 76 5 view .LVU287
 1558 002a 0120     		movs	r0, #1
 1559 002c FFF7FEFF 		bl	nrf24l01p_set_crc_length
 1560              	.LVL149:
  77:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_address_widths(5);
 1561              		.loc 1 77 5 view .LVU288
 1562 0030 0520     		movs	r0, #5
 1563 0032 FFF7FEFF 		bl	nrf24l01p_set_address_widths
 1564              	.LVL150:
  79:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_count(3);
 1565              		.loc 1 79 5 view .LVU289
 1566 0036 0320     		movs	r0, #3
 1567 0038 FFF7FEFF 		bl	nrf24l01p_auto_retransmit_count
 1568              	.LVL151:
  80:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_delay(250);
 1569              		.loc 1 80 5 view .LVU290
 1570 003c FA20     		movs	r0, #250
 1571 003e FFF7FEFF 		bl	nrf24l01p_auto_retransmit_delay
 1572              	.LVL152:
  82:../../CM7/Core/Src/nrf24l01p.c ****     ce_high();
 1573              		.loc 1 82 5 view .LVU291
 1574 0042 FFF7FEFF 		bl	ce_high
 1575              	.LVL153:
  83:../../CM7/Core/Src/nrf24l01p.c **** }
 1576              		.loc 1 83 1 is_stmt 0 view .LVU292
 1577 0046 38BD     		pop	{r3, r4, r5, pc}
 1578              		.cfi_endproc
 1579              	.LFE150:
 1581              		.section	.text.nrf24l01p_tx_init,"ax",%progbits
 1582              		.align	1
 1583              		.global	nrf24l01p_tx_init
 1584              		.syntax unified
 1585              		.thumb
 1586              		.thumb_func
 1588              	nrf24l01p_tx_init:
 1589              	.LVL154:
 1590              	.LFB151:
  86:../../CM7/Core/Src/nrf24l01p.c **** {
 1591              		.loc 1 86 1 is_stmt 1 view -0
 1592              		.cfi_startproc
 1593              		@ args = 0, pretend = 0, frame = 0
 1594              		@ frame_needed = 0, uses_anonymous_args = 0
  86:../../CM7/Core/Src/nrf24l01p.c **** {
 1595              		.loc 1 86 1 is_stmt 0 view .LVU294
 1596 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 36


 1597              	.LCFI46:
 1598              		.cfi_def_cfa_offset 16
 1599              		.cfi_offset 3, -16
 1600              		.cfi_offset 4, -12
 1601              		.cfi_offset 5, -8
 1602              		.cfi_offset 14, -4
 1603 0002 0546     		mov	r5, r0
 1604 0004 0C46     		mov	r4, r1
  87:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_reset();
 1605              		.loc 1 87 5 is_stmt 1 view .LVU295
 1606 0006 FFF7FEFF 		bl	nrf24l01p_reset
 1607              	.LVL155:
  89:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_ptx_mode();
 1608              		.loc 1 89 5 view .LVU296
 1609 000a FFF7FEFF 		bl	nrf24l01p_ptx_mode
 1610              	.LVL156:
  90:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_power_up();
 1611              		.loc 1 90 5 view .LVU297
 1612 000e FFF7FEFF 		bl	nrf24l01p_power_up
 1613              	.LVL157:
  92:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_channel(MHz);
 1614              		.loc 1 92 5 view .LVU298
 1615 0012 2846     		mov	r0, r5
 1616 0014 FFF7FEFF 		bl	nrf24l01p_set_rf_channel
 1617              	.LVL158:
  93:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_air_data_rate(bps);
 1618              		.loc 1 93 5 view .LVU299
 1619 0018 2046     		mov	r0, r4
 1620 001a FFF7FEFF 		bl	nrf24l01p_set_rf_air_data_rate
 1621              	.LVL159:
  94:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_rf_tx_output_power(_0dBm);
 1622              		.loc 1 94 5 view .LVU300
 1623 001e 0320     		movs	r0, #3
 1624 0020 FFF7FEFF 		bl	nrf24l01p_set_rf_tx_output_power
 1625              	.LVL160:
  96:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_crc_length(1);
 1626              		.loc 1 96 5 view .LVU301
 1627 0024 0120     		movs	r0, #1
 1628 0026 FFF7FEFF 		bl	nrf24l01p_set_crc_length
 1629              	.LVL161:
  97:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_set_address_widths(5);
 1630              		.loc 1 97 5 view .LVU302
 1631 002a 0520     		movs	r0, #5
 1632 002c FFF7FEFF 		bl	nrf24l01p_set_address_widths
 1633              	.LVL162:
  99:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_count(3);
 1634              		.loc 1 99 5 view .LVU303
 1635 0030 0320     		movs	r0, #3
 1636 0032 FFF7FEFF 		bl	nrf24l01p_auto_retransmit_count
 1637              	.LVL163:
 100:../../CM7/Core/Src/nrf24l01p.c ****     nrf24l01p_auto_retransmit_delay(250);
 1638              		.loc 1 100 5 view .LVU304
 1639 0036 FA20     		movs	r0, #250
 1640 0038 FFF7FEFF 		bl	nrf24l01p_auto_retransmit_delay
 1641              	.LVL164:
 102:../../CM7/Core/Src/nrf24l01p.c ****     ce_high();
 1642              		.loc 1 102 5 view .LVU305
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 37


 1643 003c FFF7FEFF 		bl	ce_high
 1644              	.LVL165:
 103:../../CM7/Core/Src/nrf24l01p.c **** }
 1645              		.loc 1 103 1 is_stmt 0 view .LVU306
 1646 0040 38BD     		pop	{r3, r4, r5, pc}
 1647              		.cfi_endproc
 1648              	.LFE151:
 1650              		.text
 1651              	.Letext0:
 1652              		.file 2 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1653              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1654              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 1655              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1656              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1657              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1658              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1659              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 1660              		.file 10 "../../CM7/Core/Inc/nrf24l01p.h"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 38


DEFINED SYMBOLS
                            *ABS*:00000000 nrf24l01p.c
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:20     .text.ce_high:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:25     .text.ce_high:00000000 ce_high
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:47     .text.ce_high:00000010 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:52     .text.cs_high:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:57     .text.cs_high:00000000 cs_high
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:79     .text.cs_high:00000010 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:84     .text.ce_low:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:89     .text.ce_low:00000000 ce_low
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:111    .text.ce_low:00000010 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:116    .text.cs_low:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:121    .text.cs_low:00000000 cs_low
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:143    .text.cs_low:00000010 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:148    .text.write_register:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:153    .text.write_register:00000000 write_register
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:214    .text.write_register:00000048 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:219    .text.read_register:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:224    .text.read_register:00000000 read_register
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:280    .text.read_register:00000040 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:285    .text.nrf24l01p_prx_mode:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:291    .text.nrf24l01p_prx_mode:00000000 nrf24l01p_prx_mode
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:323    .text.nrf24l01p_ptx_mode:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:329    .text.nrf24l01p_ptx_mode:00000000 nrf24l01p_ptx_mode
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:359    .text.nrf24l01p_read_rx_fifo:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:365    .text.nrf24l01p_read_rx_fifo:00000000 nrf24l01p_read_rx_fifo
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:425    .text.nrf24l01p_read_rx_fifo:00000040 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:430    .text.nrf24l01p_write_tx_fifo:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:436    .text.nrf24l01p_write_tx_fifo:00000000 nrf24l01p_write_tx_fifo
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:496    .text.nrf24l01p_write_tx_fifo:00000040 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:501    .text.nrf24l01p_tx_transmit:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:507    .text.nrf24l01p_tx_transmit:00000000 nrf24l01p_tx_transmit
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:529    .text.nrf24l01p_flush_rx_fifo:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:535    .text.nrf24l01p_flush_rx_fifo:00000000 nrf24l01p_flush_rx_fifo
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:577    .text.nrf24l01p_flush_rx_fifo:00000030 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:582    .text.nrf24l01p_flush_tx_fifo:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:588    .text.nrf24l01p_flush_tx_fifo:00000000 nrf24l01p_flush_tx_fifo
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:630    .text.nrf24l01p_flush_tx_fifo:00000030 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:635    .text.nrf24l01p_reset:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:641    .text.nrf24l01p_reset:00000000 nrf24l01p_reset
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:760    .text.nrf24l01p_get_status:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:766    .text.nrf24l01p_get_status:00000000 nrf24l01p_get_status
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:810    .text.nrf24l01p_get_status:00000034 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:815    .text.nrf24l01p_get_fifo_status:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:821    .text.nrf24l01p_get_fifo_status:00000000 nrf24l01p_get_fifo_status
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:843    .text.nrf24l01p_rx_set_payload_widths:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:849    .text.nrf24l01p_rx_set_payload_widths:00000000 nrf24l01p_rx_set_payload_widths
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:875    .text.nrf24l01p_clear_rx_dr:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:881    .text.nrf24l01p_clear_rx_dr:00000000 nrf24l01p_clear_rx_dr
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:912    .text.nrf24l01p_rx_receive:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:918    .text.nrf24l01p_rx_receive:00000000 nrf24l01p_rx_receive
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:947    .text.nrf24l01p_rx_receive:00000018 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:952    .text.nrf24l01p_clear_tx_ds:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:958    .text.nrf24l01p_clear_tx_ds:00000000 nrf24l01p_clear_tx_ds
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:989    .text.nrf24l01p_clear_max_rt:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:995    .text.nrf24l01p_clear_max_rt:00000000 nrf24l01p_clear_max_rt
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1026   .text.nrf24l01p_tx_irq:00000000 $t
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s 			page 39


/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1032   .text.nrf24l01p_tx_irq:00000000 nrf24l01p_tx_irq
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1083   .text.nrf24l01p_tx_irq:00000030 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1088   .text.nrf24l01p_power_up:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1094   .text.nrf24l01p_power_up:00000000 nrf24l01p_power_up
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1126   .text.nrf24l01p_power_down:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1132   .text.nrf24l01p_power_down:00000000 nrf24l01p_power_down
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1162   .text.nrf24l01p_set_crc_length:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1168   .text.nrf24l01p_set_crc_length:00000000 nrf24l01p_set_crc_length
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1225   .text.nrf24l01p_set_address_widths:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1231   .text.nrf24l01p_set_address_widths:00000000 nrf24l01p_set_address_widths
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1258   .text.nrf24l01p_auto_retransmit_count:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1264   .text.nrf24l01p_auto_retransmit_count:00000000 nrf24l01p_auto_retransmit_count
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1304   .text.nrf24l01p_auto_retransmit_delay:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1310   .text.nrf24l01p_auto_retransmit_delay:00000000 nrf24l01p_auto_retransmit_delay
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1358   .text.nrf24l01p_auto_retransmit_delay:00000028 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1363   .text.nrf24l01p_set_rf_channel:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1369   .text.nrf24l01p_set_rf_channel:00000000 nrf24l01p_set_rf_channel
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1401   .text.nrf24l01p_set_rf_tx_output_power:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1407   .text.nrf24l01p_set_rf_tx_output_power:00000000 nrf24l01p_set_rf_tx_output_power
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1448   .text.nrf24l01p_set_rf_air_data_rate:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1454   .text.nrf24l01p_set_rf_air_data_rate:00000000 nrf24l01p_set_rf_air_data_rate
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1509   .text.nrf24l01p_rx_init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1515   .text.nrf24l01p_rx_init:00000000 nrf24l01p_rx_init
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1582   .text.nrf24l01p_tx_init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccEh9Zcp.s:1588   .text.nrf24l01p_tx_init:00000000 nrf24l01p_tx_init

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_TransmitReceive
HAL_SPI_Transmit
hspi1
HAL_SPI_Receive
HAL_GPIO_TogglePin
