Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_22-06-40/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092186    0.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012930    0.187599    0.761791    0.853978 v _668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.187599    0.000011    0.853989 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004874    0.290063    0.212015    1.066004 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _127_ (net)
                      0.290063    0.000014    1.066018 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003460    0.165390    0.138980    1.204999 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.165390    0.000006    1.205005 v _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.205005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092186    0.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342186   clock uncertainty
                                  0.000000    0.342186   clock reconvergence pessimism
                                  0.138853    0.481040   library hold time
                                              0.481040   data required time
---------------------------------------------------------------------------------------------
                                              0.481040   data required time
                                             -1.205005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723965   slack (MET)


Startpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092200    0.092200 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092200 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012280    0.181905    0.757407    0.849607 v _666_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.181905    0.000052    0.849659 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004244    0.237846    0.194935    1.044594 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _124_ (net)
                      0.237846    0.000003    1.044597 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003307    0.184647    0.169166    1.213762 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.184647    0.000004    1.213766 v _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.213766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092200    0.092200 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092200 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342200   clock uncertainty
                                  0.000000    0.342200   clock reconvergence pessimism
                                  0.135183    0.477383   library hold time
                                              0.477383   data required time
---------------------------------------------------------------------------------------------
                                              0.477383   data required time
                                             -1.213766   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736383   slack (MET)


Startpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092224    0.092224 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092224 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.024128    0.473436    1.085970    1.178194 ^ _664_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.473436    0.000016    1.178211 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003433    0.176585    0.117730    1.295940 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.176585    0.000006    1.295947 v _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.295947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092224    0.092224 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092224 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342224   clock uncertainty
                                  0.000000    0.342224   clock reconvergence pessimism
                                  0.136720    0.478944   library hold time
                                              0.478944   data required time
---------------------------------------------------------------------------------------------
                                              0.478944   data required time
                                             -1.295947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.817003   slack (MET)


Startpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092225    0.092225 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092225 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019833    0.248215    0.808027    0.900252 v _665_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.248215    0.000014    0.900266 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004568    0.271799    0.268598    1.168864 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _122_ (net)
                      0.271799    0.000007    1.168871 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.161110    0.135728    1.304599 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.161110    0.000006    1.304605 v _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.304605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092225    0.092225 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092225 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342225   clock uncertainty
                                  0.000000    0.342225   clock reconvergence pessimism
                                  0.139669    0.481894   library hold time
                                              0.481894   data required time
---------------------------------------------------------------------------------------------
                                              0.481894   data required time
                                             -1.304605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822711   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092135    0.092135 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092135 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.013330    0.185384    0.764447    0.856582 v _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.185384    0.000061    0.856643 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003014    0.147275    0.376861    1.233504 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _126_ (net)
                      0.147275    0.000002    1.233506 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003195    0.114517    0.338888    1.572395 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.114517    0.000003    1.572397 v _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.572397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092135    0.092135 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092135 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342135   clock uncertainty
                                  0.000000    0.342135   clock reconvergence pessimism
                                  0.149723    0.491857   library hold time
                                              0.491857   data required time
---------------------------------------------------------------------------------------------
                                              0.491857   data required time
                                             -1.572397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.080540   slack (MET)


Startpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092246    0.092246 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092246 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004582    0.170762    0.891290    0.983537 ^ _671_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.170762    0.000007    0.983544 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006308    0.171752    0.151782    1.135326 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _118_ (net)
                      0.171752    0.000035    1.135361 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012474    0.378356    0.272890    1.408251 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _119_ (net)
                      0.378356    0.000031    1.408282 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003008    0.154708    0.109743    1.518026 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.154708    0.000003    1.518028 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003568    0.104097    0.264519    1.782547 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.104097    0.000008    1.782555 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.782555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342146   clock uncertainty
                                  0.000000    0.342146   clock reconvergence pessimism
                                  0.152124    0.494270   library hold time
                                              0.494270   data required time
---------------------------------------------------------------------------------------------
                                              0.494270   data required time
                                             -1.782555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.288285   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.744942    7.744942 ^ rst_n (in)
                                                         rst_n (net)
                      6.474719    0.000000    7.744942 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.744942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342146   clock uncertainty
                                  0.000000    0.342146   clock reconvergence pessimism
                                  0.575050    0.917195   library removal time
                                              0.917195   data required time
---------------------------------------------------------------------------------------------
                                              0.917195   data required time
                                             -7.744942   data arrival time
---------------------------------------------------------------------------------------------
                                              6.827746   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745361    7.745361 ^ rst_n (in)
                                                         rst_n (net)
                      6.474722    0.000000    7.745361 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092135    0.092135 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092135 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342135   clock uncertainty
                                  0.000000    0.342135   clock reconvergence pessimism
                                  0.575050    0.917184   library removal time
                                              0.917184   data required time
---------------------------------------------------------------------------------------------
                                              0.917184   data required time
                                             -7.745361   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828176   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745487    7.745487 ^ rst_n (in)
                                                         rst_n (net)
                      6.474723    0.000000    7.745487 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745487   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092200    0.092200 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092200 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342200   clock uncertainty
                                  0.000000    0.342200   clock reconvergence pessimism
                                  0.575050    0.917250   library removal time
                                              0.917250   data required time
---------------------------------------------------------------------------------------------
                                              0.917250   data required time
                                             -7.745487   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828237   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745580    7.745580 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745580 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092246    0.092246 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092246 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342247   clock uncertainty
                                  0.000000    0.342247   clock reconvergence pessimism
                                  0.575050    0.917296   library removal time
                                              0.917296   data required time
---------------------------------------------------------------------------------------------
                                              0.917296   data required time
                                             -7.745580   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828284   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745616    7.745616 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745616 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092263    0.092263 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092263 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342263   clock uncertainty
                                  0.000000    0.342263   clock reconvergence pessimism
                                  0.575050    0.917313   library removal time
                                              0.917313   data required time
---------------------------------------------------------------------------------------------
                                              0.917313   data required time
                                             -7.745616   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828303   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745609    7.745609 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745609 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092260    0.092260 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092260 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342260   clock uncertainty
                                  0.000000    0.342260   clock reconvergence pessimism
                                  0.575050    0.917310   library removal time
                                              0.917310   data required time
---------------------------------------------------------------------------------------------
                                              0.917310   data required time
                                             -7.745609   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828299   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745881    7.745881 ^ rst_n (in)
                                                         rst_n (net)
                      6.474726    0.000000    7.745881 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092186    0.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342186   clock uncertainty
                                  0.000000    0.342186   clock reconvergence pessimism
                                  0.575050    0.917236   library removal time
                                              0.917236   data required time
---------------------------------------------------------------------------------------------
                                              0.917236   data required time
                                             -7.745881   data arrival time
---------------------------------------------------------------------------------------------
                                              6.828644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746489    7.746489 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746489 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746489   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092225    0.092225 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092225 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342225   clock uncertainty
                                  0.000000    0.342225   clock reconvergence pessimism
                                  0.575050    0.917275   library removal time
                                              0.917275   data required time
---------------------------------------------------------------------------------------------
                                              0.917275   data required time
                                             -7.746489   data arrival time
---------------------------------------------------------------------------------------------
                                              6.829214   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746531    7.746531 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746531 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092224    0.092224 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000    0.092224 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.250000    0.342224   clock uncertainty
                                  0.000000    0.342224   clock reconvergence pessimism
                                  0.575050    0.917274   library removal time
                                              0.917274   data required time
---------------------------------------------------------------------------------------------
                                              0.917274   data required time
                                             -7.746531   data arrival time
---------------------------------------------------------------------------------------------
                                              6.829257   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746531    7.746531 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746531 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746531   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746531   data arrival time
---------------------------------------------------------------------------------------------
                                              9.947973   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746489    7.746489 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746489 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746489   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746489   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948015   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745881    7.745881 ^ rst_n (in)
                                                         rst_n (net)
                      6.474726    0.000000    7.745881 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745881   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092186   20.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842188   clock uncertainty
                                  0.000000   19.842188   clock reconvergence pessimism
                                 -2.147719   17.694469   library recovery time
                                             17.694469   data required time
---------------------------------------------------------------------------------------------
                                             17.694469   data required time
                                             -7.745881   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948588   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745616    7.745616 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745616 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745616   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092264   20.092264 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092264 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842266   clock uncertainty
                                  0.000000   19.842266   clock reconvergence pessimism
                                 -2.147718   17.694548   library recovery time
                                             17.694548   data required time
---------------------------------------------------------------------------------------------
                                             17.694548   data required time
                                             -7.745616   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948931   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745609    7.745609 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745609 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745609   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092260   20.092260 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092260 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842262   clock uncertainty
                                  0.000000   19.842262   clock reconvergence pessimism
                                 -2.147718   17.694544   library recovery time
                                             17.694544   data required time
---------------------------------------------------------------------------------------------
                                             17.694544   data required time
                                             -7.745609   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948935   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745580    7.745580 ^ rst_n (in)
                                                         rst_n (net)
                      6.474724    0.000000    7.745580 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745580   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092246   20.092247 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092247 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842247   clock uncertainty
                                  0.000000   19.842247   clock reconvergence pessimism
                                 -2.147718   17.694529   library recovery time
                                             17.694529   data required time
---------------------------------------------------------------------------------------------
                                             17.694529   data required time
                                             -7.745580   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948949   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745487    7.745487 ^ rst_n (in)
                                                         rst_n (net)
                      6.474723    0.000000    7.745487 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745487   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -2.147718   17.694483   library recovery time
                                             17.694483   data required time
---------------------------------------------------------------------------------------------
                                             17.694483   data required time
                                             -7.745487   data arrival time
---------------------------------------------------------------------------------------------
                                              9.948996   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.745361    7.745361 ^ rst_n (in)
                                                         rst_n (net)
                      6.474722    0.000000    7.745361 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.745361   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092134   20.092134 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092134 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842136   clock uncertainty
                                  0.000000   19.842136   clock reconvergence pessimism
                                 -2.147717   17.694418   library recovery time
                                             17.694418   data required time
---------------------------------------------------------------------------------------------
                                             17.694418   data required time
                                             -7.745361   data arrival time
---------------------------------------------------------------------------------------------
                                              9.949058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.744942    7.744942 ^ rst_n (in)
                                                         rst_n (net)
                      6.474719    0.000000    7.744942 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.744942   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -2.147716   17.694429   library recovery time
                                             17.694429   data required time
---------------------------------------------------------------------------------------------
                                             17.694429   data required time
                                             -7.744942   data arrival time
---------------------------------------------------------------------------------------------
                                              9.949488   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000013    4.379998 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003307    0.364964    0.275544    4.655541 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.364964    0.000004    4.655545 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655545   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -0.331772   19.510429   library setup time
                                             19.510429   data required time
---------------------------------------------------------------------------------------------
                                             19.510429   data required time
                                             -4.655545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854884   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _668_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000051    4.380035 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003460    0.246921    0.221957    4.601993 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.246921    0.000006    4.601999 ^ _668_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.601999   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092186   20.092186 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092186 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842188   clock uncertainty
                                  0.000000   19.842188   clock reconvergence pessimism
                                 -0.309244   19.532944   library setup time
                                             19.532944   data required time
---------------------------------------------------------------------------------------------
                                             19.532944   data required time
                                             -4.601999   data arrival time
---------------------------------------------------------------------------------------------
                                             14.930944   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000072    4.380056 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003394    0.245185    0.220769    4.600826 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.245185    0.000006    4.600832 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.600832   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -0.308876   19.533352   library setup time
                                             19.533352   data required time
---------------------------------------------------------------------------------------------
                                             19.533352   data required time
                                             -4.600832   data arrival time
---------------------------------------------------------------------------------------------
                                             14.932520   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000073    4.380057 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003433    0.249725    0.213127    4.593184 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.249725    0.000007    4.593191 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.593191   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -0.309840   19.532387   library setup time
                                             19.532387   data required time
---------------------------------------------------------------------------------------------
                                             19.532387   data required time
                                             -4.593191   data arrival time
---------------------------------------------------------------------------------------------
                                             14.939197   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116885    4.116885 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116885 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003195    0.176087    0.446073    4.562958 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.176087    0.000003    4.562961 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.562961   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092134   20.092134 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092134 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842136   clock uncertainty
                                  0.000000   19.842136   clock reconvergence pessimism
                                 -0.294204   19.547932   library setup time
                                             19.547932   data required time
---------------------------------------------------------------------------------------------
                                             19.547932   data required time
                                             -4.562961   data arrival time
---------------------------------------------------------------------------------------------
                                             14.984970   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.037483    0.185715    0.092146    0.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000    0.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    81    0.337874    5.475235    4.000439    4.092584 ^ _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      5.475235    0.000851    4.093435 ^ _413_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003008    0.658175    0.119190    4.212626 ^ _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _160_ (net)
                      0.658175    0.000003    4.212628 ^ _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003568    0.143797    0.310369    4.522997 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _021_ (net)
                      0.143797    0.000008    4.523005 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.523005   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092145   20.092146 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092146 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842146   clock uncertainty
                                  0.000000   19.842146   clock reconvergence pessimism
                                 -0.287352   19.554794   library setup time
                                             19.554794   data required time
---------------------------------------------------------------------------------------------
                                             19.554794   data required time
                                             -4.523005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031788   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    60    0.401645    6.474694    3.746531    7.746531 ^ rst_n (in)
                                                         rst_n (net)
                      6.474731    0.000000    7.746531 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.746531   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092225   20.092226 ^ clk (in)
                                                         clk (net)
                      0.185716    0.000000   20.092226 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842226   clock uncertainty
                                  0.000000   19.842226   clock reconvergence pessimism
                                 -2.147721   17.694504   library recovery time
                                             17.694504   data required time
---------------------------------------------------------------------------------------------
                                             17.694504   data required time
                                             -7.746531   data arrival time
---------------------------------------------------------------------------------------------
                                              9.947973   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     3    0.012125    0.250489    0.116884    4.116884 ^ ena (in)
                                                         ena (net)
                      0.250489    0.000000    4.116884 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.019824    0.356713    0.263101    4.379984 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _121_ (net)
                      0.356713    0.000013    4.379998 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003307    0.364964    0.275544    4.655541 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.364964    0.000004    4.655545 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.655545   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     9    0.037483    0.185715    0.092200   20.092201 ^ clk (in)
                                                         clk (net)
                      0.185715    0.000000   20.092201 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.842201   clock uncertainty
                                  0.000000   19.842201   clock reconvergence pessimism
                                 -0.331772   19.510429   library setup time
                                             19.510429   data required time
---------------------------------------------------------------------------------------------
                                             19.510429   data required time
                                             -4.655545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854884   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_441_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_443_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_446_/C                                 3.000000    6.474754   -3.474754 (VIOLATED)
_447_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_420_/A1                                3.000000    6.474750   -3.474750 (VIOLATED)
_423_/A1                                3.000000    6.474750   -3.474750 (VIOLATED)
_424_/B                                 3.000000    6.474752   -3.474752 (VIOLATED)
_426_/B                                 3.000000    6.474753   -3.474753 (VIOLATED)
_430_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_432_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_434_/B                                 3.000000    6.474754   -3.474754 (VIOLATED)
_437_/C                                 3.000000    6.474754   -3.474754 (VIOLATED)
_439_/B                                 3.000000    6.474755   -3.474755 (VIOLATED)
_715_/RN                                3.000000    6.474753   -3.474753 (VIOLATED)
_716_/RN                                3.000000    6.474753   -3.474753 (VIOLATED)
_717_/RN                                3.000000    6.474752   -3.474753 (VIOLATED)
_718_/RN                                3.000000    6.474752   -3.474752 (VIOLATED)
_641_/A1                                3.000000    6.474748   -3.474748 (VIOLATED)
_706_/SETN                              3.000000    6.474747   -3.474747 (VIOLATED)
_719_/RN                                3.000000    6.474750   -3.474750 (VIOLATED)
_720_/RN                                3.000000    6.474749   -3.474749 (VIOLATED)
_412_/C                                 3.000000    6.474744   -3.474745 (VIOLATED)
_676_/RN                                3.000000    6.474744   -3.474744 (VIOLATED)
_707_/RN                                3.000000    6.474745   -3.474746 (VIOLATED)
_708_/RN                                3.000000    6.474743   -3.474743 (VIOLATED)
_702_/RN                                3.000000    6.474739   -3.474739 (VIOLATED)
_709_/SETN                              3.000000    6.474741   -3.474741 (VIOLATED)
_703_/RN                                3.000000    6.474737   -3.474737 (VIOLATED)
_704_/SETN                              3.000000    6.474738   -3.474738 (VIOLATED)
_705_/SETN                              3.000000    6.474739   -3.474739 (VIOLATED)
_710_/SETN                              3.000000    6.474739   -3.474739 (VIOLATED)
_711_/RN                                3.000000    6.474737   -3.474737 (VIOLATED)
_721_/RN                                3.000000    6.474739   -3.474739 (VIOLATED)
_722_/RN                                3.000000    6.474740   -3.474740 (VIOLATED)
_664_/RN                                3.000000    6.474731   -3.474732 (VIOLATED)
_665_/RN                                3.000000    6.474731   -3.474731 (VIOLATED)
_701_/RN                                3.000000    6.474732   -3.474733 (VIOLATED)
_398_/A2                                3.000000    6.474726   -3.474726 (VIOLATED)
_608_/A2                                3.000000    6.474729   -3.474729 (VIOLATED)
_670_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_671_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_581_/A1                                3.000000    6.474720   -3.474721 (VIOLATED)
_666_/RN                                3.000000    6.474723   -3.474723 (VIOLATED)
_668_/RN                                3.000000    6.474726   -3.474726 (VIOLATED)
_699_/SETN                              3.000000    6.474728   -3.474728 (VIOLATED)
_700_/RN                                3.000000    6.474728   -3.474728 (VIOLATED)
_712_/SETN                              3.000000    6.474729   -3.474729 (VIOLATED)
_648_/RN                                3.000000    6.474719   -3.474719 (VIOLATED)
_667_/RN                                3.000000    6.474722   -3.474722 (VIOLATED)
_669_/RN                                3.000000    6.474724   -3.474724 (VIOLATED)
_698_/D                                 3.000000    6.474723   -3.474723 (VIOLATED)
_341_/I                                 3.000000    6.474715   -3.474715 (VIOLATED)
_397_/A2                                3.000000    6.474718   -3.474718 (VIOLATED)
_591_/C                                 3.000000    6.474716   -3.474716 (VIOLATED)
_622_/B                                 3.000000    6.474714   -3.474714 (VIOLATED)
rst_n                                   3.000000    6.474694   -3.474694 (VIOLATED)
_619_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_628_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_631_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_634_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_637_/B                                 3.000000    6.474694   -3.474694 (VIOLATED)
_653_/CLK                               3.000000    5.475280   -2.475281 (VIOLATED)
_654_/CLK                               3.000000    5.475280   -2.475281 (VIOLATED)
_672_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_673_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_674_/CLK                               3.000000    5.475281   -2.475281 (VIOLATED)
_656_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_657_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_658_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_659_/CLK                               3.000000    5.475278   -2.475279 (VIOLATED)
_660_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_661_/CLK                               3.000000    5.475278   -2.475278 (VIOLATED)
_649_/CLK                               3.000000    5.475275   -2.475275 (VIOLATED)
_650_/CLK                               3.000000    5.475275   -2.475275 (VIOLATED)
_651_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_652_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_655_/CLK                               3.000000    5.475279   -2.475280 (VIOLATED)
_715_/CLK                               3.000000    5.475280   -2.475280 (VIOLATED)
_716_/CLK                               3.000000    5.475280   -2.475280 (VIOLATED)
_676_/CLK                               3.000000    5.475276   -2.475276 (VIOLATED)
_722_/CLK                               3.000000    5.475277   -2.475277 (VIOLATED)
_643_/CLK                               3.000000    5.475272   -2.475272 (VIOLATED)
_647_/CLK                               3.000000    5.475274   -2.475274 (VIOLATED)
_731_/CLK                               3.000000    5.475276   -2.475276 (VIOLATED)
_689_/CLK                               3.000000    5.475273   -2.475273 (VIOLATED)
_644_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_690_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_702_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_705_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_706_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_717_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_718_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_719_/CLK                               3.000000    5.475271   -2.475271 (VIOLATED)
_720_/CLK                               3.000000    5.475270   -2.475270 (VIOLATED)
_721_/CLK                               3.000000    5.475269   -2.475269 (VIOLATED)
_645_/CLK                               3.000000    5.475266   -2.475266 (VIOLATED)
_701_/CLK                               3.000000    5.475266   -2.475266 (VIOLATED)
_703_/CLK                               3.000000    5.475267   -2.475267 (VIOLATED)
_704_/CLK                               3.000000    5.475267   -2.475268 (VIOLATED)
_646_/CLK                               3.000000    5.475263   -2.475263 (VIOLATED)
_662_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_663_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_675_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_683_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_684_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_685_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_686_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_687_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_707_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_688_/CLK                               3.000000    5.475255   -2.475256 (VIOLATED)
_691_/CLK                               3.000000    5.475255   -2.475256 (VIOLATED)
_708_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_709_/CLK                               3.000000    5.475258   -2.475258 (VIOLATED)
_692_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_694_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_710_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_711_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_712_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_713_/CLK                               3.000000    5.475257   -2.475257 (VIOLATED)
_677_/CLK                               3.000000    5.475254   -2.475254 (VIOLATED)
_693_/CLK                               3.000000    5.475254   -2.475254 (VIOLATED)
_698_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_699_/CLK                               3.000000    5.475256   -2.475256 (VIOLATED)
_700_/CLK                               3.000000    5.475255   -2.475255 (VIOLATED)
_695_/CLK                               3.000000    5.475252   -2.475252 (VIOLATED)
_696_/CLK                               3.000000    5.475253   -2.475253 (VIOLATED)
_413_/A1                                3.000000    5.475235   -2.475235 (VIOLATED)
_648_/Q                                 3.000000    5.475235   -2.475235 (VIOLATED)
_678_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_679_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_680_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_681_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_682_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_697_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_714_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_723_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_724_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_725_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_726_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_727_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_728_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_729_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)
_730_/CLK                               3.000000    5.475235   -2.475235 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_648_/Q                                  10     81    -71 (VIOLATED)
rst_n                                    10     60    -50 (VIOLATED)
_647_/Q                                  10     16     -6 (VIOLATED)
_396_/ZN                                 10     13     -3 (VIOLATED)
_672_/Q                                  10     12     -2 (VIOLATED)
_674_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.401645   -0.201645 (VIOLATED)
_648_/Q                                 0.200000    0.337874   -0.137874 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 143
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 143
max fanout violation count 6
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 6
max cap violation count 2
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _646_/CLK
  _647_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _643_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.313531e-03 3.774572e-04 3.438532e-08 1.691022e-03  90.5%
Combinational        1.333119e-04 4.452878e-05 3.733076e-08 1.778780e-04   9.5%
Clock                0.000000e+00 0.000000e+00 1.125000e-08 1.125000e-08   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.446842e-03 4.219859e-04 8.296626e-08 1.868911e-03 100.0%
                            77.4%        22.6%         0.0%
Writing metric power__internal__total: 0.001446842448785901
Writing metric power__switching__total: 0.00042198592564091086
Writing metric power__leakage__total: 8.296625964021587e-8
Writing metric power__total: 0.0018689114367589355

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: -0.25009023337887837
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.092135 source latency _667_/CLK ^
-0.092225 target latency _665_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250090 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 0.250128452807582
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.092263 source latency _669_/CLK ^
-0.092135 target latency _667_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250128 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.7239651305583457
nom_tt_025C_5v00: 0.7239651305583457
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 9.947973393282417
nom_tt_025C_5v00: 9.947973393282417
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.723965
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 15.031788
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.092135         network latency _667_/CLK
        4.101705 network latency _674_/CLK
---------------
0.092135 4.101705 latency
        4.009570 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.782681         network latency _726_/CLK
        2.788719 network latency _674_/CLK
---------------
2.782681 2.788719 latency
        0.006037 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.056432         network latency _667_/CLK
        0.056561 network latency _669_/CLK
---------------
0.056432 0.056561 latency
        0.000129 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 4.97 fmax = 201.28
%OL_END_REPORT
