	-- componentes_ula.vhd
	library ieee;
	use ieee.std_logic_1164.all;


	package componentes_ula_package is

		 -- fulladder: Somador completo de 1 bit, utilizado para montar o somador de 4 bits
		 component fulladder is
		 port (
			  a, b, cin : in std_logic;
			  sum, cout : out std_logic
		 );
		 end component;

		 --  adder4: Somador de 4 bits baseado em ripple carry, usado para operaÃ§Ãµes de add e sub
		 component adder4 is
		 port (
			  a, b : in std_logic_vector(3 downto 0);
			  cin : in std_logic;
			  sum : out std_logic_vector(3 downto 0);
			  cout, overflow : out std_logic
		 );
		 end component;

		 -- multi2x2: Multiplicador de 2 bits, multiplica os dois bits menos significativos de a e b
		 component multi2x2 is
		 port (
			  a, b : in std_logic_vector(1 downto 0);
			  result : out std_logic_vector(3 downto 0)
		 );
		 end component;

		 -- comparator4: Comparador de 4 bits, que retorna se A = B, A > B ou A < B.

		 component comparator4 is
		 port (
			  a, b : in std_logic_vector(3 downto 0);
			  equ, grt, lst : out std_logic
		 );
		 end component;

	end package componentes_ula_package;