

================================================================
== Vitis HLS Report for 'paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1'
================================================================
* Date:           Sat Jun 21 16:57:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Fl-pailler_fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     167|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    132|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_94_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_173                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_93                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_88_p2               |      icmp|   0|  0|  17|          31|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          69|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_return                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|   31|         62|
    |data_in_TDATA_blk_n               |   9|          2|    1|          2|
    |data_out_TDATA_blk_n              |   9|          2|    1|          2|
    |i_fu_44                           |   9|          2|   31|         62|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   67|        134|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_return_preg                    |    1|   0|    1|          0|
    |d_last_V_reg_129                  |    1|   0|    1|          0|
    |data_in_read_reg_124              |  128|   0|  128|          0|
    |i_fu_44                           |   31|   0|   31|          0|
    |icmp_ln178_reg_120                |    1|   0|    1|          0|
    |merge_reg_67                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  167|   0|  167|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|ap_return        |  out|    1|  ap_ctrl_hs|  paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1|  return value|
|data_in_TVALID   |   in|    1|        axis|                                       data_in|       pointer|
|data_in_TDATA    |   in|  128|        axis|                                       data_in|       pointer|
|data_in_TREADY   |  out|    1|        axis|                                       data_in|       pointer|
|data_out_TREADY  |   in|    1|        axis|                                      data_out|       pointer|
|data_out_TDATA   |  out|  128|        axis|                                      data_out|       pointer|
|data_out_TVALID  |  out|    1|        axis|                                      data_out|       pointer|
|num_samples      |   in|   31|     ap_none|                                   num_samples|        scalar|
+-----------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_samples_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %num_samples"   --->   Operation 6 'read' 'num_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/paillier_hls.cpp:178]   --->   Operation 11 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%icmp_ln178 = icmp_ult  i31 %i_load, i31 %num_samples_read" [src/paillier_hls.cpp:178]   --->   Operation 12 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.52ns)   --->   "%add_ln178 = add i31 %i_load, i31 1" [src/paillier_hls.cpp:178]   --->   Operation 13 'add' 'add_ln178' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.cond.cleanup.loopexit.exitStub, void %for.body.split" [src/paillier_hls.cpp:178]   --->   Operation 14 'br' 'br_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %data_in" [src/paillier_hls.cpp:180]   --->   Operation 15 'read' 'data_in_read' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %data_in_read, i128 64" [src/paillier_hls.cpp:180]   --->   Operation 16 'bitselect' 'd_last_V' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln180 = br i1 %d_last_V, void %for.inc, void %for.cond.cleanup.loopexit.exitStub" [src/paillier_hls.cpp:180]   --->   Operation 17 'br' 'br_ln180' <Predicate = (icmp_ln178)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln178 = store i31 %add_ln178, i31 %i" [src/paillier_hls.cpp:178]   --->   Operation 18 'store' 'store_ln178' <Predicate = (icmp_ln178 & !d_last_V)> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body" [src/paillier_hls.cpp:178]   --->   Operation 19 'br' 'br_ln178' <Predicate = (icmp_ln178 & !d_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln179 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/paillier_hls.cpp:179]   --->   Operation 20 'specpipeline' 'specpipeline_ln179' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/paillier_hls.cpp:178]   --->   Operation 21 'specloopname' 'specloopname_ln178' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %data_out, i128 %data_in_read" [src/paillier_hls.cpp:181]   --->   Operation 22 'write' 'write_ln181' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body, i1 0, void %for.body.split"   --->   Operation 23 'phi' 'merge' <Predicate = (d_last_V) | (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (d_last_V) | (!icmp_ln178)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 010]
num_samples_read   (read         ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
i_load             (load         ) [ 000]
icmp_ln178         (icmp         ) [ 011]
add_ln178          (add          ) [ 000]
br_ln178           (br           ) [ 011]
data_in_read       (read         ) [ 011]
d_last_V           (bitselect    ) [ 011]
br_ln180           (br           ) [ 011]
store_ln178        (store        ) [ 000]
br_ln178           (br           ) [ 000]
specpipeline_ln179 (specpipeline ) [ 000]
specloopname_ln178 (specloopname ) [ 000]
write_ln181        (write        ) [ 000]
merge              (phi          ) [ 011]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_samples"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="num_samples_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="31" slack="0"/>
<pin id="50" dir="0" index="1" bw="31" slack="0"/>
<pin id="51" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_samples_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_in_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="128" slack="0"/>
<pin id="56" dir="0" index="1" bw="128" slack="0"/>
<pin id="57" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln181_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="0" index="2" bw="128" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln181/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="merge_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="merge_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="31" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="0"/>
<pin id="87" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln178_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln178_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="d_last_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_last_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln178_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="icmp_ln178_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

<comp id="124" class="1005" name="data_in_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="1"/>
<pin id="126" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="d_last_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="d_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="40" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="67" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="67" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="48" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="54" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="94" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="44" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="88" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="132"><net_src comp="100" pin="3"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in | {}
	Port: data_out | {2 }
 - Input state : 
	Port: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 : num_samples | {1 }
	Port: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 : data_in | {1 }
	Port: paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1 : data_out | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		icmp_ln178 : 2
		add_ln178 : 2
		br_ln178 : 3
		br_ln180 : 1
		store_ln178 : 3
	State 2
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln178_fu_94       |    0    |    38   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln178_fu_88      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|   read   | num_samples_read_read_fu_48 |    0    |    0    |
|          |   data_in_read_read_fu_54   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln181_write_fu_60   |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|       d_last_V_fu_100       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    55   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  d_last_V_reg_129  |    1   |
|data_in_read_reg_124|   128  |
|      i_reg_113     |   31   |
| icmp_ln178_reg_120 |    1   |
|    merge_reg_67    |    1   |
+--------------------+--------+
|        Total       |   162  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  |
|--------------|------|------|------|--------||---------|
| merge_reg_67 |  p0  |   2  |   1  |    2   |
|--------------|------|------|------|--------||---------|
|     Total    |      |      |      |    2   ||  1.588  |
|--------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   162  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   162  |   55   |
+-----------+--------+--------+--------+
