

================================================================
== Vitis HLS Report for 'compute_scores_source'
================================================================
* Date:           Sat Dec 11 19:30:51 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      947|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|        0|      592|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|     2148|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    49|     2148|     1721|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_28s_28s_46_1_1_U910  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U911  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U912  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U913  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U914  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U915  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U916  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U917  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U918  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U919  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U920  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U921  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U922  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U923  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U924  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mul_28s_28s_46_1_1_U925  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|  48|  0| 592|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_8ns_10ns_10_4_1_U926  |mac_muladd_3ns_8ns_10ns_10_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_715_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln1245_78_fu_818_p2   |         +|   0|  0|  53|          46|          46|
    |add_ln1245_79_fu_876_p2   |         +|   0|  0|  53|          46|          46|
    |add_ln1245_80_fu_899_p2   |         +|   0|  0|  53|          46|          46|
    |add_ln1245_81_fu_922_p2   |         +|   0|  0|  53|          46|          46|
    |add_ln1245_82_fu_980_p2   |         +|   0|  0|  53|          46|          46|
    |add_ln1245_83_fu_1003_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_84_fu_1026_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_85_fu_1084_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_86_fu_1107_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_87_fu_1130_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_88_fu_1182_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_89_fu_1205_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_90_fu_1228_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_91_fu_1263_p2  |         +|   0|  0|  53|          46|          46|
    |add_ln1245_fu_795_p2      |         +|   0|  0|  53|          46|          46|
    |add_ln58_1_fu_640_p2      |         +|   0|  0|  41|          34|           1|
    |add_ln58_2_fu_698_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln58_fu_673_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln59_fu_654_p2        |         +|   0|  0|  17|          10|           1|
    |icmp_ln58_fu_635_p2       |      icmp|   0|  0|  20|          34|          34|
    |icmp_ln59_fu_630_p2       |      icmp|   0|  0|  20|          32|          32|
    |select_ln58_1_fu_679_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln58_fu_646_p3     |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 947|         821|         780|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_140    |   9|          2|   34|         68|
    |n_fu_132                 |   9|          2|   10|         20|
    |nh_fu_136                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln64_reg_1586                       |  10|   0|   10|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |   1|   0|    1|          0|
    |icmp_ln59_reg_1322                      |   1|   0|    1|          0|
    |indvar_flatten_fu_140                   |  34|   0|   34|          0|
    |mul_ln1171_79_reg_1511                  |  46|   0|   46|          0|
    |mul_ln1171_80_reg_1521                  |  46|   0|   46|          0|
    |mul_ln1171_81_reg_1591                  |  46|   0|   46|          0|
    |mul_ln1171_82_reg_1601                  |  46|   0|   46|          0|
    |mul_ln1171_83_reg_1606                  |  46|   0|   46|          0|
    |mul_ln1171_84_reg_1671                  |  46|   0|   46|          0|
    |mul_ln1171_85_reg_1681                  |  46|   0|   46|          0|
    |mul_ln1171_86_reg_1686                  |  46|   0|   46|          0|
    |mul_ln1171_87_reg_1731                  |  46|   0|   46|          0|
    |mul_ln1171_88_reg_1741                  |  46|   0|   46|          0|
    |mul_ln1171_89_reg_1746                  |  46|   0|   46|          0|
    |mul_ln1171_90_reg_1771                  |  46|   0|   46|          0|
    |mul_ln1171_91_reg_1781                  |  46|   0|   46|          0|
    |mul_ln1171_92_reg_1786                  |  46|   0|   46|          0|
    |mul_ln1171_93_reg_1796                  |  46|   0|   46|          0|
    |n_fu_132                                |  10|   0|   10|          0|
    |nh_fu_136                               |   3|   0|    3|          0|
    |nodes_features_proj_V_0_load_reg_1451   |  28|   0|   28|          0|
    |nodes_features_proj_V_10_load_reg_1696  |  28|   0|   28|          0|
    |nodes_features_proj_V_11_load_reg_1701  |  28|   0|   28|          0|
    |nodes_features_proj_V_12_load_reg_1751  |  28|   0|   28|          0|
    |nodes_features_proj_V_13_load_reg_1756  |  28|   0|   28|          0|
    |nodes_features_proj_V_14_load_reg_1761  |  28|   0|   28|          0|
    |nodes_features_proj_V_15_load_reg_1791  |  28|   0|   28|          0|
    |nodes_features_proj_V_1_load_reg_1456   |  28|   0|   28|          0|
    |nodes_features_proj_V_2_load_reg_1461   |  28|   0|   28|          0|
    |nodes_features_proj_V_3_load_reg_1526   |  28|   0|   28|          0|
    |nodes_features_proj_V_4_load_reg_1531   |  28|   0|   28|          0|
    |nodes_features_proj_V_5_load_reg_1536   |  28|   0|   28|          0|
    |nodes_features_proj_V_6_load_reg_1611   |  28|   0|   28|          0|
    |nodes_features_proj_V_7_load_reg_1616   |  28|   0|   28|          0|
    |nodes_features_proj_V_8_load_reg_1621   |  28|   0|   28|          0|
    |nodes_features_proj_V_9_load_reg_1691   |  28|   0|   28|          0|
    |scoring_fn_source_V_0_load_reg_1406     |  28|   0|   28|          0|
    |scoring_fn_source_V_10_load_reg_1631    |  28|   0|   28|          0|
    |scoring_fn_source_V_11_load_reg_1636    |  28|   0|   28|          0|
    |scoring_fn_source_V_12_load_reg_1706    |  28|   0|   28|          0|
    |scoring_fn_source_V_13_load_reg_1711    |  28|   0|   28|          0|
    |scoring_fn_source_V_14_load_reg_1716    |  28|   0|   28|          0|
    |scoring_fn_source_V_15_load_reg_1766    |  28|   0|   28|          0|
    |scoring_fn_source_V_1_load_reg_1411     |  28|   0|   28|          0|
    |scoring_fn_source_V_2_load_reg_1416     |  28|   0|   28|          0|
    |scoring_fn_source_V_3_load_reg_1466     |  28|   0|   28|          0|
    |scoring_fn_source_V_4_load_reg_1471     |  28|   0|   28|          0|
    |scoring_fn_source_V_5_load_reg_1476     |  28|   0|   28|          0|
    |scoring_fn_source_V_6_load_reg_1541     |  28|   0|   28|          0|
    |scoring_fn_source_V_7_load_reg_1546     |  28|   0|   28|          0|
    |scoring_fn_source_V_8_load_reg_1551     |  28|   0|   28|          0|
    |scoring_fn_source_V_9_load_reg_1626     |  28|   0|   28|          0|
    |select_ln58_reg_1331                    |  10|   0|   10|          0|
    |tmp_79_reg_1516                         |  28|   0|   28|          0|
    |tmp_81_reg_1596                         |  28|   0|   28|          0|
    |tmp_84_reg_1676                         |  28|   0|   28|          0|
    |tmp_87_reg_1736                         |  28|   0|   28|          0|
    |tmp_90_reg_1776                         |  28|   0|   28|          0|
    |tmp_93_reg_1801                         |  28|   0|   28|          0|
    |tmp_reg_1312                            |   3|   0|    5|          2|
    |tmp_s_reg_1317                          |  32|   0|   34|          2|
    |zext_ln1169_reg_1374                    |  10|   0|   64|         54|
    |zext_ln1171_reg_1342                    |   5|   0|   64|         59|
    |add_ln64_reg_1586                       |  64|  32|   10|          0|
    |select_ln58_reg_1331                    |  64|  32|   10|          0|
    |zext_ln1169_reg_1374                    |  64|  32|   64|         54|
    |zext_ln1171_reg_1342                    |  64|  32|   64|         59|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2148| 128| 2157|        230|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|     compute_scores_source|  return value|
|num_of_nodes                       |   in|   32|     ap_none|              num_of_nodes|        scalar|
|layer                              |   in|    3|     ap_none|                     layer|        scalar|
|scoring_fn_source_V_0_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_0|         array|
|scoring_fn_source_V_0_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_0|         array|
|scoring_fn_source_V_1_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_1|         array|
|scoring_fn_source_V_1_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_1|         array|
|scoring_fn_source_V_2_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_2|         array|
|scoring_fn_source_V_2_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_2|         array|
|scoring_fn_source_V_3_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_3|         array|
|scoring_fn_source_V_3_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_3|         array|
|scoring_fn_source_V_4_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_4|         array|
|scoring_fn_source_V_4_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_4|         array|
|scoring_fn_source_V_5_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_5|         array|
|scoring_fn_source_V_5_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_5|         array|
|scoring_fn_source_V_6_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_6|         array|
|scoring_fn_source_V_6_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_6|         array|
|scoring_fn_source_V_7_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_7|         array|
|scoring_fn_source_V_7_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_7|         array|
|scoring_fn_source_V_8_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_8|         array|
|scoring_fn_source_V_8_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_8|         array|
|scoring_fn_source_V_9_address0     |  out|    5|   ap_memory|     scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_ce0          |  out|    1|   ap_memory|     scoring_fn_source_V_9|         array|
|scoring_fn_source_V_9_q0           |   in|   28|   ap_memory|     scoring_fn_source_V_9|         array|
|scoring_fn_source_V_10_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_10|         array|
|scoring_fn_source_V_10_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_10|         array|
|scoring_fn_source_V_11_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_11|         array|
|scoring_fn_source_V_11_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_11|         array|
|scoring_fn_source_V_12_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_12|         array|
|scoring_fn_source_V_12_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_12|         array|
|scoring_fn_source_V_13_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_13|         array|
|scoring_fn_source_V_13_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_13|         array|
|scoring_fn_source_V_14_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_14|         array|
|scoring_fn_source_V_14_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_14|         array|
|scoring_fn_source_V_15_address0    |  out|    5|   ap_memory|    scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_ce0         |  out|    1|   ap_memory|    scoring_fn_source_V_15|         array|
|scoring_fn_source_V_15_q0          |   in|   28|   ap_memory|    scoring_fn_source_V_15|         array|
|nodes_features_proj_V_0_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_0|         array|
|nodes_features_proj_V_0_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_0|         array|
|nodes_features_proj_V_0_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_0|         array|
|nodes_features_proj_V_1_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_1|         array|
|nodes_features_proj_V_1_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_1|         array|
|nodes_features_proj_V_1_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_1|         array|
|nodes_features_proj_V_2_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_2|         array|
|nodes_features_proj_V_2_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_2|         array|
|nodes_features_proj_V_2_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_2|         array|
|nodes_features_proj_V_3_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_3|         array|
|nodes_features_proj_V_3_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_3|         array|
|nodes_features_proj_V_3_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_3|         array|
|nodes_features_proj_V_4_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_4|         array|
|nodes_features_proj_V_4_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_4|         array|
|nodes_features_proj_V_4_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_4|         array|
|nodes_features_proj_V_5_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_5|         array|
|nodes_features_proj_V_5_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_5|         array|
|nodes_features_proj_V_5_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_5|         array|
|nodes_features_proj_V_6_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_6|         array|
|nodes_features_proj_V_6_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_6|         array|
|nodes_features_proj_V_6_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_6|         array|
|nodes_features_proj_V_7_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_7|         array|
|nodes_features_proj_V_7_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_7|         array|
|nodes_features_proj_V_7_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_7|         array|
|nodes_features_proj_V_8_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_8|         array|
|nodes_features_proj_V_8_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_8|         array|
|nodes_features_proj_V_8_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_8|         array|
|nodes_features_proj_V_9_address0   |  out|   10|   ap_memory|   nodes_features_proj_V_9|         array|
|nodes_features_proj_V_9_ce0        |  out|    1|   ap_memory|   nodes_features_proj_V_9|         array|
|nodes_features_proj_V_9_q0         |   in|   28|   ap_memory|   nodes_features_proj_V_9|         array|
|nodes_features_proj_V_10_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_10|         array|
|nodes_features_proj_V_10_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_10|         array|
|nodes_features_proj_V_10_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_10|         array|
|nodes_features_proj_V_11_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_11|         array|
|nodes_features_proj_V_11_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_11|         array|
|nodes_features_proj_V_11_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_11|         array|
|nodes_features_proj_V_12_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_12|         array|
|nodes_features_proj_V_12_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_12|         array|
|nodes_features_proj_V_12_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_12|         array|
|nodes_features_proj_V_13_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_13|         array|
|nodes_features_proj_V_13_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_13|         array|
|nodes_features_proj_V_13_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_13|         array|
|nodes_features_proj_V_14_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_14|         array|
|nodes_features_proj_V_14_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_14|         array|
|nodes_features_proj_V_14_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_14|         array|
|nodes_features_proj_V_15_address0  |  out|   10|   ap_memory|  nodes_features_proj_V_15|         array|
|nodes_features_proj_V_15_ce0       |  out|    1|   ap_memory|  nodes_features_proj_V_15|         array|
|nodes_features_proj_V_15_q0        |   in|   28|   ap_memory|  nodes_features_proj_V_15|         array|
|scores_source_V_address1           |  out|   10|   ap_memory|           scores_source_V|         array|
|scores_source_V_ce1                |  out|    1|   ap_memory|           scores_source_V|         array|
|scores_source_V_we1                |  out|    1|   ap_memory|           scores_source_V|         array|
|scores_source_V_d1                 |  out|   28|   ap_memory|           scores_source_V|         array|
+-----------------------------------+-----+-----+------------+--------------------------+--------------+

