state*
__pycache__/
tmp
.Xil
build/
vivado*
dummy
fpga
out/
.srcs/
.hbs/
sdk/
project/
synReport.txt*
*.log
usage_statistics*
tight_setup_hold_pins.txt
.vscode