<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p335" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_335{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_335{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_335{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_335{left:70px;bottom:540px;letter-spacing:0.13px;}
#t5_335{left:152px;bottom:540px;letter-spacing:0.14px;word-spacing:-0.06px;}
#t6_335{left:152px;bottom:519px;letter-spacing:0.15px;}
#t7_335{left:70px;bottom:495px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_335{left:70px;bottom:478px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_335{left:70px;bottom:461px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_335{left:70px;bottom:444px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tb_335{left:83px;bottom:998px;letter-spacing:-0.15px;}
#tc_335{left:139px;bottom:998px;letter-spacing:-0.15px;}
#td_335{left:190px;bottom:998px;letter-spacing:-0.16px;}
#te_335{left:441px;bottom:998px;letter-spacing:-0.14px;}
#tf_335{left:534px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_335{left:190px;bottom:973px;}
#th_335{left:534px;bottom:973px;letter-spacing:-0.11px;}
#ti_335{left:534px;bottom:956px;letter-spacing:-0.12px;}
#tj_335{left:534px;bottom:940px;letter-spacing:-0.11px;}
#tk_335{left:534px;bottom:918px;letter-spacing:-0.1px;}
#tl_335{left:534px;bottom:901px;letter-spacing:-0.12px;}
#tm_335{left:534px;bottom:880px;letter-spacing:-0.1px;}
#tn_335{left:534px;bottom:863px;letter-spacing:-0.12px;}
#to_335{left:534px;bottom:846px;letter-spacing:-0.12px;}
#tp_335{left:534px;bottom:825px;letter-spacing:-0.11px;}
#tq_335{left:534px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tr_335{left:190px;bottom:784px;letter-spacing:-0.14px;}
#ts_335{left:534px;bottom:784px;letter-spacing:-0.12px;}
#tt_335{left:83px;bottom:759px;letter-spacing:-0.18px;}
#tu_335{left:139px;bottom:759px;letter-spacing:-0.17px;}
#tv_335{left:190px;bottom:759px;letter-spacing:-0.15px;}
#tw_335{left:441px;bottom:759px;letter-spacing:-0.13px;}
#tx_335{left:534px;bottom:759px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_335{left:190px;bottom:735px;letter-spacing:-0.1px;}
#tz_335{left:534px;bottom:735px;letter-spacing:-0.14px;}
#t10_335{left:534px;bottom:713px;letter-spacing:-0.11px;}
#t11_335{left:534px;bottom:697px;letter-spacing:-0.14px;}
#t12_335{left:190px;bottom:672px;letter-spacing:-0.14px;}
#t13_335{left:534px;bottom:672px;letter-spacing:-0.12px;}
#t14_335{left:82px;bottom:648px;letter-spacing:-0.17px;}
#t15_335{left:139px;bottom:648px;letter-spacing:-0.16px;}
#t16_335{left:190px;bottom:648px;letter-spacing:-0.14px;}
#t17_335{left:441px;bottom:648px;letter-spacing:-0.13px;}
#t18_335{left:534px;bottom:648px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_335{left:82px;bottom:623px;letter-spacing:-0.17px;}
#t1a_335{left:139px;bottom:623px;letter-spacing:-0.16px;}
#t1b_335{left:190px;bottom:623px;letter-spacing:-0.14px;}
#t1c_335{left:441px;bottom:623px;letter-spacing:-0.14px;}
#t1d_335{left:534px;bottom:623px;letter-spacing:-0.12px;}
#t1e_335{left:82px;bottom:599px;letter-spacing:-0.17px;}
#t1f_335{left:139px;bottom:599px;letter-spacing:-0.16px;}
#t1g_335{left:190px;bottom:599px;letter-spacing:-0.15px;}
#t1h_335{left:441px;bottom:599px;letter-spacing:-0.13px;}
#t1i_335{left:534px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_335{left:89px;bottom:400px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_335{left:175px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1l_335{left:397px;bottom:382px;letter-spacing:0.12px;}
#t1m_335{left:101px;bottom:359px;letter-spacing:-0.12px;}
#t1n_335{left:102px;bottom:342px;letter-spacing:-0.14px;}
#t1o_335{left:228px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1p_335{left:462px;bottom:342px;letter-spacing:-0.14px;}
#t1q_335{left:644px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1r_335{left:88px;bottom:318px;letter-spacing:-0.17px;}
#t1s_335{left:144px;bottom:318px;letter-spacing:-0.16px;}
#t1t_335{left:86px;bottom:293px;letter-spacing:-0.18px;}
#t1u_335{left:143px;bottom:293px;letter-spacing:-0.17px;}
#t1v_335{left:190px;bottom:293px;letter-spacing:-0.15px;}
#t1w_335{left:440px;bottom:293px;letter-spacing:-0.13px;}
#t1x_335{left:533px;bottom:293px;letter-spacing:-0.14px;}
#t1y_335{left:190px;bottom:269px;letter-spacing:-0.14px;}
#t1z_335{left:533px;bottom:269px;letter-spacing:-0.12px;}
#t20_335{left:190px;bottom:244px;letter-spacing:-0.14px;}
#t21_335{left:533px;bottom:244px;letter-spacing:-0.14px;}
#t22_335{left:86px;bottom:220px;letter-spacing:-0.18px;}
#t23_335{left:143px;bottom:220px;letter-spacing:-0.17px;}
#t24_335{left:190px;bottom:220px;letter-spacing:-0.14px;}
#t25_335{left:440px;bottom:220px;letter-spacing:-0.14px;}
#t26_335{left:533px;bottom:220px;letter-spacing:-0.13px;}
#t27_335{left:533px;bottom:199px;letter-spacing:-0.11px;}
#t28_335{left:533px;bottom:182px;letter-spacing:-0.12px;}
#t29_335{left:190px;bottom:157px;letter-spacing:-0.14px;}
#t2a_335{left:533px;bottom:157px;letter-spacing:-0.14px;}
#t2b_335{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2c_335{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2d_335{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2e_335{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2f_335{left:229px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2g_335{left:463px;bottom:1046px;letter-spacing:-0.14px;}
#t2h_335{left:645px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_335{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2j_335{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_335{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_335{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_335{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_335{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_335{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_335{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_335{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts335" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg335Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg335" style="-webkit-user-select: none;"><object width="935" height="1210" data="335/335.svg" type="image/svg+xml" id="pdf335" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_335" class="t s1_335">Vol. 4 </span><span id="t2_335" class="t s1_335">2-319 </span>
<span id="t3_335" class="t s2_335">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_335" class="t s3_335">2.17.4 </span><span id="t5_335" class="t s3_335">MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake </span>
<span id="t6_335" class="t s3_335">Microarchitecture </span>
<span id="t7_335" class="t s4_335">Table 2-45 lists additional MSRs for 11th generation Intel Core processors with a CPUID Signature </span>
<span id="t8_335" class="t s4_335">DisplayFamily_DisplayModel value of 06_8CH or 06_8DH. The MSRs listed in Table 2-44 are also supported by </span>
<span id="t9_335" class="t s4_335">these processors. For an MSR listed in Table 2-45 that also appears in the model-specific tables of prior genera- </span>
<span id="ta_335" class="t s4_335">tions, Table 2-45 supersedes prior generation tables. </span>
<span id="tb_335" class="t s5_335">65EH </span><span id="tc_335" class="t s5_335">1630 </span><span id="td_335" class="t s5_335">MSR_FAST_UNCORE_MSRS_STATUS </span><span id="te_335" class="t s5_335">Thread </span><span id="tf_335" class="t s5_335">Indication of Uncore MSRs, Post Write Activates </span>
<span id="tg_335" class="t s5_335">0 </span><span id="th_335" class="t s5_335">Indicates whether the CPU is still in the middle of </span>
<span id="ti_335" class="t s5_335">writing IA32_HWP_REQUEST MSR, even after the </span>
<span id="tj_335" class="t s5_335">WRMSR instruction has retired. </span>
<span id="tk_335" class="t s5_335">A value of 1 indicates the last write of </span>
<span id="tl_335" class="t s5_335">IA32_HWP_REQUEST is still ongoing. </span>
<span id="tm_335" class="t s5_335">A value of 0 indicates the last write of </span>
<span id="tn_335" class="t s5_335">IA32_HWP_REQUEST is visible outside the logical </span>
<span id="to_335" class="t s5_335">processor. </span>
<span id="tp_335" class="t s5_335">Software can use the status of this bit to avoid </span>
<span id="tq_335" class="t s5_335">overwriting IA32_HWP_REQUEST. </span>
<span id="tr_335" class="t s5_335">31:1 </span><span id="ts_335" class="t s5_335">Reserved. </span>
<span id="tt_335" class="t s5_335">65FH </span><span id="tu_335" class="t s5_335">1631 </span><span id="tv_335" class="t s5_335">MSR_FAST_UNCORE_MSRS_CAPABILITY </span><span id="tw_335" class="t s5_335">Thread </span><span id="tx_335" class="t s5_335">Fast WRMSR/RDMSR Enumeration MSR (R/O) </span>
<span id="ty_335" class="t s5_335">3:0 </span><span id="tz_335" class="t s5_335">MSRS_CAPABILITY: </span>
<span id="t10_335" class="t s5_335">Bit 0: If set to ‘1’, hardware supports the fast access </span>
<span id="t11_335" class="t s5_335">mode for the IA32_HWP_REQUEST MSR. </span>
<span id="t12_335" class="t s5_335">31:4 </span><span id="t13_335" class="t s5_335">Reserved. </span>
<span id="t14_335" class="t s5_335">772H </span><span id="t15_335" class="t s5_335">1906 </span><span id="t16_335" class="t s5_335">IA32_HWP_REQUEST_PKG </span><span id="t17_335" class="t s5_335">Package </span><span id="t18_335" class="t s5_335">See Table 2-2. </span>
<span id="t19_335" class="t s5_335">775H </span><span id="t1a_335" class="t s5_335">1909 </span><span id="t1b_335" class="t s5_335">IA32_PECI_HWP_REQUEST_INFO </span><span id="t1c_335" class="t s5_335">Thread </span><span id="t1d_335" class="t s5_335">See Table 2-2. </span>
<span id="t1e_335" class="t s5_335">777H </span><span id="t1f_335" class="t s5_335">1911 </span><span id="t1g_335" class="t s5_335">IA32_HWP_STATUS </span><span id="t1h_335" class="t s5_335">Thread </span><span id="t1i_335" class="t s5_335">See Table 2-2. </span>
<span id="t1j_335" class="t s6_335">Table 2-45. </span><span id="t1k_335" class="t s6_335">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t1l_335" class="t s6_335">Microarchitecture </span>
<span id="t1m_335" class="t s7_335">Register </span>
<span id="t1n_335" class="t s7_335">Address </span><span id="t1o_335" class="t s7_335">Register Name / Bit Fields </span><span id="t1p_335" class="t s7_335">Scope </span><span id="t1q_335" class="t s7_335">Bit Description </span>
<span id="t1r_335" class="t s7_335">Hex </span><span id="t1s_335" class="t s7_335">Dec </span>
<span id="t1t_335" class="t s5_335">A0H </span><span id="t1u_335" class="t s5_335">160 </span><span id="t1v_335" class="t s5_335">MSR_BIOS_MCU_ERRORCODE </span><span id="t1w_335" class="t s5_335">Package </span><span id="t1x_335" class="t s5_335">BIOS MCU ERRORCODE (R/O) </span>
<span id="t1y_335" class="t s5_335">15:0 </span><span id="t1z_335" class="t s5_335">Error Codes </span>
<span id="t20_335" class="t s5_335">31:16 </span><span id="t21_335" class="t s5_335">Reserved </span>
<span id="t22_335" class="t s5_335">A7H </span><span id="t23_335" class="t s5_335">167 </span><span id="t24_335" class="t s5_335">MSR_BIOS_DEBUG </span><span id="t25_335" class="t s5_335">Thread </span><span id="t26_335" class="t s5_335">BIOS DEBUG (R/O) </span>
<span id="t27_335" class="t s5_335">This MSR indicates if WRMSR 79H failed to configure </span>
<span id="t28_335" class="t s5_335">PRM memory and gives a hint to debug BIOS. </span>
<span id="t29_335" class="t s5_335">30:0 </span><span id="t2a_335" class="t s5_335">Reserved </span>
<span id="t2b_335" class="t s6_335">Table 2-44. </span><span id="t2c_335" class="t s6_335">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span>
<span id="t2d_335" class="t s7_335">Register </span>
<span id="t2e_335" class="t s7_335">Address </span><span id="t2f_335" class="t s7_335">Register Name / Bit Fields </span><span id="t2g_335" class="t s7_335">Scope </span><span id="t2h_335" class="t s7_335">Bit Description </span>
<span id="t2i_335" class="t s7_335">Hex </span><span id="t2j_335" class="t s7_335">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
