--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Sword_v4.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk200N
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.940(R)|      FAST  |    5.254(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_clk     |   -0.487(R)|      FAST  |    2.684(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_dat     |    1.317(R)|      SLOW  |    1.950(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |    0.115(R)|      FAST  |    3.625(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.242(R)|      FAST  |    3.848(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.414(R)|      FAST  |    3.751(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |    0.062(R)|      FAST  |    3.704(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |    0.451(R)|      FAST  |    3.519(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |    0.087(R)|      FAST  |    3.754(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |    0.493(R)|      FAST  |    3.345(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |   -0.032(R)|      FAST  |    4.168(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.281(R)|      FAST  |    3.734(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |    0.438(R)|      FAST  |    3.424(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |    0.795(R)|      FAST  |    3.090(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |    0.467(R)|      FAST  |    3.373(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.040(R)|      FAST  |    3.876(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |    0.043(R)|      FAST  |    3.795(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |    0.222(R)|      FAST  |    3.869(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |   -0.128(R)|      FAST  |    3.886(R)|      SLOW  |clk_100mhz        |   0.000|
uart_rx     |   -0.543(R)|      FAST  |    3.114(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk200P
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.940(R)|      FAST  |    5.254(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_clk     |   -0.487(R)|      FAST  |    2.684(R)|      SLOW  |clk_100mhz        |   0.000|
ps2_dat     |    1.317(R)|      SLOW  |    1.950(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |    0.115(R)|      FAST  |    3.625(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.242(R)|      FAST  |    3.848(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.414(R)|      FAST  |    3.751(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |    0.062(R)|      FAST  |    3.704(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |    0.451(R)|      FAST  |    3.519(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |    0.087(R)|      FAST  |    3.754(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |    0.493(R)|      FAST  |    3.345(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |   -0.032(R)|      FAST  |    4.168(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.281(R)|      FAST  |    3.734(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |    0.438(R)|      FAST  |    3.424(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |    0.795(R)|      FAST  |    3.090(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |    0.467(R)|      FAST  |    3.373(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.040(R)|      FAST  |    3.876(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |    0.043(R)|      FAST  |    3.795(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |    0.222(R)|      FAST  |    3.869(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |   -0.128(R)|      FAST  |    3.886(R)|      SLOW  |clk_100mhz        |   0.000|
uart_rx     |   -0.543(R)|      FAST  |    3.114(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk200N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |         9.939(R)|      SLOW  |         4.467(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |         9.983(R)|      SLOW  |         4.500(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |         9.977(R)|      SLOW  |         4.495(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |         9.972(R)|      SLOW  |         4.489(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.061(R)|      SLOW  |         4.532(R)|      FAST  |clk_100mhz        |   0.000|
led_clk     |        12.139(R)|      SLOW  |         5.335(R)|      FAST  |clk_100mhz        |   0.000|
led_do      |        12.254(R)|      SLOW  |         5.417(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        13.658(R)|      SLOW  |         5.890(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        12.699(R)|      SLOW  |         5.618(R)|      FAST  |clk_100mhz        |   0.000|
uart_tx     |        12.470(R)|      SLOW  |         5.485(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        20.126(R)|      SLOW  |         6.515(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        19.930(R)|      SLOW  |         6.606(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        20.358(R)|      SLOW  |         6.218(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        20.433(R)|      SLOW  |         6.150(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        19.931(R)|      SLOW  |         6.628(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        20.991(R)|      SLOW  |         6.482(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        20.233(R)|      SLOW  |         6.203(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        20.035(R)|      SLOW  |         6.195(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.514(R)|      SLOW  |         6.657(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        21.107(R)|      SLOW  |         6.644(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        20.336(R)|      SLOW  |         6.116(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        20.411(R)|      SLOW  |         6.127(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk200P to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |         9.939(R)|      SLOW  |         4.467(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |         9.983(R)|      SLOW  |         4.500(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |         9.977(R)|      SLOW  |         4.495(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |         9.972(R)|      SLOW  |         4.489(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.061(R)|      SLOW  |         4.532(R)|      FAST  |clk_100mhz        |   0.000|
led_clk     |        12.139(R)|      SLOW  |         5.335(R)|      FAST  |clk_100mhz        |   0.000|
led_do      |        12.254(R)|      SLOW  |         5.417(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        13.658(R)|      SLOW  |         5.890(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        12.699(R)|      SLOW  |         5.618(R)|      FAST  |clk_100mhz        |   0.000|
uart_tx     |        12.470(R)|      SLOW  |         5.485(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        20.126(R)|      SLOW  |         6.515(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        19.930(R)|      SLOW  |         6.606(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        20.358(R)|      SLOW  |         6.218(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        20.433(R)|      SLOW  |         6.150(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        19.931(R)|      SLOW  |         6.628(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        20.991(R)|      SLOW  |         6.482(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        20.233(R)|      SLOW  |         6.203(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        20.035(R)|      SLOW  |         6.195(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.514(R)|      SLOW  |         6.657(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        21.107(R)|      SLOW  |         6.644(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        20.336(R)|      SLOW  |         6.116(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        20.411(R)|      SLOW  |         6.127(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |   13.006|         |         |         |
clk200P        |   13.006|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |   13.006|         |         |         |
clk200P        |   13.006|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 05 13:28:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1053 MB



