// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_ifc1_AWVALID,
        m_axi_ifc1_AWREADY,
        m_axi_ifc1_AWADDR,
        m_axi_ifc1_AWID,
        m_axi_ifc1_AWLEN,
        m_axi_ifc1_AWSIZE,
        m_axi_ifc1_AWBURST,
        m_axi_ifc1_AWLOCK,
        m_axi_ifc1_AWCACHE,
        m_axi_ifc1_AWPROT,
        m_axi_ifc1_AWQOS,
        m_axi_ifc1_AWREGION,
        m_axi_ifc1_AWUSER,
        m_axi_ifc1_WVALID,
        m_axi_ifc1_WREADY,
        m_axi_ifc1_WDATA,
        m_axi_ifc1_WSTRB,
        m_axi_ifc1_WLAST,
        m_axi_ifc1_WID,
        m_axi_ifc1_WUSER,
        m_axi_ifc1_ARVALID,
        m_axi_ifc1_ARREADY,
        m_axi_ifc1_ARADDR,
        m_axi_ifc1_ARID,
        m_axi_ifc1_ARLEN,
        m_axi_ifc1_ARSIZE,
        m_axi_ifc1_ARBURST,
        m_axi_ifc1_ARLOCK,
        m_axi_ifc1_ARCACHE,
        m_axi_ifc1_ARPROT,
        m_axi_ifc1_ARQOS,
        m_axi_ifc1_ARREGION,
        m_axi_ifc1_ARUSER,
        m_axi_ifc1_RVALID,
        m_axi_ifc1_RREADY,
        m_axi_ifc1_RDATA,
        m_axi_ifc1_RLAST,
        m_axi_ifc1_RID,
        m_axi_ifc1_RUSER,
        m_axi_ifc1_RRESP,
        m_axi_ifc1_BVALID,
        m_axi_ifc1_BREADY,
        m_axi_ifc1_BRESP,
        m_axi_ifc1_BID,
        m_axi_ifc1_BUSER,
        m_axi_ifc2_AWVALID,
        m_axi_ifc2_AWREADY,
        m_axi_ifc2_AWADDR,
        m_axi_ifc2_AWID,
        m_axi_ifc2_AWLEN,
        m_axi_ifc2_AWSIZE,
        m_axi_ifc2_AWBURST,
        m_axi_ifc2_AWLOCK,
        m_axi_ifc2_AWCACHE,
        m_axi_ifc2_AWPROT,
        m_axi_ifc2_AWQOS,
        m_axi_ifc2_AWREGION,
        m_axi_ifc2_AWUSER,
        m_axi_ifc2_WVALID,
        m_axi_ifc2_WREADY,
        m_axi_ifc2_WDATA,
        m_axi_ifc2_WSTRB,
        m_axi_ifc2_WLAST,
        m_axi_ifc2_WID,
        m_axi_ifc2_WUSER,
        m_axi_ifc2_ARVALID,
        m_axi_ifc2_ARREADY,
        m_axi_ifc2_ARADDR,
        m_axi_ifc2_ARID,
        m_axi_ifc2_ARLEN,
        m_axi_ifc2_ARSIZE,
        m_axi_ifc2_ARBURST,
        m_axi_ifc2_ARLOCK,
        m_axi_ifc2_ARCACHE,
        m_axi_ifc2_ARPROT,
        m_axi_ifc2_ARQOS,
        m_axi_ifc2_ARREGION,
        m_axi_ifc2_ARUSER,
        m_axi_ifc2_RVALID,
        m_axi_ifc2_RREADY,
        m_axi_ifc2_RDATA,
        m_axi_ifc2_RLAST,
        m_axi_ifc2_RID,
        m_axi_ifc2_RUSER,
        m_axi_ifc2_RRESP,
        m_axi_ifc2_BVALID,
        m_axi_ifc2_BREADY,
        m_axi_ifc2_BRESP,
        m_axi_ifc2_BID,
        m_axi_ifc2_BUSER,
        m_axi_ifc3_AWVALID,
        m_axi_ifc3_AWREADY,
        m_axi_ifc3_AWADDR,
        m_axi_ifc3_AWID,
        m_axi_ifc3_AWLEN,
        m_axi_ifc3_AWSIZE,
        m_axi_ifc3_AWBURST,
        m_axi_ifc3_AWLOCK,
        m_axi_ifc3_AWCACHE,
        m_axi_ifc3_AWPROT,
        m_axi_ifc3_AWQOS,
        m_axi_ifc3_AWREGION,
        m_axi_ifc3_AWUSER,
        m_axi_ifc3_WVALID,
        m_axi_ifc3_WREADY,
        m_axi_ifc3_WDATA,
        m_axi_ifc3_WSTRB,
        m_axi_ifc3_WLAST,
        m_axi_ifc3_WID,
        m_axi_ifc3_WUSER,
        m_axi_ifc3_ARVALID,
        m_axi_ifc3_ARREADY,
        m_axi_ifc3_ARADDR,
        m_axi_ifc3_ARID,
        m_axi_ifc3_ARLEN,
        m_axi_ifc3_ARSIZE,
        m_axi_ifc3_ARBURST,
        m_axi_ifc3_ARLOCK,
        m_axi_ifc3_ARCACHE,
        m_axi_ifc3_ARPROT,
        m_axi_ifc3_ARQOS,
        m_axi_ifc3_ARREGION,
        m_axi_ifc3_ARUSER,
        m_axi_ifc3_RVALID,
        m_axi_ifc3_RREADY,
        m_axi_ifc3_RDATA,
        m_axi_ifc3_RLAST,
        m_axi_ifc3_RID,
        m_axi_ifc3_RUSER,
        m_axi_ifc3_RRESP,
        m_axi_ifc3_BVALID,
        m_axi_ifc3_BREADY,
        m_axi_ifc3_BRESP,
        m_axi_ifc3_BID,
        m_axi_ifc3_BUSER,
        m_axi_ifc4_AWVALID,
        m_axi_ifc4_AWREADY,
        m_axi_ifc4_AWADDR,
        m_axi_ifc4_AWID,
        m_axi_ifc4_AWLEN,
        m_axi_ifc4_AWSIZE,
        m_axi_ifc4_AWBURST,
        m_axi_ifc4_AWLOCK,
        m_axi_ifc4_AWCACHE,
        m_axi_ifc4_AWPROT,
        m_axi_ifc4_AWQOS,
        m_axi_ifc4_AWREGION,
        m_axi_ifc4_AWUSER,
        m_axi_ifc4_WVALID,
        m_axi_ifc4_WREADY,
        m_axi_ifc4_WDATA,
        m_axi_ifc4_WSTRB,
        m_axi_ifc4_WLAST,
        m_axi_ifc4_WID,
        m_axi_ifc4_WUSER,
        m_axi_ifc4_ARVALID,
        m_axi_ifc4_ARREADY,
        m_axi_ifc4_ARADDR,
        m_axi_ifc4_ARID,
        m_axi_ifc4_ARLEN,
        m_axi_ifc4_ARSIZE,
        m_axi_ifc4_ARBURST,
        m_axi_ifc4_ARLOCK,
        m_axi_ifc4_ARCACHE,
        m_axi_ifc4_ARPROT,
        m_axi_ifc4_ARQOS,
        m_axi_ifc4_ARREGION,
        m_axi_ifc4_ARUSER,
        m_axi_ifc4_RVALID,
        m_axi_ifc4_RREADY,
        m_axi_ifc4_RDATA,
        m_axi_ifc4_RLAST,
        m_axi_ifc4_RID,
        m_axi_ifc4_RUSER,
        m_axi_ifc4_RRESP,
        m_axi_ifc4_BVALID,
        m_axi_ifc4_BREADY,
        m_axi_ifc4_BRESP,
        m_axi_ifc4_BID,
        m_axi_ifc4_BUSER,
        m_axi_ifc5_AWVALID,
        m_axi_ifc5_AWREADY,
        m_axi_ifc5_AWADDR,
        m_axi_ifc5_AWID,
        m_axi_ifc5_AWLEN,
        m_axi_ifc5_AWSIZE,
        m_axi_ifc5_AWBURST,
        m_axi_ifc5_AWLOCK,
        m_axi_ifc5_AWCACHE,
        m_axi_ifc5_AWPROT,
        m_axi_ifc5_AWQOS,
        m_axi_ifc5_AWREGION,
        m_axi_ifc5_AWUSER,
        m_axi_ifc5_WVALID,
        m_axi_ifc5_WREADY,
        m_axi_ifc5_WDATA,
        m_axi_ifc5_WSTRB,
        m_axi_ifc5_WLAST,
        m_axi_ifc5_WID,
        m_axi_ifc5_WUSER,
        m_axi_ifc5_ARVALID,
        m_axi_ifc5_ARREADY,
        m_axi_ifc5_ARADDR,
        m_axi_ifc5_ARID,
        m_axi_ifc5_ARLEN,
        m_axi_ifc5_ARSIZE,
        m_axi_ifc5_ARBURST,
        m_axi_ifc5_ARLOCK,
        m_axi_ifc5_ARCACHE,
        m_axi_ifc5_ARPROT,
        m_axi_ifc5_ARQOS,
        m_axi_ifc5_ARREGION,
        m_axi_ifc5_ARUSER,
        m_axi_ifc5_RVALID,
        m_axi_ifc5_RREADY,
        m_axi_ifc5_RDATA,
        m_axi_ifc5_RLAST,
        m_axi_ifc5_RID,
        m_axi_ifc5_RUSER,
        m_axi_ifc5_RRESP,
        m_axi_ifc5_BVALID,
        m_axi_ifc5_BREADY,
        m_axi_ifc5_BRESP,
        m_axi_ifc5_BID,
        m_axi_ifc5_BUSER,
        m_axi_ifc6_AWVALID,
        m_axi_ifc6_AWREADY,
        m_axi_ifc6_AWADDR,
        m_axi_ifc6_AWID,
        m_axi_ifc6_AWLEN,
        m_axi_ifc6_AWSIZE,
        m_axi_ifc6_AWBURST,
        m_axi_ifc6_AWLOCK,
        m_axi_ifc6_AWCACHE,
        m_axi_ifc6_AWPROT,
        m_axi_ifc6_AWQOS,
        m_axi_ifc6_AWREGION,
        m_axi_ifc6_AWUSER,
        m_axi_ifc6_WVALID,
        m_axi_ifc6_WREADY,
        m_axi_ifc6_WDATA,
        m_axi_ifc6_WSTRB,
        m_axi_ifc6_WLAST,
        m_axi_ifc6_WID,
        m_axi_ifc6_WUSER,
        m_axi_ifc6_ARVALID,
        m_axi_ifc6_ARREADY,
        m_axi_ifc6_ARADDR,
        m_axi_ifc6_ARID,
        m_axi_ifc6_ARLEN,
        m_axi_ifc6_ARSIZE,
        m_axi_ifc6_ARBURST,
        m_axi_ifc6_ARLOCK,
        m_axi_ifc6_ARCACHE,
        m_axi_ifc6_ARPROT,
        m_axi_ifc6_ARQOS,
        m_axi_ifc6_ARREGION,
        m_axi_ifc6_ARUSER,
        m_axi_ifc6_RVALID,
        m_axi_ifc6_RREADY,
        m_axi_ifc6_RDATA,
        m_axi_ifc6_RLAST,
        m_axi_ifc6_RID,
        m_axi_ifc6_RUSER,
        m_axi_ifc6_RRESP,
        m_axi_ifc6_BVALID,
        m_axi_ifc6_BREADY,
        m_axi_ifc6_BRESP,
        m_axi_ifc6_BID,
        m_axi_ifc6_BUSER,
        bound,
        ifc11,
        ifc22,
        ifc33,
        ifc44,
        ifc55,
        ifc66,
        weight_buffer_address0,
        weight_buffer_ce0,
        weight_buffer_we0,
        weight_buffer_d0,
        weight_buffer1_address0,
        weight_buffer1_ce0,
        weight_buffer1_we0,
        weight_buffer1_d0,
        weight_buffer2_address0,
        weight_buffer2_ce0,
        weight_buffer2_we0,
        weight_buffer2_d0,
        weight_buffer3_address0,
        weight_buffer3_ce0,
        weight_buffer3_we0,
        weight_buffer3_d0,
        weight_buffer4_address0,
        weight_buffer4_ce0,
        weight_buffer4_we0,
        weight_buffer4_d0,
        weight_buffer5_address0,
        weight_buffer5_ce0,
        weight_buffer5_we0,
        weight_buffer5_d0,
        weight_buffer6_address0,
        weight_buffer6_ce0,
        weight_buffer6_we0,
        weight_buffer6_d0,
        weight_buffer7_address0,
        weight_buffer7_ce0,
        weight_buffer7_we0,
        weight_buffer7_d0,
        weight_buffer8_address0,
        weight_buffer8_ce0,
        weight_buffer8_we0,
        weight_buffer8_d0,
        weight_buffer9_address0,
        weight_buffer9_ce0,
        weight_buffer9_we0,
        weight_buffer9_d0,
        weight_buffer10_address0,
        weight_buffer10_ce0,
        weight_buffer10_we0,
        weight_buffer10_d0,
        weight_buffer11_address0,
        weight_buffer11_ce0,
        weight_buffer11_we0,
        weight_buffer11_d0,
        weight_buffer12_address0,
        weight_buffer12_ce0,
        weight_buffer12_we0,
        weight_buffer12_d0,
        weight_buffer13_address0,
        weight_buffer13_ce0,
        weight_buffer13_we0,
        weight_buffer13_d0,
        weight_buffer14_address0,
        weight_buffer14_ce0,
        weight_buffer14_we0,
        weight_buffer14_d0,
        weight_buffer15_address0,
        weight_buffer15_ce0,
        weight_buffer15_we0,
        weight_buffer15_d0,
        weight_buffer16_address0,
        weight_buffer16_ce0,
        weight_buffer16_we0,
        weight_buffer16_d0,
        weight_buffer17_address0,
        weight_buffer17_ce0,
        weight_buffer17_we0,
        weight_buffer17_d0,
        weight_buffer18_address0,
        weight_buffer18_ce0,
        weight_buffer18_we0,
        weight_buffer18_d0,
        weight_buffer19_address0,
        weight_buffer19_ce0,
        weight_buffer19_we0,
        weight_buffer19_d0,
        weight_buffer20_address0,
        weight_buffer20_ce0,
        weight_buffer20_we0,
        weight_buffer20_d0,
        weight_buffer21_address0,
        weight_buffer21_ce0,
        weight_buffer21_we0,
        weight_buffer21_d0,
        weight_buffer22_address0,
        weight_buffer22_ce0,
        weight_buffer22_we0,
        weight_buffer22_d0,
        weight_buffer23_address0,
        weight_buffer23_ce0,
        weight_buffer23_we0,
        weight_buffer23_d0,
        weight_buffer24_address0,
        weight_buffer24_ce0,
        weight_buffer24_we0,
        weight_buffer24_d0,
        weight_buffer25_address0,
        weight_buffer25_ce0,
        weight_buffer25_we0,
        weight_buffer25_d0,
        weight_buffer26_address0,
        weight_buffer26_ce0,
        weight_buffer26_we0,
        weight_buffer26_d0,
        weight_buffer27_address0,
        weight_buffer27_ce0,
        weight_buffer27_we0,
        weight_buffer27_d0,
        weight_buffer28_address0,
        weight_buffer28_ce0,
        weight_buffer28_we0,
        weight_buffer28_d0,
        weight_buffer29_address0,
        weight_buffer29_ce0,
        weight_buffer29_we0,
        weight_buffer29_d0,
        weight_buffer30_address0,
        weight_buffer30_ce0,
        weight_buffer30_we0,
        weight_buffer30_d0,
        weight_buffer31_address0,
        weight_buffer31_ce0,
        weight_buffer31_we0,
        weight_buffer31_d0,
        weight_buffer32_address0,
        weight_buffer32_ce0,
        weight_buffer32_we0,
        weight_buffer32_d0,
        weight_buffer33_address0,
        weight_buffer33_ce0,
        weight_buffer33_we0,
        weight_buffer33_d0,
        weight_buffer34_address0,
        weight_buffer34_ce0,
        weight_buffer34_we0,
        weight_buffer34_d0,
        weight_buffer35_address0,
        weight_buffer35_ce0,
        weight_buffer35_we0,
        weight_buffer35_d0,
        weight_buffer36_address0,
        weight_buffer36_ce0,
        weight_buffer36_we0,
        weight_buffer36_d0,
        weight_buffer37_address0,
        weight_buffer37_ce0,
        weight_buffer37_we0,
        weight_buffer37_d0,
        weight_buffer38_address0,
        weight_buffer38_ce0,
        weight_buffer38_we0,
        weight_buffer38_d0,
        weight_buffer39_address0,
        weight_buffer39_ce0,
        weight_buffer39_we0,
        weight_buffer39_d0,
        weight_buffer40_address0,
        weight_buffer40_ce0,
        weight_buffer40_we0,
        weight_buffer40_d0,
        weight_buffer41_address0,
        weight_buffer41_ce0,
        weight_buffer41_we0,
        weight_buffer41_d0,
        weight_buffer42_address0,
        weight_buffer42_ce0,
        weight_buffer42_we0,
        weight_buffer42_d0,
        weight_buffer43_address0,
        weight_buffer43_ce0,
        weight_buffer43_we0,
        weight_buffer43_d0,
        weight_buffer44_address0,
        weight_buffer44_ce0,
        weight_buffer44_we0,
        weight_buffer44_d0,
        weight_buffer45_address0,
        weight_buffer45_ce0,
        weight_buffer45_we0,
        weight_buffer45_d0,
        weight_buffer46_address0,
        weight_buffer46_ce0,
        weight_buffer46_we0,
        weight_buffer46_d0,
        weight_buffer47_address0,
        weight_buffer47_ce0,
        weight_buffer47_we0,
        weight_buffer47_d0,
        weight_buffer48_address0,
        weight_buffer48_ce0,
        weight_buffer48_we0,
        weight_buffer48_d0,
        weight_buffer49_address0,
        weight_buffer49_ce0,
        weight_buffer49_we0,
        weight_buffer49_d0,
        weight_buffer50_address0,
        weight_buffer50_ce0,
        weight_buffer50_we0,
        weight_buffer50_d0,
        weight_buffer51_address0,
        weight_buffer51_ce0,
        weight_buffer51_we0,
        weight_buffer51_d0,
        weight_buffer52_address0,
        weight_buffer52_ce0,
        weight_buffer52_we0,
        weight_buffer52_d0,
        weight_buffer53_address0,
        weight_buffer53_ce0,
        weight_buffer53_we0,
        weight_buffer53_d0,
        weight_buffer54_address0,
        weight_buffer54_ce0,
        weight_buffer54_we0,
        weight_buffer54_d0,
        weight_buffer55_address0,
        weight_buffer55_ce0,
        weight_buffer55_we0,
        weight_buffer55_d0,
        weight_buffer56_address0,
        weight_buffer56_ce0,
        weight_buffer56_we0,
        weight_buffer56_d0,
        weight_buffer57_address0,
        weight_buffer57_ce0,
        weight_buffer57_we0,
        weight_buffer57_d0,
        weight_buffer58_address0,
        weight_buffer58_ce0,
        weight_buffer58_we0,
        weight_buffer58_d0,
        weight_buffer59_address0,
        weight_buffer59_ce0,
        weight_buffer59_we0,
        weight_buffer59_d0,
        weight_buffer60_address0,
        weight_buffer60_ce0,
        weight_buffer60_we0,
        weight_buffer60_d0,
        weight_buffer61_address0,
        weight_buffer61_ce0,
        weight_buffer61_we0,
        weight_buffer61_d0,
        weight_buffer62_address0,
        weight_buffer62_ce0,
        weight_buffer62_we0,
        weight_buffer62_d0,
        weight_buffer63_address0,
        weight_buffer63_ce0,
        weight_buffer63_we0,
        weight_buffer63_d0,
        weight_buffer64_address0,
        weight_buffer64_ce0,
        weight_buffer64_we0,
        weight_buffer64_d0,
        weight_buffer65_address0,
        weight_buffer65_ce0,
        weight_buffer65_we0,
        weight_buffer65_d0,
        weight_buffer66_address0,
        weight_buffer66_ce0,
        weight_buffer66_we0,
        weight_buffer66_d0,
        weight_buffer67_address0,
        weight_buffer67_ce0,
        weight_buffer67_we0,
        weight_buffer67_d0,
        weight_buffer68_address0,
        weight_buffer68_ce0,
        weight_buffer68_we0,
        weight_buffer68_d0,
        weight_buffer69_address0,
        weight_buffer69_ce0,
        weight_buffer69_we0,
        weight_buffer69_d0,
        weight_buffer70_address0,
        weight_buffer70_ce0,
        weight_buffer70_we0,
        weight_buffer70_d0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_ifc1_AWVALID;
input   m_axi_ifc1_AWREADY;
output  [63:0] m_axi_ifc1_AWADDR;
output  [0:0] m_axi_ifc1_AWID;
output  [31:0] m_axi_ifc1_AWLEN;
output  [2:0] m_axi_ifc1_AWSIZE;
output  [1:0] m_axi_ifc1_AWBURST;
output  [1:0] m_axi_ifc1_AWLOCK;
output  [3:0] m_axi_ifc1_AWCACHE;
output  [2:0] m_axi_ifc1_AWPROT;
output  [3:0] m_axi_ifc1_AWQOS;
output  [3:0] m_axi_ifc1_AWREGION;
output  [0:0] m_axi_ifc1_AWUSER;
output   m_axi_ifc1_WVALID;
input   m_axi_ifc1_WREADY;
output  [127:0] m_axi_ifc1_WDATA;
output  [15:0] m_axi_ifc1_WSTRB;
output   m_axi_ifc1_WLAST;
output  [0:0] m_axi_ifc1_WID;
output  [0:0] m_axi_ifc1_WUSER;
output   m_axi_ifc1_ARVALID;
input   m_axi_ifc1_ARREADY;
output  [63:0] m_axi_ifc1_ARADDR;
output  [0:0] m_axi_ifc1_ARID;
output  [31:0] m_axi_ifc1_ARLEN;
output  [2:0] m_axi_ifc1_ARSIZE;
output  [1:0] m_axi_ifc1_ARBURST;
output  [1:0] m_axi_ifc1_ARLOCK;
output  [3:0] m_axi_ifc1_ARCACHE;
output  [2:0] m_axi_ifc1_ARPROT;
output  [3:0] m_axi_ifc1_ARQOS;
output  [3:0] m_axi_ifc1_ARREGION;
output  [0:0] m_axi_ifc1_ARUSER;
input   m_axi_ifc1_RVALID;
output   m_axi_ifc1_RREADY;
input  [127:0] m_axi_ifc1_RDATA;
input   m_axi_ifc1_RLAST;
input  [0:0] m_axi_ifc1_RID;
input  [0:0] m_axi_ifc1_RUSER;
input  [1:0] m_axi_ifc1_RRESP;
input   m_axi_ifc1_BVALID;
output   m_axi_ifc1_BREADY;
input  [1:0] m_axi_ifc1_BRESP;
input  [0:0] m_axi_ifc1_BID;
input  [0:0] m_axi_ifc1_BUSER;
output   m_axi_ifc2_AWVALID;
input   m_axi_ifc2_AWREADY;
output  [63:0] m_axi_ifc2_AWADDR;
output  [0:0] m_axi_ifc2_AWID;
output  [31:0] m_axi_ifc2_AWLEN;
output  [2:0] m_axi_ifc2_AWSIZE;
output  [1:0] m_axi_ifc2_AWBURST;
output  [1:0] m_axi_ifc2_AWLOCK;
output  [3:0] m_axi_ifc2_AWCACHE;
output  [2:0] m_axi_ifc2_AWPROT;
output  [3:0] m_axi_ifc2_AWQOS;
output  [3:0] m_axi_ifc2_AWREGION;
output  [0:0] m_axi_ifc2_AWUSER;
output   m_axi_ifc2_WVALID;
input   m_axi_ifc2_WREADY;
output  [127:0] m_axi_ifc2_WDATA;
output  [15:0] m_axi_ifc2_WSTRB;
output   m_axi_ifc2_WLAST;
output  [0:0] m_axi_ifc2_WID;
output  [0:0] m_axi_ifc2_WUSER;
output   m_axi_ifc2_ARVALID;
input   m_axi_ifc2_ARREADY;
output  [63:0] m_axi_ifc2_ARADDR;
output  [0:0] m_axi_ifc2_ARID;
output  [31:0] m_axi_ifc2_ARLEN;
output  [2:0] m_axi_ifc2_ARSIZE;
output  [1:0] m_axi_ifc2_ARBURST;
output  [1:0] m_axi_ifc2_ARLOCK;
output  [3:0] m_axi_ifc2_ARCACHE;
output  [2:0] m_axi_ifc2_ARPROT;
output  [3:0] m_axi_ifc2_ARQOS;
output  [3:0] m_axi_ifc2_ARREGION;
output  [0:0] m_axi_ifc2_ARUSER;
input   m_axi_ifc2_RVALID;
output   m_axi_ifc2_RREADY;
input  [127:0] m_axi_ifc2_RDATA;
input   m_axi_ifc2_RLAST;
input  [0:0] m_axi_ifc2_RID;
input  [0:0] m_axi_ifc2_RUSER;
input  [1:0] m_axi_ifc2_RRESP;
input   m_axi_ifc2_BVALID;
output   m_axi_ifc2_BREADY;
input  [1:0] m_axi_ifc2_BRESP;
input  [0:0] m_axi_ifc2_BID;
input  [0:0] m_axi_ifc2_BUSER;
output   m_axi_ifc3_AWVALID;
input   m_axi_ifc3_AWREADY;
output  [63:0] m_axi_ifc3_AWADDR;
output  [0:0] m_axi_ifc3_AWID;
output  [31:0] m_axi_ifc3_AWLEN;
output  [2:0] m_axi_ifc3_AWSIZE;
output  [1:0] m_axi_ifc3_AWBURST;
output  [1:0] m_axi_ifc3_AWLOCK;
output  [3:0] m_axi_ifc3_AWCACHE;
output  [2:0] m_axi_ifc3_AWPROT;
output  [3:0] m_axi_ifc3_AWQOS;
output  [3:0] m_axi_ifc3_AWREGION;
output  [0:0] m_axi_ifc3_AWUSER;
output   m_axi_ifc3_WVALID;
input   m_axi_ifc3_WREADY;
output  [127:0] m_axi_ifc3_WDATA;
output  [15:0] m_axi_ifc3_WSTRB;
output   m_axi_ifc3_WLAST;
output  [0:0] m_axi_ifc3_WID;
output  [0:0] m_axi_ifc3_WUSER;
output   m_axi_ifc3_ARVALID;
input   m_axi_ifc3_ARREADY;
output  [63:0] m_axi_ifc3_ARADDR;
output  [0:0] m_axi_ifc3_ARID;
output  [31:0] m_axi_ifc3_ARLEN;
output  [2:0] m_axi_ifc3_ARSIZE;
output  [1:0] m_axi_ifc3_ARBURST;
output  [1:0] m_axi_ifc3_ARLOCK;
output  [3:0] m_axi_ifc3_ARCACHE;
output  [2:0] m_axi_ifc3_ARPROT;
output  [3:0] m_axi_ifc3_ARQOS;
output  [3:0] m_axi_ifc3_ARREGION;
output  [0:0] m_axi_ifc3_ARUSER;
input   m_axi_ifc3_RVALID;
output   m_axi_ifc3_RREADY;
input  [127:0] m_axi_ifc3_RDATA;
input   m_axi_ifc3_RLAST;
input  [0:0] m_axi_ifc3_RID;
input  [0:0] m_axi_ifc3_RUSER;
input  [1:0] m_axi_ifc3_RRESP;
input   m_axi_ifc3_BVALID;
output   m_axi_ifc3_BREADY;
input  [1:0] m_axi_ifc3_BRESP;
input  [0:0] m_axi_ifc3_BID;
input  [0:0] m_axi_ifc3_BUSER;
output   m_axi_ifc4_AWVALID;
input   m_axi_ifc4_AWREADY;
output  [63:0] m_axi_ifc4_AWADDR;
output  [0:0] m_axi_ifc4_AWID;
output  [31:0] m_axi_ifc4_AWLEN;
output  [2:0] m_axi_ifc4_AWSIZE;
output  [1:0] m_axi_ifc4_AWBURST;
output  [1:0] m_axi_ifc4_AWLOCK;
output  [3:0] m_axi_ifc4_AWCACHE;
output  [2:0] m_axi_ifc4_AWPROT;
output  [3:0] m_axi_ifc4_AWQOS;
output  [3:0] m_axi_ifc4_AWREGION;
output  [0:0] m_axi_ifc4_AWUSER;
output   m_axi_ifc4_WVALID;
input   m_axi_ifc4_WREADY;
output  [127:0] m_axi_ifc4_WDATA;
output  [15:0] m_axi_ifc4_WSTRB;
output   m_axi_ifc4_WLAST;
output  [0:0] m_axi_ifc4_WID;
output  [0:0] m_axi_ifc4_WUSER;
output   m_axi_ifc4_ARVALID;
input   m_axi_ifc4_ARREADY;
output  [63:0] m_axi_ifc4_ARADDR;
output  [0:0] m_axi_ifc4_ARID;
output  [31:0] m_axi_ifc4_ARLEN;
output  [2:0] m_axi_ifc4_ARSIZE;
output  [1:0] m_axi_ifc4_ARBURST;
output  [1:0] m_axi_ifc4_ARLOCK;
output  [3:0] m_axi_ifc4_ARCACHE;
output  [2:0] m_axi_ifc4_ARPROT;
output  [3:0] m_axi_ifc4_ARQOS;
output  [3:0] m_axi_ifc4_ARREGION;
output  [0:0] m_axi_ifc4_ARUSER;
input   m_axi_ifc4_RVALID;
output   m_axi_ifc4_RREADY;
input  [127:0] m_axi_ifc4_RDATA;
input   m_axi_ifc4_RLAST;
input  [0:0] m_axi_ifc4_RID;
input  [0:0] m_axi_ifc4_RUSER;
input  [1:0] m_axi_ifc4_RRESP;
input   m_axi_ifc4_BVALID;
output   m_axi_ifc4_BREADY;
input  [1:0] m_axi_ifc4_BRESP;
input  [0:0] m_axi_ifc4_BID;
input  [0:0] m_axi_ifc4_BUSER;
output   m_axi_ifc5_AWVALID;
input   m_axi_ifc5_AWREADY;
output  [63:0] m_axi_ifc5_AWADDR;
output  [0:0] m_axi_ifc5_AWID;
output  [31:0] m_axi_ifc5_AWLEN;
output  [2:0] m_axi_ifc5_AWSIZE;
output  [1:0] m_axi_ifc5_AWBURST;
output  [1:0] m_axi_ifc5_AWLOCK;
output  [3:0] m_axi_ifc5_AWCACHE;
output  [2:0] m_axi_ifc5_AWPROT;
output  [3:0] m_axi_ifc5_AWQOS;
output  [3:0] m_axi_ifc5_AWREGION;
output  [0:0] m_axi_ifc5_AWUSER;
output   m_axi_ifc5_WVALID;
input   m_axi_ifc5_WREADY;
output  [127:0] m_axi_ifc5_WDATA;
output  [15:0] m_axi_ifc5_WSTRB;
output   m_axi_ifc5_WLAST;
output  [0:0] m_axi_ifc5_WID;
output  [0:0] m_axi_ifc5_WUSER;
output   m_axi_ifc5_ARVALID;
input   m_axi_ifc5_ARREADY;
output  [63:0] m_axi_ifc5_ARADDR;
output  [0:0] m_axi_ifc5_ARID;
output  [31:0] m_axi_ifc5_ARLEN;
output  [2:0] m_axi_ifc5_ARSIZE;
output  [1:0] m_axi_ifc5_ARBURST;
output  [1:0] m_axi_ifc5_ARLOCK;
output  [3:0] m_axi_ifc5_ARCACHE;
output  [2:0] m_axi_ifc5_ARPROT;
output  [3:0] m_axi_ifc5_ARQOS;
output  [3:0] m_axi_ifc5_ARREGION;
output  [0:0] m_axi_ifc5_ARUSER;
input   m_axi_ifc5_RVALID;
output   m_axi_ifc5_RREADY;
input  [127:0] m_axi_ifc5_RDATA;
input   m_axi_ifc5_RLAST;
input  [0:0] m_axi_ifc5_RID;
input  [0:0] m_axi_ifc5_RUSER;
input  [1:0] m_axi_ifc5_RRESP;
input   m_axi_ifc5_BVALID;
output   m_axi_ifc5_BREADY;
input  [1:0] m_axi_ifc5_BRESP;
input  [0:0] m_axi_ifc5_BID;
input  [0:0] m_axi_ifc5_BUSER;
output   m_axi_ifc6_AWVALID;
input   m_axi_ifc6_AWREADY;
output  [63:0] m_axi_ifc6_AWADDR;
output  [0:0] m_axi_ifc6_AWID;
output  [31:0] m_axi_ifc6_AWLEN;
output  [2:0] m_axi_ifc6_AWSIZE;
output  [1:0] m_axi_ifc6_AWBURST;
output  [1:0] m_axi_ifc6_AWLOCK;
output  [3:0] m_axi_ifc6_AWCACHE;
output  [2:0] m_axi_ifc6_AWPROT;
output  [3:0] m_axi_ifc6_AWQOS;
output  [3:0] m_axi_ifc6_AWREGION;
output  [0:0] m_axi_ifc6_AWUSER;
output   m_axi_ifc6_WVALID;
input   m_axi_ifc6_WREADY;
output  [127:0] m_axi_ifc6_WDATA;
output  [15:0] m_axi_ifc6_WSTRB;
output   m_axi_ifc6_WLAST;
output  [0:0] m_axi_ifc6_WID;
output  [0:0] m_axi_ifc6_WUSER;
output   m_axi_ifc6_ARVALID;
input   m_axi_ifc6_ARREADY;
output  [63:0] m_axi_ifc6_ARADDR;
output  [0:0] m_axi_ifc6_ARID;
output  [31:0] m_axi_ifc6_ARLEN;
output  [2:0] m_axi_ifc6_ARSIZE;
output  [1:0] m_axi_ifc6_ARBURST;
output  [1:0] m_axi_ifc6_ARLOCK;
output  [3:0] m_axi_ifc6_ARCACHE;
output  [2:0] m_axi_ifc6_ARPROT;
output  [3:0] m_axi_ifc6_ARQOS;
output  [3:0] m_axi_ifc6_ARREGION;
output  [0:0] m_axi_ifc6_ARUSER;
input   m_axi_ifc6_RVALID;
output   m_axi_ifc6_RREADY;
input  [127:0] m_axi_ifc6_RDATA;
input   m_axi_ifc6_RLAST;
input  [0:0] m_axi_ifc6_RID;
input  [0:0] m_axi_ifc6_RUSER;
input  [1:0] m_axi_ifc6_RRESP;
input   m_axi_ifc6_BVALID;
output   m_axi_ifc6_BREADY;
input  [1:0] m_axi_ifc6_BRESP;
input  [0:0] m_axi_ifc6_BID;
input  [0:0] m_axi_ifc6_BUSER;
input  [67:0] bound;
input  [63:0] ifc11;
input  [63:0] ifc22;
input  [63:0] ifc33;
input  [63:0] ifc44;
input  [63:0] ifc55;
input  [63:0] ifc66;
output  [11:0] weight_buffer_address0;
output   weight_buffer_ce0;
output   weight_buffer_we0;
output  [287:0] weight_buffer_d0;
output  [11:0] weight_buffer1_address0;
output   weight_buffer1_ce0;
output   weight_buffer1_we0;
output  [287:0] weight_buffer1_d0;
output  [11:0] weight_buffer2_address0;
output   weight_buffer2_ce0;
output   weight_buffer2_we0;
output  [287:0] weight_buffer2_d0;
output  [11:0] weight_buffer3_address0;
output   weight_buffer3_ce0;
output   weight_buffer3_we0;
output  [287:0] weight_buffer3_d0;
output  [11:0] weight_buffer4_address0;
output   weight_buffer4_ce0;
output   weight_buffer4_we0;
output  [287:0] weight_buffer4_d0;
output  [11:0] weight_buffer5_address0;
output   weight_buffer5_ce0;
output   weight_buffer5_we0;
output  [287:0] weight_buffer5_d0;
output  [11:0] weight_buffer6_address0;
output   weight_buffer6_ce0;
output   weight_buffer6_we0;
output  [287:0] weight_buffer6_d0;
output  [11:0] weight_buffer7_address0;
output   weight_buffer7_ce0;
output   weight_buffer7_we0;
output  [287:0] weight_buffer7_d0;
output  [11:0] weight_buffer8_address0;
output   weight_buffer8_ce0;
output   weight_buffer8_we0;
output  [287:0] weight_buffer8_d0;
output  [11:0] weight_buffer9_address0;
output   weight_buffer9_ce0;
output   weight_buffer9_we0;
output  [287:0] weight_buffer9_d0;
output  [11:0] weight_buffer10_address0;
output   weight_buffer10_ce0;
output   weight_buffer10_we0;
output  [287:0] weight_buffer10_d0;
output  [11:0] weight_buffer11_address0;
output   weight_buffer11_ce0;
output   weight_buffer11_we0;
output  [287:0] weight_buffer11_d0;
output  [11:0] weight_buffer12_address0;
output   weight_buffer12_ce0;
output   weight_buffer12_we0;
output  [287:0] weight_buffer12_d0;
output  [11:0] weight_buffer13_address0;
output   weight_buffer13_ce0;
output   weight_buffer13_we0;
output  [287:0] weight_buffer13_d0;
output  [11:0] weight_buffer14_address0;
output   weight_buffer14_ce0;
output   weight_buffer14_we0;
output  [287:0] weight_buffer14_d0;
output  [11:0] weight_buffer15_address0;
output   weight_buffer15_ce0;
output   weight_buffer15_we0;
output  [287:0] weight_buffer15_d0;
output  [11:0] weight_buffer16_address0;
output   weight_buffer16_ce0;
output   weight_buffer16_we0;
output  [287:0] weight_buffer16_d0;
output  [11:0] weight_buffer17_address0;
output   weight_buffer17_ce0;
output   weight_buffer17_we0;
output  [287:0] weight_buffer17_d0;
output  [11:0] weight_buffer18_address0;
output   weight_buffer18_ce0;
output   weight_buffer18_we0;
output  [287:0] weight_buffer18_d0;
output  [11:0] weight_buffer19_address0;
output   weight_buffer19_ce0;
output   weight_buffer19_we0;
output  [287:0] weight_buffer19_d0;
output  [11:0] weight_buffer20_address0;
output   weight_buffer20_ce0;
output   weight_buffer20_we0;
output  [287:0] weight_buffer20_d0;
output  [11:0] weight_buffer21_address0;
output   weight_buffer21_ce0;
output   weight_buffer21_we0;
output  [287:0] weight_buffer21_d0;
output  [11:0] weight_buffer22_address0;
output   weight_buffer22_ce0;
output   weight_buffer22_we0;
output  [287:0] weight_buffer22_d0;
output  [11:0] weight_buffer23_address0;
output   weight_buffer23_ce0;
output   weight_buffer23_we0;
output  [287:0] weight_buffer23_d0;
output  [11:0] weight_buffer24_address0;
output   weight_buffer24_ce0;
output   weight_buffer24_we0;
output  [287:0] weight_buffer24_d0;
output  [11:0] weight_buffer25_address0;
output   weight_buffer25_ce0;
output   weight_buffer25_we0;
output  [287:0] weight_buffer25_d0;
output  [11:0] weight_buffer26_address0;
output   weight_buffer26_ce0;
output   weight_buffer26_we0;
output  [287:0] weight_buffer26_d0;
output  [11:0] weight_buffer27_address0;
output   weight_buffer27_ce0;
output   weight_buffer27_we0;
output  [287:0] weight_buffer27_d0;
output  [11:0] weight_buffer28_address0;
output   weight_buffer28_ce0;
output   weight_buffer28_we0;
output  [287:0] weight_buffer28_d0;
output  [11:0] weight_buffer29_address0;
output   weight_buffer29_ce0;
output   weight_buffer29_we0;
output  [287:0] weight_buffer29_d0;
output  [11:0] weight_buffer30_address0;
output   weight_buffer30_ce0;
output   weight_buffer30_we0;
output  [287:0] weight_buffer30_d0;
output  [11:0] weight_buffer31_address0;
output   weight_buffer31_ce0;
output   weight_buffer31_we0;
output  [287:0] weight_buffer31_d0;
output  [11:0] weight_buffer32_address0;
output   weight_buffer32_ce0;
output   weight_buffer32_we0;
output  [287:0] weight_buffer32_d0;
output  [11:0] weight_buffer33_address0;
output   weight_buffer33_ce0;
output   weight_buffer33_we0;
output  [287:0] weight_buffer33_d0;
output  [11:0] weight_buffer34_address0;
output   weight_buffer34_ce0;
output   weight_buffer34_we0;
output  [287:0] weight_buffer34_d0;
output  [11:0] weight_buffer35_address0;
output   weight_buffer35_ce0;
output   weight_buffer35_we0;
output  [287:0] weight_buffer35_d0;
output  [11:0] weight_buffer36_address0;
output   weight_buffer36_ce0;
output   weight_buffer36_we0;
output  [287:0] weight_buffer36_d0;
output  [11:0] weight_buffer37_address0;
output   weight_buffer37_ce0;
output   weight_buffer37_we0;
output  [287:0] weight_buffer37_d0;
output  [11:0] weight_buffer38_address0;
output   weight_buffer38_ce0;
output   weight_buffer38_we0;
output  [287:0] weight_buffer38_d0;
output  [11:0] weight_buffer39_address0;
output   weight_buffer39_ce0;
output   weight_buffer39_we0;
output  [287:0] weight_buffer39_d0;
output  [11:0] weight_buffer40_address0;
output   weight_buffer40_ce0;
output   weight_buffer40_we0;
output  [287:0] weight_buffer40_d0;
output  [11:0] weight_buffer41_address0;
output   weight_buffer41_ce0;
output   weight_buffer41_we0;
output  [287:0] weight_buffer41_d0;
output  [11:0] weight_buffer42_address0;
output   weight_buffer42_ce0;
output   weight_buffer42_we0;
output  [287:0] weight_buffer42_d0;
output  [11:0] weight_buffer43_address0;
output   weight_buffer43_ce0;
output   weight_buffer43_we0;
output  [287:0] weight_buffer43_d0;
output  [11:0] weight_buffer44_address0;
output   weight_buffer44_ce0;
output   weight_buffer44_we0;
output  [287:0] weight_buffer44_d0;
output  [11:0] weight_buffer45_address0;
output   weight_buffer45_ce0;
output   weight_buffer45_we0;
output  [287:0] weight_buffer45_d0;
output  [11:0] weight_buffer46_address0;
output   weight_buffer46_ce0;
output   weight_buffer46_we0;
output  [287:0] weight_buffer46_d0;
output  [11:0] weight_buffer47_address0;
output   weight_buffer47_ce0;
output   weight_buffer47_we0;
output  [287:0] weight_buffer47_d0;
output  [11:0] weight_buffer48_address0;
output   weight_buffer48_ce0;
output   weight_buffer48_we0;
output  [287:0] weight_buffer48_d0;
output  [11:0] weight_buffer49_address0;
output   weight_buffer49_ce0;
output   weight_buffer49_we0;
output  [287:0] weight_buffer49_d0;
output  [11:0] weight_buffer50_address0;
output   weight_buffer50_ce0;
output   weight_buffer50_we0;
output  [287:0] weight_buffer50_d0;
output  [11:0] weight_buffer51_address0;
output   weight_buffer51_ce0;
output   weight_buffer51_we0;
output  [287:0] weight_buffer51_d0;
output  [11:0] weight_buffer52_address0;
output   weight_buffer52_ce0;
output   weight_buffer52_we0;
output  [287:0] weight_buffer52_d0;
output  [11:0] weight_buffer53_address0;
output   weight_buffer53_ce0;
output   weight_buffer53_we0;
output  [287:0] weight_buffer53_d0;
output  [11:0] weight_buffer54_address0;
output   weight_buffer54_ce0;
output   weight_buffer54_we0;
output  [287:0] weight_buffer54_d0;
output  [11:0] weight_buffer55_address0;
output   weight_buffer55_ce0;
output   weight_buffer55_we0;
output  [287:0] weight_buffer55_d0;
output  [11:0] weight_buffer56_address0;
output   weight_buffer56_ce0;
output   weight_buffer56_we0;
output  [287:0] weight_buffer56_d0;
output  [11:0] weight_buffer57_address0;
output   weight_buffer57_ce0;
output   weight_buffer57_we0;
output  [287:0] weight_buffer57_d0;
output  [11:0] weight_buffer58_address0;
output   weight_buffer58_ce0;
output   weight_buffer58_we0;
output  [287:0] weight_buffer58_d0;
output  [11:0] weight_buffer59_address0;
output   weight_buffer59_ce0;
output   weight_buffer59_we0;
output  [287:0] weight_buffer59_d0;
output  [11:0] weight_buffer60_address0;
output   weight_buffer60_ce0;
output   weight_buffer60_we0;
output  [287:0] weight_buffer60_d0;
output  [11:0] weight_buffer61_address0;
output   weight_buffer61_ce0;
output   weight_buffer61_we0;
output  [287:0] weight_buffer61_d0;
output  [11:0] weight_buffer62_address0;
output   weight_buffer62_ce0;
output   weight_buffer62_we0;
output  [287:0] weight_buffer62_d0;
output  [11:0] weight_buffer63_address0;
output   weight_buffer63_ce0;
output   weight_buffer63_we0;
output  [287:0] weight_buffer63_d0;
output  [11:0] weight_buffer64_address0;
output   weight_buffer64_ce0;
output   weight_buffer64_we0;
output  [287:0] weight_buffer64_d0;
output  [11:0] weight_buffer65_address0;
output   weight_buffer65_ce0;
output   weight_buffer65_we0;
output  [287:0] weight_buffer65_d0;
output  [11:0] weight_buffer66_address0;
output   weight_buffer66_ce0;
output   weight_buffer66_we0;
output  [287:0] weight_buffer66_d0;
output  [11:0] weight_buffer67_address0;
output   weight_buffer67_ce0;
output   weight_buffer67_we0;
output  [287:0] weight_buffer67_d0;
output  [11:0] weight_buffer68_address0;
output   weight_buffer68_ce0;
output   weight_buffer68_we0;
output  [287:0] weight_buffer68_d0;
output  [11:0] weight_buffer69_address0;
output   weight_buffer69_ce0;
output   weight_buffer69_we0;
output  [287:0] weight_buffer69_d0;
output  [11:0] weight_buffer70_address0;
output   weight_buffer70_ce0;
output   weight_buffer70_we0;
output  [287:0] weight_buffer70_d0;
output  [0:0] ap_return;

reg ap_idle;
reg m_axi_ifc1_ARVALID;
reg[63:0] m_axi_ifc1_ARADDR;
reg m_axi_ifc1_RREADY;
reg m_axi_ifc2_ARVALID;
reg[63:0] m_axi_ifc2_ARADDR;
reg m_axi_ifc2_RREADY;
reg m_axi_ifc3_ARVALID;
reg[63:0] m_axi_ifc3_ARADDR;
reg m_axi_ifc3_RREADY;
reg m_axi_ifc4_ARVALID;
reg[63:0] m_axi_ifc4_ARADDR;
reg m_axi_ifc4_RREADY;
reg m_axi_ifc5_ARVALID;
reg[63:0] m_axi_ifc5_ARADDR;
reg m_axi_ifc5_RREADY;
reg m_axi_ifc6_ARVALID;
reg[63:0] m_axi_ifc6_ARADDR;
reg m_axi_ifc6_RREADY;
reg[11:0] weight_buffer_address0;
reg weight_buffer_ce0;
reg weight_buffer_we0;
reg[287:0] weight_buffer_d0;
reg[11:0] weight_buffer1_address0;
reg weight_buffer1_ce0;
reg weight_buffer1_we0;
reg[287:0] weight_buffer1_d0;
reg[11:0] weight_buffer2_address0;
reg weight_buffer2_ce0;
reg weight_buffer2_we0;
reg[287:0] weight_buffer2_d0;
reg[11:0] weight_buffer3_address0;
reg weight_buffer3_ce0;
reg weight_buffer3_we0;
reg[287:0] weight_buffer3_d0;
reg[11:0] weight_buffer4_address0;
reg weight_buffer4_ce0;
reg weight_buffer4_we0;
reg[287:0] weight_buffer4_d0;
reg[11:0] weight_buffer5_address0;
reg weight_buffer5_ce0;
reg weight_buffer5_we0;
reg[287:0] weight_buffer5_d0;
reg[11:0] weight_buffer6_address0;
reg weight_buffer6_ce0;
reg weight_buffer6_we0;
reg[287:0] weight_buffer6_d0;
reg[11:0] weight_buffer7_address0;
reg weight_buffer7_ce0;
reg weight_buffer7_we0;
reg[287:0] weight_buffer7_d0;
reg[11:0] weight_buffer8_address0;
reg weight_buffer8_ce0;
reg weight_buffer8_we0;
reg[287:0] weight_buffer8_d0;
reg[11:0] weight_buffer9_address0;
reg weight_buffer9_ce0;
reg weight_buffer9_we0;
reg[287:0] weight_buffer9_d0;
reg[11:0] weight_buffer10_address0;
reg weight_buffer10_ce0;
reg weight_buffer10_we0;
reg[287:0] weight_buffer10_d0;
reg[11:0] weight_buffer11_address0;
reg weight_buffer11_ce0;
reg weight_buffer11_we0;
reg[287:0] weight_buffer11_d0;
reg[11:0] weight_buffer12_address0;
reg weight_buffer12_ce0;
reg weight_buffer12_we0;
reg[287:0] weight_buffer12_d0;
reg[11:0] weight_buffer13_address0;
reg weight_buffer13_ce0;
reg weight_buffer13_we0;
reg[287:0] weight_buffer13_d0;
reg[11:0] weight_buffer14_address0;
reg weight_buffer14_ce0;
reg weight_buffer14_we0;
reg[287:0] weight_buffer14_d0;
reg[11:0] weight_buffer15_address0;
reg weight_buffer15_ce0;
reg weight_buffer15_we0;
reg[287:0] weight_buffer15_d0;
reg[11:0] weight_buffer16_address0;
reg weight_buffer16_ce0;
reg weight_buffer16_we0;
reg[287:0] weight_buffer16_d0;
reg[11:0] weight_buffer17_address0;
reg weight_buffer17_ce0;
reg weight_buffer17_we0;
reg[287:0] weight_buffer17_d0;
reg[11:0] weight_buffer18_address0;
reg weight_buffer18_ce0;
reg weight_buffer18_we0;
reg[287:0] weight_buffer18_d0;
reg[11:0] weight_buffer19_address0;
reg weight_buffer19_ce0;
reg weight_buffer19_we0;
reg[287:0] weight_buffer19_d0;
reg[11:0] weight_buffer20_address0;
reg weight_buffer20_ce0;
reg weight_buffer20_we0;
reg[287:0] weight_buffer20_d0;
reg[11:0] weight_buffer21_address0;
reg weight_buffer21_ce0;
reg weight_buffer21_we0;
reg[287:0] weight_buffer21_d0;
reg[11:0] weight_buffer22_address0;
reg weight_buffer22_ce0;
reg weight_buffer22_we0;
reg[287:0] weight_buffer22_d0;
reg[11:0] weight_buffer23_address0;
reg weight_buffer23_ce0;
reg weight_buffer23_we0;
reg[287:0] weight_buffer23_d0;
reg[11:0] weight_buffer24_address0;
reg weight_buffer24_ce0;
reg weight_buffer24_we0;
reg[287:0] weight_buffer24_d0;
reg[11:0] weight_buffer25_address0;
reg weight_buffer25_ce0;
reg weight_buffer25_we0;
reg[287:0] weight_buffer25_d0;
reg[11:0] weight_buffer26_address0;
reg weight_buffer26_ce0;
reg weight_buffer26_we0;
reg[287:0] weight_buffer26_d0;
reg[11:0] weight_buffer27_address0;
reg weight_buffer27_ce0;
reg weight_buffer27_we0;
reg[287:0] weight_buffer27_d0;
reg[11:0] weight_buffer28_address0;
reg weight_buffer28_ce0;
reg weight_buffer28_we0;
reg[287:0] weight_buffer28_d0;
reg[11:0] weight_buffer29_address0;
reg weight_buffer29_ce0;
reg weight_buffer29_we0;
reg[287:0] weight_buffer29_d0;
reg[11:0] weight_buffer30_address0;
reg weight_buffer30_ce0;
reg weight_buffer30_we0;
reg[287:0] weight_buffer30_d0;
reg[11:0] weight_buffer31_address0;
reg weight_buffer31_ce0;
reg weight_buffer31_we0;
reg[287:0] weight_buffer31_d0;
reg[11:0] weight_buffer32_address0;
reg weight_buffer32_ce0;
reg weight_buffer32_we0;
reg[287:0] weight_buffer32_d0;
reg[11:0] weight_buffer33_address0;
reg weight_buffer33_ce0;
reg weight_buffer33_we0;
reg[287:0] weight_buffer33_d0;
reg[11:0] weight_buffer34_address0;
reg weight_buffer34_ce0;
reg weight_buffer34_we0;
reg[287:0] weight_buffer34_d0;
reg[11:0] weight_buffer35_address0;
reg weight_buffer35_ce0;
reg weight_buffer35_we0;
reg[287:0] weight_buffer35_d0;
reg[11:0] weight_buffer36_address0;
reg weight_buffer36_ce0;
reg weight_buffer36_we0;
reg[287:0] weight_buffer36_d0;
reg[11:0] weight_buffer37_address0;
reg weight_buffer37_ce0;
reg weight_buffer37_we0;
reg[287:0] weight_buffer37_d0;
reg[11:0] weight_buffer38_address0;
reg weight_buffer38_ce0;
reg weight_buffer38_we0;
reg[287:0] weight_buffer38_d0;
reg[11:0] weight_buffer39_address0;
reg weight_buffer39_ce0;
reg weight_buffer39_we0;
reg[287:0] weight_buffer39_d0;
reg[11:0] weight_buffer40_address0;
reg weight_buffer40_ce0;
reg weight_buffer40_we0;
reg[287:0] weight_buffer40_d0;
reg[11:0] weight_buffer41_address0;
reg weight_buffer41_ce0;
reg weight_buffer41_we0;
reg[287:0] weight_buffer41_d0;
reg[11:0] weight_buffer42_address0;
reg weight_buffer42_ce0;
reg weight_buffer42_we0;
reg[287:0] weight_buffer42_d0;
reg[11:0] weight_buffer43_address0;
reg weight_buffer43_ce0;
reg weight_buffer43_we0;
reg[287:0] weight_buffer43_d0;
reg[11:0] weight_buffer44_address0;
reg weight_buffer44_ce0;
reg weight_buffer44_we0;
reg[287:0] weight_buffer44_d0;
reg[11:0] weight_buffer45_address0;
reg weight_buffer45_ce0;
reg weight_buffer45_we0;
reg[287:0] weight_buffer45_d0;
reg[11:0] weight_buffer46_address0;
reg weight_buffer46_ce0;
reg weight_buffer46_we0;
reg[287:0] weight_buffer46_d0;
reg[11:0] weight_buffer47_address0;
reg weight_buffer47_ce0;
reg weight_buffer47_we0;
reg[287:0] weight_buffer47_d0;
reg[11:0] weight_buffer48_address0;
reg weight_buffer48_ce0;
reg weight_buffer48_we0;
reg[287:0] weight_buffer48_d0;
reg[11:0] weight_buffer49_address0;
reg weight_buffer49_ce0;
reg weight_buffer49_we0;
reg[287:0] weight_buffer49_d0;
reg[11:0] weight_buffer50_address0;
reg weight_buffer50_ce0;
reg weight_buffer50_we0;
reg[287:0] weight_buffer50_d0;
reg[11:0] weight_buffer51_address0;
reg weight_buffer51_ce0;
reg weight_buffer51_we0;
reg[287:0] weight_buffer51_d0;
reg[11:0] weight_buffer52_address0;
reg weight_buffer52_ce0;
reg weight_buffer52_we0;
reg[287:0] weight_buffer52_d0;
reg[11:0] weight_buffer53_address0;
reg weight_buffer53_ce0;
reg weight_buffer53_we0;
reg[287:0] weight_buffer53_d0;
reg[11:0] weight_buffer54_address0;
reg weight_buffer54_ce0;
reg weight_buffer54_we0;
reg[287:0] weight_buffer54_d0;
reg[11:0] weight_buffer55_address0;
reg weight_buffer55_ce0;
reg weight_buffer55_we0;
reg[287:0] weight_buffer55_d0;
reg[11:0] weight_buffer56_address0;
reg weight_buffer56_ce0;
reg weight_buffer56_we0;
reg[287:0] weight_buffer56_d0;
reg[11:0] weight_buffer57_address0;
reg weight_buffer57_ce0;
reg weight_buffer57_we0;
reg[287:0] weight_buffer57_d0;
reg[11:0] weight_buffer58_address0;
reg weight_buffer58_ce0;
reg weight_buffer58_we0;
reg[287:0] weight_buffer58_d0;
reg[11:0] weight_buffer59_address0;
reg weight_buffer59_ce0;
reg weight_buffer59_we0;
reg[287:0] weight_buffer59_d0;
reg[11:0] weight_buffer60_address0;
reg weight_buffer60_ce0;
reg weight_buffer60_we0;
reg[287:0] weight_buffer60_d0;
reg[11:0] weight_buffer61_address0;
reg weight_buffer61_ce0;
reg weight_buffer61_we0;
reg[287:0] weight_buffer61_d0;
reg[11:0] weight_buffer62_address0;
reg weight_buffer62_ce0;
reg weight_buffer62_we0;
reg[287:0] weight_buffer62_d0;
reg[11:0] weight_buffer63_address0;
reg weight_buffer63_ce0;
reg weight_buffer63_we0;
reg[287:0] weight_buffer63_d0;
reg[11:0] weight_buffer64_address0;
reg weight_buffer64_ce0;
reg weight_buffer64_we0;
reg[287:0] weight_buffer64_d0;
reg[11:0] weight_buffer65_address0;
reg weight_buffer65_ce0;
reg weight_buffer65_we0;
reg[287:0] weight_buffer65_d0;
reg[11:0] weight_buffer66_address0;
reg weight_buffer66_ce0;
reg weight_buffer66_we0;
reg[287:0] weight_buffer66_d0;
reg[11:0] weight_buffer67_address0;
reg weight_buffer67_ce0;
reg weight_buffer67_we0;
reg[287:0] weight_buffer67_d0;
reg[11:0] weight_buffer68_address0;
reg weight_buffer68_ce0;
reg weight_buffer68_we0;
reg[287:0] weight_buffer68_d0;
reg[11:0] weight_buffer69_address0;
reg weight_buffer69_ce0;
reg weight_buffer69_we0;
reg[287:0] weight_buffer69_d0;
reg[11:0] weight_buffer70_address0;
reg weight_buffer70_ce0;
reg weight_buffer70_we0;
reg[287:0] weight_buffer70_d0;
reg[0:0] ap_return;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
reg   [0:0] icmp_ln27_reg_8366;
reg    ap_block_state4_io;
wire    ap_block_state8_pp0_stage3_iter1;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter2_reg;
reg    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
reg    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln86_reg_8438;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ifc1_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    ifc1_blk_n_R;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter1_reg;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
reg    ifc2_blk_n_AR;
reg    ifc2_blk_n_R;
reg    ifc3_blk_n_AR;
reg    ifc3_blk_n_R;
reg    ifc4_blk_n_AR;
reg    ifc4_blk_n_R;
reg    ifc5_blk_n_AR;
reg    ifc5_blk_n_R;
reg    ifc6_blk_n_AR;
reg    ifc6_blk_n_R;
reg   [0:0] merge_reg_5637;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state5_io;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln27_fu_5721_p2;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
reg    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter3_reg;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter4_reg;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter5_reg;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter6_reg;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter7_reg;
reg   [0:0] icmp_ln27_reg_8366_pp0_iter8_reg;
wire   [31:0] select_ln27_1_fu_5779_p3;
reg   [31:0] select_ln27_1_reg_8370;
wire   [31:0] select_ln27_3_fu_5825_p3;
reg   [31:0] select_ln27_3_reg_8376;
wire   [31:0] zext_ln42_1_fu_5883_p1;
reg   [31:0] zext_ln42_1_reg_8382;
reg   [59:0] trunc_ln225_6_reg_8388;
reg   [59:0] trunc_ln225_7_reg_8393;
reg   [59:0] trunc_ln225_8_reg_8398;
reg   [59:0] trunc_ln225_9_reg_8403;
reg   [59:0] trunc_ln225_s_reg_8408;
reg   [59:0] trunc_ln225_1_reg_8413;
wire  signed [31:0] or_ln96_fu_6085_p2;
reg  signed [31:0] or_ln96_reg_8418;
reg   [25:0] tmp_reg_8423;
reg   [25:0] tmp_reg_8423_pp0_iter1_reg;
reg   [25:0] tmp_reg_8423_pp0_iter2_reg;
reg   [25:0] tmp_reg_8423_pp0_iter3_reg;
reg   [25:0] tmp_reg_8423_pp0_iter4_reg;
reg   [25:0] tmp_reg_8423_pp0_iter5_reg;
reg   [25:0] tmp_reg_8423_pp0_iter6_reg;
reg   [25:0] tmp_reg_8423_pp0_iter7_reg;
reg   [25:0] tmp_reg_8423_pp0_iter8_reg;
reg   [57:0] tmp_3_reg_8428;
reg   [57:0] tmp_3_reg_8428_pp0_iter1_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter2_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter3_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter4_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter5_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter6_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter7_reg;
reg   [57:0] tmp_3_reg_8428_pp0_iter8_reg;
wire  signed [31:0] or_ln96_2_fu_6141_p2;
reg  signed [31:0] or_ln96_2_reg_8433;
wire   [0:0] icmp_ln86_fu_6153_p2;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter4_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter5_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter6_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter7_reg;
reg   [0:0] icmp_ln86_reg_8438_pp0_iter8_reg;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
wire    ap_block_state7_pp0_stage2_iter1;
reg    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
reg    ap_block_pp0_stage2_11001;
reg   [59:0] trunc_ln225_2_reg_8478;
reg   [59:0] trunc_ln225_3_reg_8483;
reg   [59:0] trunc_ln225_4_reg_8488;
reg   [59:0] trunc_ln225_5_reg_8493;
reg   [59:0] trunc_ln225_10_reg_8498;
reg   [59:0] trunc_ln225_11_reg_8503;
wire   [31:0] addr_offset_3_fu_6479_p2;
reg   [31:0] addr_offset_3_reg_8508;
wire  signed [31:0] or_ln96_1_fu_6484_p2;
reg  signed [31:0] or_ln96_1_reg_8518;
reg   [57:0] tmp_6_reg_8523;
reg   [57:0] tmp_6_reg_8523_pp0_iter1_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter2_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter3_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter4_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter5_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter6_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter7_reg;
reg   [57:0] tmp_6_reg_8523_pp0_iter8_reg;
reg   [57:0] tmp_10_reg_8528;
reg   [57:0] tmp_10_reg_8528_pp0_iter1_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter2_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter3_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter4_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter5_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter6_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter7_reg;
reg   [57:0] tmp_10_reg_8528_pp0_iter8_reg;
reg    ap_block_pp0_stage3_11001;
reg   [59:0] trunc_ln225_12_reg_8569;
reg   [59:0] trunc_ln225_13_reg_8574;
reg   [59:0] trunc_ln225_14_reg_8579;
reg   [59:0] trunc_ln225_15_reg_8584;
reg   [59:0] trunc_ln225_16_reg_8589;
reg   [59:0] trunc_ln225_17_reg_8594;
wire  signed [32:0] sext_ln96_2_fu_6791_p1;
reg  signed [32:0] sext_ln96_2_reg_8599;
reg   [57:0] tmp_5_reg_8605;
reg   [57:0] tmp_5_reg_8605_pp0_iter1_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter2_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter3_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter4_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter5_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter6_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter7_reg;
reg   [57:0] tmp_5_reg_8605_pp0_iter8_reg;
reg   [57:0] tmp_7_reg_8610;
reg   [57:0] tmp_7_reg_8610_pp0_iter1_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter2_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter3_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter4_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter5_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter6_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter7_reg;
reg   [57:0] tmp_7_reg_8610_pp0_iter8_reg;
reg   [57:0] tmp_8_reg_8651;
reg   [57:0] tmp_8_reg_8651_pp0_iter2_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter3_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter4_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter5_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter6_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter7_reg;
reg   [57:0] tmp_8_reg_8651_pp0_iter8_reg;
reg   [57:0] tmp_9_reg_8656;
reg   [57:0] tmp_9_reg_8656_pp0_iter2_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter3_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter4_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter5_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter6_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter7_reg;
reg   [57:0] tmp_9_reg_8656_pp0_iter8_reg;
reg   [127:0] ifc1_addr_read_reg_8661;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter3_reg;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter4_reg;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter5_reg;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter6_reg;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter7_reg;
reg   [127:0] ifc1_addr_read_reg_8661_pp0_iter8_reg;
reg   [127:0] ifc3_addr_read_reg_8666;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter3_reg;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter4_reg;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter5_reg;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter6_reg;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter7_reg;
reg   [127:0] ifc3_addr_read_reg_8666_pp0_iter8_reg;
reg   [127:0] ifc5_addr_read_reg_8671;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter3_reg;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter4_reg;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter5_reg;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter6_reg;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter7_reg;
reg   [127:0] ifc5_addr_read_reg_8671_pp0_iter8_reg;
reg   [127:0] ifc6_addr_read_reg_8676;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter3_reg;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter4_reg;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter5_reg;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter6_reg;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter7_reg;
reg   [127:0] ifc6_addr_read_reg_8676_pp0_iter8_reg;
wire   [31:0] trunc_ln674_fu_6966_p1;
reg   [31:0] trunc_ln674_reg_8681;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter3_reg;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter4_reg;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter5_reg;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter6_reg;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter7_reg;
reg   [31:0] trunc_ln674_reg_8681_pp0_iter8_reg;
wire   [63:0] trunc_ln414_fu_6970_p1;
reg   [63:0] trunc_ln414_reg_8686;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter3_reg;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter4_reg;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter5_reg;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter6_reg;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter7_reg;
reg   [63:0] trunc_ln414_reg_8686_pp0_iter8_reg;
reg   [95:0] tmp_1_reg_8691;
reg   [95:0] tmp_1_reg_8691_pp0_iter3_reg;
reg   [95:0] tmp_1_reg_8691_pp0_iter4_reg;
reg   [95:0] tmp_1_reg_8691_pp0_iter5_reg;
reg   [95:0] tmp_1_reg_8691_pp0_iter6_reg;
reg   [95:0] tmp_1_reg_8691_pp0_iter7_reg;
reg   [95:0] tmp_1_reg_8691_pp0_iter8_reg;
reg   [63:0] tmp_4_reg_8696;
reg   [63:0] tmp_4_reg_8696_pp0_iter3_reg;
reg   [63:0] tmp_4_reg_8696_pp0_iter4_reg;
reg   [63:0] tmp_4_reg_8696_pp0_iter5_reg;
reg   [63:0] tmp_4_reg_8696_pp0_iter6_reg;
reg   [63:0] tmp_4_reg_8696_pp0_iter7_reg;
reg   [63:0] tmp_4_reg_8696_pp0_iter8_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter3_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter4_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter5_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter6_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter7_reg;
reg   [127:0] ifc2_addr_1_read_reg_8701_pp0_iter8_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter3_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter4_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter5_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter6_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter7_reg;
reg   [127:0] ifc3_addr_1_read_reg_8706_pp0_iter8_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter3_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter4_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter5_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter6_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter7_reg;
reg   [127:0] ifc4_addr_1_read_reg_8711_pp0_iter8_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter3_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter4_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter5_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter6_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter7_reg;
reg   [127:0] ifc5_addr_1_read_reg_8716_pp0_iter8_reg;
wire   [95:0] trunc_ln414_1_fu_6994_p1;
reg   [95:0] trunc_ln414_1_reg_8721;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter3_reg;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter4_reg;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter5_reg;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter6_reg;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter7_reg;
reg   [95:0] trunc_ln414_1_reg_8721_pp0_iter8_reg;
reg   [31:0] p_Result_21_3_reg_8726;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter3_reg;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter4_reg;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter5_reg;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter6_reg;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter7_reg;
reg   [31:0] p_Result_21_3_reg_8726_pp0_iter8_reg;
wire   [31:0] trunc_ln674_1_fu_7008_p1;
reg   [31:0] trunc_ln674_1_reg_8731;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter3_reg;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter4_reg;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter5_reg;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter6_reg;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter7_reg;
reg   [31:0] trunc_ln674_1_reg_8731_pp0_iter8_reg;
reg   [95:0] tmp_s_reg_8736;
reg   [95:0] tmp_s_reg_8736_pp0_iter3_reg;
reg   [95:0] tmp_s_reg_8736_pp0_iter4_reg;
reg   [95:0] tmp_s_reg_8736_pp0_iter5_reg;
reg   [95:0] tmp_s_reg_8736_pp0_iter6_reg;
reg   [95:0] tmp_s_reg_8736_pp0_iter7_reg;
reg   [95:0] tmp_s_reg_8736_pp0_iter8_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter3_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter4_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter5_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter6_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter7_reg;
reg   [127:0] ifc1_addr_2_read_reg_8741_pp0_iter8_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter3_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter4_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter5_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter6_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter7_reg;
reg   [127:0] ifc2_addr_2_read_reg_8746_pp0_iter8_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter3_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter4_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter5_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter6_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter7_reg;
reg   [127:0] ifc4_addr_2_read_reg_8751_pp0_iter8_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter3_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter4_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter5_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter6_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter7_reg;
reg   [127:0] ifc6_addr_2_read_reg_8756_pp0_iter8_reg;
wire   [63:0] trunc_ln414_2_fu_7022_p1;
reg   [63:0] trunc_ln414_2_reg_8761;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter3_reg;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter4_reg;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter5_reg;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter6_reg;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter7_reg;
reg   [63:0] trunc_ln414_2_reg_8761_pp0_iter8_reg;
wire   [95:0] trunc_ln414_3_fu_7026_p1;
reg   [95:0] trunc_ln414_3_reg_8766;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter3_reg;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter4_reg;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter5_reg;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter6_reg;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter7_reg;
reg   [95:0] trunc_ln414_3_reg_8766_pp0_iter8_reg;
reg   [63:0] tmp_2_reg_8771;
reg   [63:0] tmp_2_reg_8771_pp0_iter3_reg;
reg   [63:0] tmp_2_reg_8771_pp0_iter4_reg;
reg   [63:0] tmp_2_reg_8771_pp0_iter5_reg;
reg   [63:0] tmp_2_reg_8771_pp0_iter6_reg;
reg   [63:0] tmp_2_reg_8771_pp0_iter7_reg;
reg   [63:0] tmp_2_reg_8771_pp0_iter8_reg;
reg   [31:0] p_Result_21_7_reg_8776;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter3_reg;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter4_reg;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter5_reg;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter6_reg;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter7_reg;
reg   [31:0] p_Result_21_7_reg_8776_pp0_iter8_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter9_stage0;
reg    ap_idle_pp0_0to8;
wire   [63:0] zext_ln96_fu_7132_p1;
wire   [63:0] zext_ln96_3_fu_7284_p1;
wire   [63:0] zext_ln96_5_fu_7436_p1;
wire   [63:0] zext_ln96_7_fu_7588_p1;
wire   [63:0] zext_ln96_9_fu_7740_p1;
wire   [63:0] zext_ln96_11_fu_7892_p1;
wire   [63:0] zext_ln96_13_fu_8044_p1;
wire   [63:0] zext_ln96_15_fu_8196_p1;
wire  signed [63:0] sext_ln225_1_fu_6222_p1;
wire  signed [63:0] sext_ln225_3_fu_6232_p1;
wire  signed [63:0] sext_ln225_5_fu_6242_p1;
wire  signed [63:0] sext_ln225_7_fu_6252_p1;
wire  signed [63:0] sext_ln225_9_fu_6262_p1;
wire  signed [63:0] sext_ln225_11_fu_6272_p1;
wire  signed [63:0] sext_ln225_12_fu_6536_p1;
wire  signed [63:0] sext_ln225_13_fu_6546_p1;
wire  signed [63:0] sext_ln225_14_fu_6556_p1;
wire  signed [63:0] sext_ln225_15_fu_6566_p1;
wire  signed [63:0] sext_ln225_16_fu_6576_p1;
wire  signed [63:0] sext_ln225_17_fu_6586_p1;
wire  signed [63:0] sext_ln225_18_fu_6848_p1;
wire  signed [63:0] sext_ln225_19_fu_6858_p1;
wire  signed [63:0] sext_ln225_20_fu_6868_p1;
wire  signed [63:0] sext_ln225_21_fu_6878_p1;
wire  signed [63:0] sext_ln225_22_fu_6888_p1;
wire  signed [63:0] sext_ln225_23_fu_6898_p1;
reg   [3:0] j_fu_452;
wire   [3:0] j_2_fu_6159_p2;
wire    ap_loop_init;
reg   [31:0] indvars_iv115_fu_456;
wire   [31:0] add_ln32_fu_6165_p2;
reg   [31:0] indvars_iv125_fu_460;
wire   [31:0] indvars_iv_next126_fu_6171_p2;
reg   [63:0] i_fu_464;
wire   [63:0] select_ln27_6_fu_5849_p3;
reg   [31:0] indvars_iv113_fu_468;
wire   [31:0] select_ln27_5_fu_5841_p3;
reg   [31:0] indvars_iv123_fu_472;
wire   [31:0] select_ln27_4_fu_5833_p3;
reg   [67:0] indvar_flatten_fu_476;
wire   [67:0] add_ln27_1_fu_5726_p2;
wire   [6:0] trunc_ln96_fu_7128_p1;
wire   [287:0] p_Result_22_0_8_fu_7050_p4;
wire   [287:0] p_Result_22_1_8_fu_7206_p4;
wire   [287:0] p_Result_22_2_8_fu_7358_p4;
wire   [287:0] p_Result_22_3_8_fu_7510_p4;
wire   [287:0] p_Result_22_4_8_fu_7662_p4;
wire   [287:0] p_Result_22_5_8_fu_7814_p4;
wire   [287:0] p_Result_22_6_8_fu_7966_p4;
wire   [287:0] p_Result_22_7_8_fu_8118_p4;
wire   [24:0] empty_fu_5691_p1;
wire   [26:0] empty_255_fu_5703_p1;
wire   [31:0] p_shl_fu_5695_p3;
wire   [31:0] p_shl1_fu_5707_p3;
wire   [0:0] icmp_ln32_fu_5765_p2;
wire   [31:0] indvars_iv_next124_fu_5759_p2;
wire   [31:0] add_ln27_fu_5753_p2;
wire   [63:0] i_6_fu_5747_p2;
wire   [24:0] empty_256_fu_5795_p1;
wire   [26:0] empty_257_fu_5807_p1;
wire   [31:0] p_shl_mid1_fu_5799_p3;
wire   [31:0] p_shl61_mid1_fu_5811_p3;
wire   [31:0] addr_offset_mid1_fu_5819_p2;
wire   [31:0] addr_offset_fu_5715_p2;
wire   [3:0] select_ln27_2_fu_5787_p3;
wire   [4:0] shl_ln42_1_fu_5865_p3;
wire   [7:0] shl_ln1_fu_5857_p3;
wire   [7:0] zext_ln42_fu_5873_p1;
wire   [7:0] add_ln42_fu_5877_p2;
wire   [31:0] addr_offset_1_fu_5887_p2;
wire   [31:0] add_ln43_fu_5893_p2;
wire   [35:0] shl_ln2_fu_5899_p3;
wire  signed [63:0] sext_ln225_fu_5907_p1;
wire   [63:0] add_ln225_fu_5911_p2;
wire   [31:0] add_ln44_fu_5926_p2;
wire   [35:0] shl_ln225_1_fu_5932_p3;
wire  signed [63:0] sext_ln225_2_fu_5940_p1;
wire   [63:0] add_ln225_1_fu_5944_p2;
wire   [31:0] add_ln45_fu_5959_p2;
wire   [35:0] shl_ln225_2_fu_5965_p3;
wire  signed [63:0] sext_ln225_4_fu_5973_p1;
wire   [63:0] add_ln225_2_fu_5977_p2;
wire   [31:0] add_ln46_fu_5992_p2;
wire   [35:0] shl_ln225_3_fu_5998_p3;
wire  signed [63:0] sext_ln225_6_fu_6006_p1;
wire   [63:0] add_ln225_3_fu_6010_p2;
wire   [31:0] or_ln47_fu_6025_p2;
wire   [35:0] shl_ln225_4_fu_6031_p3;
wire  signed [63:0] sext_ln225_8_fu_6039_p1;
wire   [63:0] add_ln225_4_fu_6043_p2;
wire   [35:0] shl_ln225_5_fu_6058_p3;
wire  signed [63:0] sext_ln225_10_fu_6066_p1;
wire   [63:0] add_ln225_5_fu_6070_p2;
wire   [7:0] grp_fu_6091_p1;
wire   [31:0] mul_ln96_fu_6101_p0;
wire   [33:0] mul_ln96_fu_6101_p1;
wire   [64:0] mul_ln96_fu_6101_p2;
wire  signed [63:0] sext_ln96_1_fu_6117_p1;
wire   [63:0] mul_ln96_1_fu_6125_p0;
wire   [65:0] mul_ln96_1_fu_6125_p1;
wire   [128:0] mul_ln96_1_fu_6125_p2;
wire   [31:0] add_ln86_fu_6147_p2;
wire   [31:0] select_ln27_fu_5771_p3;
wire   [31:0] or_ln27_fu_6212_p2;
wire   [31:0] addr_offset_2_fu_6282_p2;
wire   [31:0] add_ln56_fu_6287_p2;
wire   [35:0] shl_ln225_6_fu_6293_p3;
wire  signed [63:0] sext_ln225_24_fu_6301_p1;
wire   [63:0] add_ln225_6_fu_6305_p2;
wire   [31:0] add_ln57_fu_6320_p2;
wire   [35:0] shl_ln225_7_fu_6326_p3;
wire  signed [63:0] sext_ln225_25_fu_6334_p1;
wire   [63:0] add_ln225_7_fu_6338_p2;
wire   [31:0] add_ln58_fu_6353_p2;
wire   [35:0] shl_ln225_8_fu_6359_p3;
wire  signed [63:0] sext_ln225_26_fu_6367_p1;
wire   [63:0] add_ln225_8_fu_6371_p2;
wire   [31:0] add_ln59_fu_6386_p2;
wire   [35:0] shl_ln225_9_fu_6392_p3;
wire  signed [63:0] sext_ln225_27_fu_6400_p1;
wire   [63:0] add_ln225_9_fu_6404_p2;
wire   [31:0] or_ln60_fu_6419_p2;
wire   [35:0] shl_ln225_s_fu_6425_p3;
wire  signed [63:0] sext_ln225_28_fu_6433_p1;
wire   [63:0] add_ln225_10_fu_6437_p2;
wire   [35:0] shl_ln225_10_fu_6452_p3;
wire  signed [63:0] sext_ln225_29_fu_6460_p1;
wire   [63:0] add_ln225_11_fu_6464_p2;
wire   [31:0] or_ln27_1_fu_6217_p2;
wire  signed [63:0] sext_ln96_4_fu_6489_p1;
wire   [63:0] mul_ln96_3_fu_6497_p0;
wire   [65:0] mul_ln96_3_fu_6497_p1;
wire   [128:0] mul_ln96_3_fu_6497_p2;
wire  signed [63:0] sext_ln96_8_fu_6513_p1;
wire   [63:0] mul_ln96_7_fu_6520_p0;
wire   [65:0] mul_ln96_7_fu_6520_p1;
wire   [128:0] mul_ln96_7_fu_6520_p2;
wire   [31:0] add_ln69_fu_6596_p2;
wire   [35:0] shl_ln225_11_fu_6601_p3;
wire  signed [63:0] sext_ln225_30_fu_6609_p1;
wire   [63:0] add_ln225_12_fu_6613_p2;
wire   [31:0] add_ln70_fu_6628_p2;
wire   [35:0] shl_ln225_12_fu_6633_p3;
wire  signed [63:0] sext_ln225_31_fu_6641_p1;
wire   [63:0] add_ln225_13_fu_6645_p2;
wire   [31:0] add_ln71_fu_6660_p2;
wire   [35:0] shl_ln225_13_fu_6665_p3;
wire  signed [63:0] sext_ln225_32_fu_6673_p1;
wire   [63:0] add_ln225_14_fu_6677_p2;
wire   [31:0] add_ln72_fu_6692_p2;
wire   [35:0] shl_ln225_14_fu_6697_p3;
wire  signed [63:0] sext_ln225_33_fu_6705_p1;
wire   [63:0] add_ln225_15_fu_6709_p2;
wire   [31:0] or_ln73_fu_6724_p2;
wire   [35:0] shl_ln225_15_fu_6729_p3;
wire  signed [63:0] sext_ln225_34_fu_6737_p1;
wire   [63:0] add_ln225_16_fu_6741_p2;
wire   [35:0] shl_ln225_16_fu_6756_p3;
wire  signed [63:0] sext_ln225_35_fu_6763_p1;
wire   [63:0] add_ln225_17_fu_6767_p2;
wire  signed [32:0] sext_ln96_fu_6782_p1;
wire   [32:0] add_ln96_fu_6785_p2;
wire  signed [63:0] sext_ln96_3_fu_6794_p1;
wire   [63:0] mul_ln96_2_fu_6802_p0;
wire   [65:0] mul_ln96_2_fu_6802_p1;
wire   [128:0] mul_ln96_2_fu_6802_p2;
wire   [32:0] add_ln96_1_fu_6818_p2;
wire  signed [63:0] sext_ln96_5_fu_6824_p1;
wire   [63:0] mul_ln96_4_fu_6832_p0;
wire   [65:0] mul_ln96_4_fu_6832_p1;
wire   [128:0] mul_ln96_4_fu_6832_p2;
wire   [32:0] add_ln96_2_fu_6908_p2;
wire  signed [63:0] sext_ln96_6_fu_6918_p1;
wire   [63:0] mul_ln96_5_fu_6926_p0;
wire   [65:0] mul_ln96_5_fu_6926_p1;
wire   [128:0] mul_ln96_5_fu_6926_p2;
wire   [32:0] add_ln96_3_fu_6913_p2;
wire  signed [63:0] sext_ln96_7_fu_6942_p1;
wire   [63:0] mul_ln96_6_fu_6950_p0;
wire   [65:0] mul_ln96_6_fu_6950_p1;
wire   [128:0] mul_ln96_6_fu_6950_p2;
wire   [6:0] grp_fu_6091_p2;
reg    grp_fu_6091_ce;
reg   [0:0] ap_return_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to9;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [128:0] mul_ln96_1_fu_6125_p00;
wire   [128:0] mul_ln96_2_fu_6802_p00;
wire   [128:0] mul_ln96_3_fu_6497_p00;
wire   [128:0] mul_ln96_4_fu_6832_p00;
wire   [128:0] mul_ln96_5_fu_6926_p00;
wire   [128:0] mul_ln96_6_fu_6950_p00;
wire   [128:0] mul_ln96_7_fu_6520_p00;
wire   [64:0] mul_ln96_fu_6101_p00;
reg    ap_condition_2170;
reg    ap_condition_2172;
reg    ap_condition_2175;
reg    ap_condition_1566;
reg    ap_condition_1577;
reg    ap_condition_4198;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_return_preg = 1'd0;
#0 ap_done_reg = 1'b0;
end

LINEAR_urem_32ns_8ns_7_36_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 7 ))
urem_32ns_8ns_7_36_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln27_1_fu_5779_p3),
    .din1(grp_fu_6091_p1),
    .ce(grp_fu_6091_ce),
    .dout(grp_fu_6091_p2)
);

LINEAR_mul_32ns_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32ns_34ns_65_1_1_U7(
    .din0(mul_ln96_fu_6101_p0),
    .din1(mul_ln96_fu_6101_p1),
    .dout(mul_ln96_fu_6101_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U8(
    .din0(mul_ln96_1_fu_6125_p0),
    .din1(mul_ln96_1_fu_6125_p1),
    .dout(mul_ln96_1_fu_6125_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U9(
    .din0(mul_ln96_3_fu_6497_p0),
    .din1(mul_ln96_3_fu_6497_p1),
    .dout(mul_ln96_3_fu_6497_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U10(
    .din0(mul_ln96_7_fu_6520_p0),
    .din1(mul_ln96_7_fu_6520_p1),
    .dout(mul_ln96_7_fu_6520_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U11(
    .din0(mul_ln96_2_fu_6802_p0),
    .din1(mul_ln96_2_fu_6802_p1),
    .dout(mul_ln96_2_fu_6802_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U12(
    .din0(mul_ln96_4_fu_6832_p0),
    .din1(mul_ln96_4_fu_6832_p1),
    .dout(mul_ln96_4_fu_6832_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U13(
    .din0(mul_ln96_5_fu_6926_p0),
    .din1(mul_ln96_5_fu_6926_p1),
    .dout(mul_ln96_5_fu_6926_p2)
);

LINEAR_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U14(
    .din0(mul_ln96_6_fu_6950_p0),
    .din1(mul_ln96_6_fu_6950_p1),
    .dout(mul_ln96_6_fu_6950_p2)
);

LINEAR_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln86_reg_8438_pp0_iter8_reg == 1'd0) | (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd1)))) begin
            ap_return_preg <= merge_reg_5637;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_464 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        i_fu_464 <= select_ln27_6_fu_5849_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_476 <= 68'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        indvar_flatten_fu_476 <= add_ln27_1_fu_5726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvars_iv113_fu_468 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        indvars_iv113_fu_468 <= select_ln27_5_fu_5841_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvars_iv115_fu_456 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        indvars_iv115_fu_456 <= add_ln32_fu_6165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvars_iv123_fu_472 <= 32'd8;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        indvars_iv123_fu_472 <= select_ln27_4_fu_5833_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvars_iv125_fu_460 <= 32'd8;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        indvars_iv125_fu_460 <= indvars_iv_next126_fu_6171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_452 <= 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln86_fu_6153_p2 == 1'd1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        j_fu_452 <= j_2_fu_6159_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1566)) begin
        if (((icmp_ln86_fu_6153_p2 == 1'd0) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
            merge_reg_5637 <= 1'd0;
        end else if ((icmp_ln27_fu_5721_p2 == 1'd1)) begin
            merge_reg_5637 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        addr_offset_3_reg_8508[31 : 1] <= addr_offset_3_fu_6479_p2[31 : 1];
        or_ln96_1_reg_8518[31 : 2] <= or_ln96_1_fu_6484_p2[31 : 2];
        tmp_10_reg_8528 <= {{mul_ln96_7_fu_6520_p2[128:71]}};
        tmp_6_reg_8523 <= {{mul_ln96_3_fu_6497_p2[128:71]}};
        trunc_ln225_10_reg_8498 <= {{add_ln225_10_fu_6437_p2[63:4]}};
        trunc_ln225_11_reg_8503 <= {{add_ln225_11_fu_6464_p2[63:4]}};
        trunc_ln225_2_reg_8478 <= {{add_ln225_6_fu_6305_p2[63:4]}};
        trunc_ln225_3_reg_8483 <= {{add_ln225_7_fu_6338_p2[63:4]}};
        trunc_ln225_4_reg_8488 <= {{add_ln225_8_fu_6371_p2[63:4]}};
        trunc_ln225_5_reg_8493 <= {{add_ln225_9_fu_6404_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln27_reg_8366 <= icmp_ln27_fu_5721_p2;
        icmp_ln27_reg_8366_pp0_iter1_reg <= icmp_ln27_reg_8366;
        icmp_ln27_reg_8366_pp0_iter2_reg <= icmp_ln27_reg_8366_pp0_iter1_reg;
        icmp_ln27_reg_8366_pp0_iter3_reg <= icmp_ln27_reg_8366_pp0_iter2_reg;
        icmp_ln27_reg_8366_pp0_iter4_reg <= icmp_ln27_reg_8366_pp0_iter3_reg;
        icmp_ln27_reg_8366_pp0_iter5_reg <= icmp_ln27_reg_8366_pp0_iter4_reg;
        icmp_ln27_reg_8366_pp0_iter6_reg <= icmp_ln27_reg_8366_pp0_iter5_reg;
        icmp_ln27_reg_8366_pp0_iter7_reg <= icmp_ln27_reg_8366_pp0_iter6_reg;
        icmp_ln27_reg_8366_pp0_iter8_reg <= icmp_ln27_reg_8366_pp0_iter7_reg;
        icmp_ln86_reg_8438_pp0_iter1_reg <= icmp_ln86_reg_8438;
        icmp_ln86_reg_8438_pp0_iter2_reg <= icmp_ln86_reg_8438_pp0_iter1_reg;
        icmp_ln86_reg_8438_pp0_iter3_reg <= icmp_ln86_reg_8438_pp0_iter2_reg;
        icmp_ln86_reg_8438_pp0_iter4_reg <= icmp_ln86_reg_8438_pp0_iter3_reg;
        icmp_ln86_reg_8438_pp0_iter5_reg <= icmp_ln86_reg_8438_pp0_iter4_reg;
        icmp_ln86_reg_8438_pp0_iter6_reg <= icmp_ln86_reg_8438_pp0_iter5_reg;
        icmp_ln86_reg_8438_pp0_iter7_reg <= icmp_ln86_reg_8438_pp0_iter6_reg;
        icmp_ln86_reg_8438_pp0_iter8_reg <= icmp_ln86_reg_8438_pp0_iter7_reg;
        ifc1_addr_read_reg_8661_pp0_iter3_reg <= ifc1_addr_read_reg_8661;
        ifc1_addr_read_reg_8661_pp0_iter4_reg <= ifc1_addr_read_reg_8661_pp0_iter3_reg;
        ifc1_addr_read_reg_8661_pp0_iter5_reg <= ifc1_addr_read_reg_8661_pp0_iter4_reg;
        ifc1_addr_read_reg_8661_pp0_iter6_reg <= ifc1_addr_read_reg_8661_pp0_iter5_reg;
        ifc1_addr_read_reg_8661_pp0_iter7_reg <= ifc1_addr_read_reg_8661_pp0_iter6_reg;
        ifc1_addr_read_reg_8661_pp0_iter8_reg <= ifc1_addr_read_reg_8661_pp0_iter7_reg;
        ifc3_addr_read_reg_8666_pp0_iter3_reg <= ifc3_addr_read_reg_8666;
        ifc3_addr_read_reg_8666_pp0_iter4_reg <= ifc3_addr_read_reg_8666_pp0_iter3_reg;
        ifc3_addr_read_reg_8666_pp0_iter5_reg <= ifc3_addr_read_reg_8666_pp0_iter4_reg;
        ifc3_addr_read_reg_8666_pp0_iter6_reg <= ifc3_addr_read_reg_8666_pp0_iter5_reg;
        ifc3_addr_read_reg_8666_pp0_iter7_reg <= ifc3_addr_read_reg_8666_pp0_iter6_reg;
        ifc3_addr_read_reg_8666_pp0_iter8_reg <= ifc3_addr_read_reg_8666_pp0_iter7_reg;
        ifc5_addr_read_reg_8671_pp0_iter3_reg <= ifc5_addr_read_reg_8671;
        ifc5_addr_read_reg_8671_pp0_iter4_reg <= ifc5_addr_read_reg_8671_pp0_iter3_reg;
        ifc5_addr_read_reg_8671_pp0_iter5_reg <= ifc5_addr_read_reg_8671_pp0_iter4_reg;
        ifc5_addr_read_reg_8671_pp0_iter6_reg <= ifc5_addr_read_reg_8671_pp0_iter5_reg;
        ifc5_addr_read_reg_8671_pp0_iter7_reg <= ifc5_addr_read_reg_8671_pp0_iter6_reg;
        ifc5_addr_read_reg_8671_pp0_iter8_reg <= ifc5_addr_read_reg_8671_pp0_iter7_reg;
        ifc6_addr_read_reg_8676_pp0_iter3_reg <= ifc6_addr_read_reg_8676;
        ifc6_addr_read_reg_8676_pp0_iter4_reg <= ifc6_addr_read_reg_8676_pp0_iter3_reg;
        ifc6_addr_read_reg_8676_pp0_iter5_reg <= ifc6_addr_read_reg_8676_pp0_iter4_reg;
        ifc6_addr_read_reg_8676_pp0_iter6_reg <= ifc6_addr_read_reg_8676_pp0_iter5_reg;
        ifc6_addr_read_reg_8676_pp0_iter7_reg <= ifc6_addr_read_reg_8676_pp0_iter6_reg;
        ifc6_addr_read_reg_8676_pp0_iter8_reg <= ifc6_addr_read_reg_8676_pp0_iter7_reg;
        tmp_1_reg_8691_pp0_iter3_reg <= tmp_1_reg_8691;
        tmp_1_reg_8691_pp0_iter4_reg <= tmp_1_reg_8691_pp0_iter3_reg;
        tmp_1_reg_8691_pp0_iter5_reg <= tmp_1_reg_8691_pp0_iter4_reg;
        tmp_1_reg_8691_pp0_iter6_reg <= tmp_1_reg_8691_pp0_iter5_reg;
        tmp_1_reg_8691_pp0_iter7_reg <= tmp_1_reg_8691_pp0_iter6_reg;
        tmp_1_reg_8691_pp0_iter8_reg <= tmp_1_reg_8691_pp0_iter7_reg;
        tmp_3_reg_8428_pp0_iter1_reg <= tmp_3_reg_8428;
        tmp_3_reg_8428_pp0_iter2_reg <= tmp_3_reg_8428_pp0_iter1_reg;
        tmp_3_reg_8428_pp0_iter3_reg <= tmp_3_reg_8428_pp0_iter2_reg;
        tmp_3_reg_8428_pp0_iter4_reg <= tmp_3_reg_8428_pp0_iter3_reg;
        tmp_3_reg_8428_pp0_iter5_reg <= tmp_3_reg_8428_pp0_iter4_reg;
        tmp_3_reg_8428_pp0_iter6_reg <= tmp_3_reg_8428_pp0_iter5_reg;
        tmp_3_reg_8428_pp0_iter7_reg <= tmp_3_reg_8428_pp0_iter6_reg;
        tmp_3_reg_8428_pp0_iter8_reg <= tmp_3_reg_8428_pp0_iter7_reg;
        tmp_4_reg_8696_pp0_iter3_reg <= tmp_4_reg_8696;
        tmp_4_reg_8696_pp0_iter4_reg <= tmp_4_reg_8696_pp0_iter3_reg;
        tmp_4_reg_8696_pp0_iter5_reg <= tmp_4_reg_8696_pp0_iter4_reg;
        tmp_4_reg_8696_pp0_iter6_reg <= tmp_4_reg_8696_pp0_iter5_reg;
        tmp_4_reg_8696_pp0_iter7_reg <= tmp_4_reg_8696_pp0_iter6_reg;
        tmp_4_reg_8696_pp0_iter8_reg <= tmp_4_reg_8696_pp0_iter7_reg;
        tmp_reg_8423_pp0_iter1_reg <= tmp_reg_8423;
        tmp_reg_8423_pp0_iter2_reg <= tmp_reg_8423_pp0_iter1_reg;
        tmp_reg_8423_pp0_iter3_reg <= tmp_reg_8423_pp0_iter2_reg;
        tmp_reg_8423_pp0_iter4_reg <= tmp_reg_8423_pp0_iter3_reg;
        tmp_reg_8423_pp0_iter5_reg <= tmp_reg_8423_pp0_iter4_reg;
        tmp_reg_8423_pp0_iter6_reg <= tmp_reg_8423_pp0_iter5_reg;
        tmp_reg_8423_pp0_iter7_reg <= tmp_reg_8423_pp0_iter6_reg;
        tmp_reg_8423_pp0_iter8_reg <= tmp_reg_8423_pp0_iter7_reg;
        trunc_ln414_reg_8686_pp0_iter3_reg <= trunc_ln414_reg_8686;
        trunc_ln414_reg_8686_pp0_iter4_reg <= trunc_ln414_reg_8686_pp0_iter3_reg;
        trunc_ln414_reg_8686_pp0_iter5_reg <= trunc_ln414_reg_8686_pp0_iter4_reg;
        trunc_ln414_reg_8686_pp0_iter6_reg <= trunc_ln414_reg_8686_pp0_iter5_reg;
        trunc_ln414_reg_8686_pp0_iter7_reg <= trunc_ln414_reg_8686_pp0_iter6_reg;
        trunc_ln414_reg_8686_pp0_iter8_reg <= trunc_ln414_reg_8686_pp0_iter7_reg;
        trunc_ln674_reg_8681_pp0_iter3_reg <= trunc_ln674_reg_8681;
        trunc_ln674_reg_8681_pp0_iter4_reg <= trunc_ln674_reg_8681_pp0_iter3_reg;
        trunc_ln674_reg_8681_pp0_iter5_reg <= trunc_ln674_reg_8681_pp0_iter4_reg;
        trunc_ln674_reg_8681_pp0_iter6_reg <= trunc_ln674_reg_8681_pp0_iter5_reg;
        trunc_ln674_reg_8681_pp0_iter7_reg <= trunc_ln674_reg_8681_pp0_iter6_reg;
        trunc_ln674_reg_8681_pp0_iter8_reg <= trunc_ln674_reg_8681_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln27_fu_5721_p2 == 1'd0))) begin
        icmp_ln86_reg_8438 <= icmp_ln86_fu_6153_p2;
        or_ln96_2_reg_8433[31 : 3] <= or_ln96_2_fu_6141_p2[31 : 3];
        or_ln96_reg_8418[31 : 1] <= or_ln96_fu_6085_p2[31 : 1];
        select_ln27_1_reg_8370 <= select_ln27_1_fu_5779_p3;
        select_ln27_3_reg_8376[31 : 5] <= select_ln27_3_fu_5825_p3[31 : 5];
        tmp_3_reg_8428 <= {{mul_ln96_1_fu_6125_p2[128:71]}};
        tmp_reg_8423 <= {{mul_ln96_fu_6101_p2[64:39]}};
        trunc_ln225_1_reg_8413 <= {{add_ln225_5_fu_6070_p2[63:4]}};
        trunc_ln225_6_reg_8388 <= {{add_ln225_fu_5911_p2[63:4]}};
        trunc_ln225_7_reg_8393 <= {{add_ln225_1_fu_5944_p2[63:4]}};
        trunc_ln225_8_reg_8398 <= {{add_ln225_2_fu_5977_p2[63:4]}};
        trunc_ln225_9_reg_8403 <= {{add_ln225_3_fu_6010_p2[63:4]}};
        trunc_ln225_s_reg_8408 <= {{add_ln225_4_fu_6043_p2[63:4]}};
        zext_ln42_1_reg_8382[7 : 1] <= zext_ln42_1_fu_5883_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ifc1_addr_2_read_reg_8741 <= m_axi_ifc1_RDATA;
        ifc2_addr_2_read_reg_8746 <= m_axi_ifc2_RDATA;
        ifc4_addr_2_read_reg_8751 <= m_axi_ifc4_RDATA;
        ifc6_addr_2_read_reg_8756 <= m_axi_ifc6_RDATA;
        p_Result_21_7_reg_8776 <= {{m_axi_ifc3_RDATA[127:96]}};
        tmp_2_reg_8771 <= {{m_axi_ifc5_RDATA[127:64]}};
        trunc_ln414_2_reg_8761 <= trunc_ln414_2_fu_7022_p1;
        trunc_ln414_3_reg_8766 <= trunc_ln414_3_fu_7026_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ifc1_addr_2_read_reg_8741_pp0_iter3_reg <= ifc1_addr_2_read_reg_8741;
        ifc1_addr_2_read_reg_8741_pp0_iter4_reg <= ifc1_addr_2_read_reg_8741_pp0_iter3_reg;
        ifc1_addr_2_read_reg_8741_pp0_iter5_reg <= ifc1_addr_2_read_reg_8741_pp0_iter4_reg;
        ifc1_addr_2_read_reg_8741_pp0_iter6_reg <= ifc1_addr_2_read_reg_8741_pp0_iter5_reg;
        ifc1_addr_2_read_reg_8741_pp0_iter7_reg <= ifc1_addr_2_read_reg_8741_pp0_iter6_reg;
        ifc1_addr_2_read_reg_8741_pp0_iter8_reg <= ifc1_addr_2_read_reg_8741_pp0_iter7_reg;
        ifc2_addr_2_read_reg_8746_pp0_iter3_reg <= ifc2_addr_2_read_reg_8746;
        ifc2_addr_2_read_reg_8746_pp0_iter4_reg <= ifc2_addr_2_read_reg_8746_pp0_iter3_reg;
        ifc2_addr_2_read_reg_8746_pp0_iter5_reg <= ifc2_addr_2_read_reg_8746_pp0_iter4_reg;
        ifc2_addr_2_read_reg_8746_pp0_iter6_reg <= ifc2_addr_2_read_reg_8746_pp0_iter5_reg;
        ifc2_addr_2_read_reg_8746_pp0_iter7_reg <= ifc2_addr_2_read_reg_8746_pp0_iter6_reg;
        ifc2_addr_2_read_reg_8746_pp0_iter8_reg <= ifc2_addr_2_read_reg_8746_pp0_iter7_reg;
        ifc4_addr_2_read_reg_8751_pp0_iter3_reg <= ifc4_addr_2_read_reg_8751;
        ifc4_addr_2_read_reg_8751_pp0_iter4_reg <= ifc4_addr_2_read_reg_8751_pp0_iter3_reg;
        ifc4_addr_2_read_reg_8751_pp0_iter5_reg <= ifc4_addr_2_read_reg_8751_pp0_iter4_reg;
        ifc4_addr_2_read_reg_8751_pp0_iter6_reg <= ifc4_addr_2_read_reg_8751_pp0_iter5_reg;
        ifc4_addr_2_read_reg_8751_pp0_iter7_reg <= ifc4_addr_2_read_reg_8751_pp0_iter6_reg;
        ifc4_addr_2_read_reg_8751_pp0_iter8_reg <= ifc4_addr_2_read_reg_8751_pp0_iter7_reg;
        ifc6_addr_2_read_reg_8756_pp0_iter3_reg <= ifc6_addr_2_read_reg_8756;
        ifc6_addr_2_read_reg_8756_pp0_iter4_reg <= ifc6_addr_2_read_reg_8756_pp0_iter3_reg;
        ifc6_addr_2_read_reg_8756_pp0_iter5_reg <= ifc6_addr_2_read_reg_8756_pp0_iter4_reg;
        ifc6_addr_2_read_reg_8756_pp0_iter6_reg <= ifc6_addr_2_read_reg_8756_pp0_iter5_reg;
        ifc6_addr_2_read_reg_8756_pp0_iter7_reg <= ifc6_addr_2_read_reg_8756_pp0_iter6_reg;
        ifc6_addr_2_read_reg_8756_pp0_iter8_reg <= ifc6_addr_2_read_reg_8756_pp0_iter7_reg;
        p_Result_21_7_reg_8776_pp0_iter3_reg <= p_Result_21_7_reg_8776;
        p_Result_21_7_reg_8776_pp0_iter4_reg <= p_Result_21_7_reg_8776_pp0_iter3_reg;
        p_Result_21_7_reg_8776_pp0_iter5_reg <= p_Result_21_7_reg_8776_pp0_iter4_reg;
        p_Result_21_7_reg_8776_pp0_iter6_reg <= p_Result_21_7_reg_8776_pp0_iter5_reg;
        p_Result_21_7_reg_8776_pp0_iter7_reg <= p_Result_21_7_reg_8776_pp0_iter6_reg;
        p_Result_21_7_reg_8776_pp0_iter8_reg <= p_Result_21_7_reg_8776_pp0_iter7_reg;
        tmp_2_reg_8771_pp0_iter3_reg <= tmp_2_reg_8771;
        tmp_2_reg_8771_pp0_iter4_reg <= tmp_2_reg_8771_pp0_iter3_reg;
        tmp_2_reg_8771_pp0_iter5_reg <= tmp_2_reg_8771_pp0_iter4_reg;
        tmp_2_reg_8771_pp0_iter6_reg <= tmp_2_reg_8771_pp0_iter5_reg;
        tmp_2_reg_8771_pp0_iter7_reg <= tmp_2_reg_8771_pp0_iter6_reg;
        tmp_2_reg_8771_pp0_iter8_reg <= tmp_2_reg_8771_pp0_iter7_reg;
        tmp_5_reg_8605_pp0_iter1_reg <= tmp_5_reg_8605;
        tmp_5_reg_8605_pp0_iter2_reg <= tmp_5_reg_8605_pp0_iter1_reg;
        tmp_5_reg_8605_pp0_iter3_reg <= tmp_5_reg_8605_pp0_iter2_reg;
        tmp_5_reg_8605_pp0_iter4_reg <= tmp_5_reg_8605_pp0_iter3_reg;
        tmp_5_reg_8605_pp0_iter5_reg <= tmp_5_reg_8605_pp0_iter4_reg;
        tmp_5_reg_8605_pp0_iter6_reg <= tmp_5_reg_8605_pp0_iter5_reg;
        tmp_5_reg_8605_pp0_iter7_reg <= tmp_5_reg_8605_pp0_iter6_reg;
        tmp_5_reg_8605_pp0_iter8_reg <= tmp_5_reg_8605_pp0_iter7_reg;
        tmp_7_reg_8610_pp0_iter1_reg <= tmp_7_reg_8610;
        tmp_7_reg_8610_pp0_iter2_reg <= tmp_7_reg_8610_pp0_iter1_reg;
        tmp_7_reg_8610_pp0_iter3_reg <= tmp_7_reg_8610_pp0_iter2_reg;
        tmp_7_reg_8610_pp0_iter4_reg <= tmp_7_reg_8610_pp0_iter3_reg;
        tmp_7_reg_8610_pp0_iter5_reg <= tmp_7_reg_8610_pp0_iter4_reg;
        tmp_7_reg_8610_pp0_iter6_reg <= tmp_7_reg_8610_pp0_iter5_reg;
        tmp_7_reg_8610_pp0_iter7_reg <= tmp_7_reg_8610_pp0_iter6_reg;
        tmp_7_reg_8610_pp0_iter8_reg <= tmp_7_reg_8610_pp0_iter7_reg;
        trunc_ln414_2_reg_8761_pp0_iter3_reg <= trunc_ln414_2_reg_8761;
        trunc_ln414_2_reg_8761_pp0_iter4_reg <= trunc_ln414_2_reg_8761_pp0_iter3_reg;
        trunc_ln414_2_reg_8761_pp0_iter5_reg <= trunc_ln414_2_reg_8761_pp0_iter4_reg;
        trunc_ln414_2_reg_8761_pp0_iter6_reg <= trunc_ln414_2_reg_8761_pp0_iter5_reg;
        trunc_ln414_2_reg_8761_pp0_iter7_reg <= trunc_ln414_2_reg_8761_pp0_iter6_reg;
        trunc_ln414_2_reg_8761_pp0_iter8_reg <= trunc_ln414_2_reg_8761_pp0_iter7_reg;
        trunc_ln414_3_reg_8766_pp0_iter3_reg <= trunc_ln414_3_reg_8766;
        trunc_ln414_3_reg_8766_pp0_iter4_reg <= trunc_ln414_3_reg_8766_pp0_iter3_reg;
        trunc_ln414_3_reg_8766_pp0_iter5_reg <= trunc_ln414_3_reg_8766_pp0_iter4_reg;
        trunc_ln414_3_reg_8766_pp0_iter6_reg <= trunc_ln414_3_reg_8766_pp0_iter5_reg;
        trunc_ln414_3_reg_8766_pp0_iter7_reg <= trunc_ln414_3_reg_8766_pp0_iter6_reg;
        trunc_ln414_3_reg_8766_pp0_iter8_reg <= trunc_ln414_3_reg_8766_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ifc1_addr_read_reg_8661 <= m_axi_ifc1_RDATA;
        ifc3_addr_read_reg_8666 <= m_axi_ifc3_RDATA;
        ifc5_addr_read_reg_8671 <= m_axi_ifc5_RDATA;
        ifc6_addr_read_reg_8676 <= m_axi_ifc6_RDATA;
        tmp_1_reg_8691 <= {{m_axi_ifc4_RDATA[127:32]}};
        tmp_4_reg_8696 <= {{m_axi_ifc2_RDATA[127:64]}};
        trunc_ln414_reg_8686 <= trunc_ln414_fu_6970_p1;
        trunc_ln674_reg_8681 <= trunc_ln674_fu_6966_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ifc2_addr_1_read_reg_8701 <= m_axi_ifc2_RDATA;
        ifc3_addr_1_read_reg_8706 <= m_axi_ifc3_RDATA;
        ifc4_addr_1_read_reg_8711 <= m_axi_ifc4_RDATA;
        ifc5_addr_1_read_reg_8716 <= m_axi_ifc5_RDATA;
        p_Result_21_3_reg_8726 <= {{m_axi_ifc6_RDATA[127:96]}};
        tmp_s_reg_8736 <= {{m_axi_ifc1_RDATA[127:32]}};
        trunc_ln414_1_reg_8721 <= trunc_ln414_1_fu_6994_p1;
        trunc_ln674_1_reg_8731 <= trunc_ln674_1_fu_7008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ifc2_addr_1_read_reg_8701_pp0_iter3_reg <= ifc2_addr_1_read_reg_8701;
        ifc2_addr_1_read_reg_8701_pp0_iter4_reg <= ifc2_addr_1_read_reg_8701_pp0_iter3_reg;
        ifc2_addr_1_read_reg_8701_pp0_iter5_reg <= ifc2_addr_1_read_reg_8701_pp0_iter4_reg;
        ifc2_addr_1_read_reg_8701_pp0_iter6_reg <= ifc2_addr_1_read_reg_8701_pp0_iter5_reg;
        ifc2_addr_1_read_reg_8701_pp0_iter7_reg <= ifc2_addr_1_read_reg_8701_pp0_iter6_reg;
        ifc2_addr_1_read_reg_8701_pp0_iter8_reg <= ifc2_addr_1_read_reg_8701_pp0_iter7_reg;
        ifc3_addr_1_read_reg_8706_pp0_iter3_reg <= ifc3_addr_1_read_reg_8706;
        ifc3_addr_1_read_reg_8706_pp0_iter4_reg <= ifc3_addr_1_read_reg_8706_pp0_iter3_reg;
        ifc3_addr_1_read_reg_8706_pp0_iter5_reg <= ifc3_addr_1_read_reg_8706_pp0_iter4_reg;
        ifc3_addr_1_read_reg_8706_pp0_iter6_reg <= ifc3_addr_1_read_reg_8706_pp0_iter5_reg;
        ifc3_addr_1_read_reg_8706_pp0_iter7_reg <= ifc3_addr_1_read_reg_8706_pp0_iter6_reg;
        ifc3_addr_1_read_reg_8706_pp0_iter8_reg <= ifc3_addr_1_read_reg_8706_pp0_iter7_reg;
        ifc4_addr_1_read_reg_8711_pp0_iter3_reg <= ifc4_addr_1_read_reg_8711;
        ifc4_addr_1_read_reg_8711_pp0_iter4_reg <= ifc4_addr_1_read_reg_8711_pp0_iter3_reg;
        ifc4_addr_1_read_reg_8711_pp0_iter5_reg <= ifc4_addr_1_read_reg_8711_pp0_iter4_reg;
        ifc4_addr_1_read_reg_8711_pp0_iter6_reg <= ifc4_addr_1_read_reg_8711_pp0_iter5_reg;
        ifc4_addr_1_read_reg_8711_pp0_iter7_reg <= ifc4_addr_1_read_reg_8711_pp0_iter6_reg;
        ifc4_addr_1_read_reg_8711_pp0_iter8_reg <= ifc4_addr_1_read_reg_8711_pp0_iter7_reg;
        ifc5_addr_1_read_reg_8716_pp0_iter3_reg <= ifc5_addr_1_read_reg_8716;
        ifc5_addr_1_read_reg_8716_pp0_iter4_reg <= ifc5_addr_1_read_reg_8716_pp0_iter3_reg;
        ifc5_addr_1_read_reg_8716_pp0_iter5_reg <= ifc5_addr_1_read_reg_8716_pp0_iter4_reg;
        ifc5_addr_1_read_reg_8716_pp0_iter6_reg <= ifc5_addr_1_read_reg_8716_pp0_iter5_reg;
        ifc5_addr_1_read_reg_8716_pp0_iter7_reg <= ifc5_addr_1_read_reg_8716_pp0_iter6_reg;
        ifc5_addr_1_read_reg_8716_pp0_iter8_reg <= ifc5_addr_1_read_reg_8716_pp0_iter7_reg;
        p_Result_21_3_reg_8726_pp0_iter3_reg <= p_Result_21_3_reg_8726;
        p_Result_21_3_reg_8726_pp0_iter4_reg <= p_Result_21_3_reg_8726_pp0_iter3_reg;
        p_Result_21_3_reg_8726_pp0_iter5_reg <= p_Result_21_3_reg_8726_pp0_iter4_reg;
        p_Result_21_3_reg_8726_pp0_iter6_reg <= p_Result_21_3_reg_8726_pp0_iter5_reg;
        p_Result_21_3_reg_8726_pp0_iter7_reg <= p_Result_21_3_reg_8726_pp0_iter6_reg;
        p_Result_21_3_reg_8726_pp0_iter8_reg <= p_Result_21_3_reg_8726_pp0_iter7_reg;
        tmp_10_reg_8528_pp0_iter1_reg <= tmp_10_reg_8528;
        tmp_10_reg_8528_pp0_iter2_reg <= tmp_10_reg_8528_pp0_iter1_reg;
        tmp_10_reg_8528_pp0_iter3_reg <= tmp_10_reg_8528_pp0_iter2_reg;
        tmp_10_reg_8528_pp0_iter4_reg <= tmp_10_reg_8528_pp0_iter3_reg;
        tmp_10_reg_8528_pp0_iter5_reg <= tmp_10_reg_8528_pp0_iter4_reg;
        tmp_10_reg_8528_pp0_iter6_reg <= tmp_10_reg_8528_pp0_iter5_reg;
        tmp_10_reg_8528_pp0_iter7_reg <= tmp_10_reg_8528_pp0_iter6_reg;
        tmp_10_reg_8528_pp0_iter8_reg <= tmp_10_reg_8528_pp0_iter7_reg;
        tmp_6_reg_8523_pp0_iter1_reg <= tmp_6_reg_8523;
        tmp_6_reg_8523_pp0_iter2_reg <= tmp_6_reg_8523_pp0_iter1_reg;
        tmp_6_reg_8523_pp0_iter3_reg <= tmp_6_reg_8523_pp0_iter2_reg;
        tmp_6_reg_8523_pp0_iter4_reg <= tmp_6_reg_8523_pp0_iter3_reg;
        tmp_6_reg_8523_pp0_iter5_reg <= tmp_6_reg_8523_pp0_iter4_reg;
        tmp_6_reg_8523_pp0_iter6_reg <= tmp_6_reg_8523_pp0_iter5_reg;
        tmp_6_reg_8523_pp0_iter7_reg <= tmp_6_reg_8523_pp0_iter6_reg;
        tmp_6_reg_8523_pp0_iter8_reg <= tmp_6_reg_8523_pp0_iter7_reg;
        tmp_s_reg_8736_pp0_iter3_reg <= tmp_s_reg_8736;
        tmp_s_reg_8736_pp0_iter4_reg <= tmp_s_reg_8736_pp0_iter3_reg;
        tmp_s_reg_8736_pp0_iter5_reg <= tmp_s_reg_8736_pp0_iter4_reg;
        tmp_s_reg_8736_pp0_iter6_reg <= tmp_s_reg_8736_pp0_iter5_reg;
        tmp_s_reg_8736_pp0_iter7_reg <= tmp_s_reg_8736_pp0_iter6_reg;
        tmp_s_reg_8736_pp0_iter8_reg <= tmp_s_reg_8736_pp0_iter7_reg;
        trunc_ln414_1_reg_8721_pp0_iter3_reg <= trunc_ln414_1_reg_8721;
        trunc_ln414_1_reg_8721_pp0_iter4_reg <= trunc_ln414_1_reg_8721_pp0_iter3_reg;
        trunc_ln414_1_reg_8721_pp0_iter5_reg <= trunc_ln414_1_reg_8721_pp0_iter4_reg;
        trunc_ln414_1_reg_8721_pp0_iter6_reg <= trunc_ln414_1_reg_8721_pp0_iter5_reg;
        trunc_ln414_1_reg_8721_pp0_iter7_reg <= trunc_ln414_1_reg_8721_pp0_iter6_reg;
        trunc_ln414_1_reg_8721_pp0_iter8_reg <= trunc_ln414_1_reg_8721_pp0_iter7_reg;
        trunc_ln674_1_reg_8731_pp0_iter3_reg <= trunc_ln674_1_reg_8731;
        trunc_ln674_1_reg_8731_pp0_iter4_reg <= trunc_ln674_1_reg_8731_pp0_iter3_reg;
        trunc_ln674_1_reg_8731_pp0_iter5_reg <= trunc_ln674_1_reg_8731_pp0_iter4_reg;
        trunc_ln674_1_reg_8731_pp0_iter6_reg <= trunc_ln674_1_reg_8731_pp0_iter5_reg;
        trunc_ln674_1_reg_8731_pp0_iter7_reg <= trunc_ln674_1_reg_8731_pp0_iter6_reg;
        trunc_ln674_1_reg_8731_pp0_iter8_reg <= trunc_ln674_1_reg_8731_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        sext_ln96_2_reg_8599[32 : 2] <= sext_ln96_2_fu_6791_p1[32 : 2];
        tmp_5_reg_8605 <= {{mul_ln96_2_fu_6802_p2[128:71]}};
        tmp_7_reg_8610 <= {{mul_ln96_4_fu_6832_p2[128:71]}};
        trunc_ln225_12_reg_8569 <= {{add_ln225_12_fu_6613_p2[63:4]}};
        trunc_ln225_13_reg_8574 <= {{add_ln225_13_fu_6645_p2[63:4]}};
        trunc_ln225_14_reg_8579 <= {{add_ln225_14_fu_6677_p2[63:4]}};
        trunc_ln225_15_reg_8584 <= {{add_ln225_15_fu_6709_p2[63:4]}};
        trunc_ln225_16_reg_8589 <= {{add_ln225_16_fu_6741_p2[63:4]}};
        trunc_ln225_17_reg_8594 <= {{add_ln225_17_fu_6767_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_reg_8651 <= {{mul_ln96_5_fu_6926_p2[128:71]}};
        tmp_9_reg_8656 <= {{mul_ln96_6_fu_6950_p2[128:71]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_reg_8651_pp0_iter2_reg <= tmp_8_reg_8651;
        tmp_8_reg_8651_pp0_iter3_reg <= tmp_8_reg_8651_pp0_iter2_reg;
        tmp_8_reg_8651_pp0_iter4_reg <= tmp_8_reg_8651_pp0_iter3_reg;
        tmp_8_reg_8651_pp0_iter5_reg <= tmp_8_reg_8651_pp0_iter4_reg;
        tmp_8_reg_8651_pp0_iter6_reg <= tmp_8_reg_8651_pp0_iter5_reg;
        tmp_8_reg_8651_pp0_iter7_reg <= tmp_8_reg_8651_pp0_iter6_reg;
        tmp_8_reg_8651_pp0_iter8_reg <= tmp_8_reg_8651_pp0_iter7_reg;
        tmp_9_reg_8656_pp0_iter2_reg <= tmp_9_reg_8656;
        tmp_9_reg_8656_pp0_iter3_reg <= tmp_9_reg_8656_pp0_iter2_reg;
        tmp_9_reg_8656_pp0_iter4_reg <= tmp_9_reg_8656_pp0_iter3_reg;
        tmp_9_reg_8656_pp0_iter5_reg <= tmp_9_reg_8656_pp0_iter4_reg;
        tmp_9_reg_8656_pp0_iter6_reg <= tmp_9_reg_8656_pp0_iter5_reg;
        tmp_9_reg_8656_pp0_iter7_reg <= tmp_9_reg_8656_pp0_iter6_reg;
        tmp_9_reg_8656_pp0_iter8_reg <= tmp_9_reg_8656_pp0_iter7_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & ((icmp_ln86_reg_8438 == 1'd0) | (icmp_ln27_reg_8366 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln86_reg_8438_pp0_iter8_reg == 1'd0) | (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd1)))) begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter9_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((icmp_ln86_reg_8438_pp0_iter8_reg == 1'd0) | (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd1)))) begin
        ap_return = merge_reg_5637;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6091_ce = 1'b1;
    end else begin
        grp_fu_6091_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc1_blk_n_AR = m_axi_ifc1_ARREADY;
    end else begin
        ifc1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc1_blk_n_R = m_axi_ifc1_RVALID;
    end else begin
        ifc1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc2_blk_n_AR = m_axi_ifc2_ARREADY;
    end else begin
        ifc2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc2_blk_n_R = m_axi_ifc2_RVALID;
    end else begin
        ifc2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc3_blk_n_AR = m_axi_ifc3_ARREADY;
    end else begin
        ifc3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc3_blk_n_R = m_axi_ifc3_RVALID;
    end else begin
        ifc3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc4_blk_n_AR = m_axi_ifc4_ARREADY;
    end else begin
        ifc4_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc4_blk_n_R = m_axi_ifc4_RVALID;
    end else begin
        ifc4_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc5_blk_n_AR = m_axi_ifc5_ARREADY;
    end else begin
        ifc5_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc5_blk_n_R = m_axi_ifc5_RVALID;
    end else begin
        ifc5_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc6_blk_n_AR = m_axi_ifc6_ARREADY;
    end else begin
        ifc6_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ifc6_blk_n_R = m_axi_ifc6_RVALID;
    end else begin
        ifc6_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc1_ARADDR = sext_ln225_18_fu_6848_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc1_ARADDR = sext_ln225_12_fu_6536_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc1_ARADDR = sext_ln225_1_fu_6222_p1;
        end else begin
            m_axi_ifc1_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc1_ARVALID = 1'b1;
    end else begin
        m_axi_ifc1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc1_RREADY = 1'b1;
    end else begin
        m_axi_ifc1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc2_ARADDR = sext_ln225_19_fu_6858_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc2_ARADDR = sext_ln225_13_fu_6546_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc2_ARADDR = sext_ln225_3_fu_6232_p1;
        end else begin
            m_axi_ifc2_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc2_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc2_ARVALID = 1'b1;
    end else begin
        m_axi_ifc2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc2_RREADY = 1'b1;
    end else begin
        m_axi_ifc2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc3_ARADDR = sext_ln225_20_fu_6868_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc3_ARADDR = sext_ln225_14_fu_6556_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc3_ARADDR = sext_ln225_5_fu_6242_p1;
        end else begin
            m_axi_ifc3_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc3_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc3_ARVALID = 1'b1;
    end else begin
        m_axi_ifc3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc3_RREADY = 1'b1;
    end else begin
        m_axi_ifc3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc4_ARADDR = sext_ln225_21_fu_6878_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc4_ARADDR = sext_ln225_15_fu_6566_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc4_ARADDR = sext_ln225_7_fu_6252_p1;
        end else begin
            m_axi_ifc4_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc4_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc4_ARVALID = 1'b1;
    end else begin
        m_axi_ifc4_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc4_RREADY = 1'b1;
    end else begin
        m_axi_ifc4_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc5_ARADDR = sext_ln225_22_fu_6888_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc5_ARADDR = sext_ln225_16_fu_6576_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc5_ARADDR = sext_ln225_9_fu_6262_p1;
        end else begin
            m_axi_ifc5_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc5_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc5_ARVALID = 1'b1;
    end else begin
        m_axi_ifc5_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc5_RREADY = 1'b1;
    end else begin
        m_axi_ifc5_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln27_reg_8366 == 1'd0)) begin
        if ((1'b1 == ap_condition_2175)) begin
            m_axi_ifc6_ARADDR = sext_ln225_23_fu_6898_p1;
        end else if ((1'b1 == ap_condition_2172)) begin
            m_axi_ifc6_ARADDR = sext_ln225_17_fu_6586_p1;
        end else if ((1'b1 == ap_condition_2170)) begin
            m_axi_ifc6_ARADDR = sext_ln225_11_fu_6272_p1;
        end else begin
            m_axi_ifc6_ARADDR = 'bx;
        end
    end else begin
        m_axi_ifc6_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_8366 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_ifc6_ARVALID = 1'b1;
    end else begin
        m_axi_ifc6_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        m_axi_ifc6_RREADY = 1'b1;
    end else begin
        m_axi_ifc6_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer10_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer10_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer10_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer10_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer10_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer10_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer10_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer10_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer10_address0 = 'bx;
        end
    end else begin
        weight_buffer10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer10_ce0 = 1'b1;
    end else begin
        weight_buffer10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer10_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer10_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer10_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer10_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer10_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer10_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer10_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer10_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer10_d0 = 'bx;
        end
    end else begin
        weight_buffer10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer10_we0 = 1'b1;
    end else begin
        weight_buffer10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer11_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer11_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer11_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer11_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer11_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer11_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer11_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer11_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer11_address0 = 'bx;
        end
    end else begin
        weight_buffer11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer11_ce0 = 1'b1;
    end else begin
        weight_buffer11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer11_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer11_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer11_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer11_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer11_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer11_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer11_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer11_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer11_d0 = 'bx;
        end
    end else begin
        weight_buffer11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer11_we0 = 1'b1;
    end else begin
        weight_buffer11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer12_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer12_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer12_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer12_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer12_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer12_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer12_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer12_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer12_address0 = 'bx;
        end
    end else begin
        weight_buffer12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer12_ce0 = 1'b1;
    end else begin
        weight_buffer12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer12_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer12_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer12_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer12_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer12_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer12_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer12_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer12_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer12_d0 = 'bx;
        end
    end else begin
        weight_buffer12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer12_we0 = 1'b1;
    end else begin
        weight_buffer12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer13_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer13_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer13_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer13_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer13_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer13_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer13_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer13_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer13_address0 = 'bx;
        end
    end else begin
        weight_buffer13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer13_ce0 = 1'b1;
    end else begin
        weight_buffer13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer13_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer13_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer13_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer13_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer13_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer13_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer13_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer13_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer13_d0 = 'bx;
        end
    end else begin
        weight_buffer13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer13_we0 = 1'b1;
    end else begin
        weight_buffer13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer14_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer14_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer14_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer14_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer14_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer14_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer14_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer14_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer14_address0 = 'bx;
        end
    end else begin
        weight_buffer14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer14_ce0 = 1'b1;
    end else begin
        weight_buffer14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer14_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer14_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer14_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer14_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer14_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer14_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer14_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer14_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer14_d0 = 'bx;
        end
    end else begin
        weight_buffer14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer14_we0 = 1'b1;
    end else begin
        weight_buffer14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer15_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer15_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer15_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer15_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer15_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer15_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer15_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer15_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer15_address0 = 'bx;
        end
    end else begin
        weight_buffer15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer15_ce0 = 1'b1;
    end else begin
        weight_buffer15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer15_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer15_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer15_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer15_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer15_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer15_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer15_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer15_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer15_d0 = 'bx;
        end
    end else begin
        weight_buffer15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer15_we0 = 1'b1;
    end else begin
        weight_buffer15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer16_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer16_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer16_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer16_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer16_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer16_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer16_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer16_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer16_address0 = 'bx;
        end
    end else begin
        weight_buffer16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer16_ce0 = 1'b1;
    end else begin
        weight_buffer16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer16_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer16_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer16_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer16_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer16_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer16_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer16_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer16_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer16_d0 = 'bx;
        end
    end else begin
        weight_buffer16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer16_we0 = 1'b1;
    end else begin
        weight_buffer16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer17_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer17_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer17_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer17_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer17_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer17_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer17_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer17_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer17_address0 = 'bx;
        end
    end else begin
        weight_buffer17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer17_ce0 = 1'b1;
    end else begin
        weight_buffer17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd10)) begin
            weight_buffer17_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer17_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer17_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer17_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer17_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer17_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer17_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer17_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer17_d0 = 'bx;
        end
    end else begin
        weight_buffer17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd10) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer17_we0 = 1'b1;
    end else begin
        weight_buffer17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer18_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer18_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer18_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer18_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer18_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer18_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer18_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer18_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer18_address0 = 'bx;
        end
    end else begin
        weight_buffer18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer18_ce0 = 1'b1;
    end else begin
        weight_buffer18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd11)) begin
            weight_buffer18_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer18_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer18_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer18_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer18_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer18_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer18_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer18_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer18_d0 = 'bx;
        end
    end else begin
        weight_buffer18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer18_we0 = 1'b1;
    end else begin
        weight_buffer18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer19_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer19_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer19_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer19_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer19_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer19_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer19_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer19_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer19_address0 = 'bx;
        end
    end else begin
        weight_buffer19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer19_ce0 = 1'b1;
    end else begin
        weight_buffer19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd12)) begin
            weight_buffer19_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer19_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer19_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer19_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer19_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer19_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer19_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer19_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer19_d0 = 'bx;
        end
    end else begin
        weight_buffer19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd12) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer19_we0 = 1'b1;
    end else begin
        weight_buffer19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer1_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer1_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer1_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer1_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer1_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer1_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer1_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer1_address0 = zext_ln96_7_fu_7588_p1;
        end else begin
            weight_buffer1_address0 = 'bx;
        end
    end else begin
        weight_buffer1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer1_ce0 = 1'b1;
    end else begin
        weight_buffer1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer1_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer1_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer1_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer1_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer1_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer1_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer1_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer1_d0 = p_Result_22_3_8_fu_7510_p4;
        end else begin
            weight_buffer1_d0 = 'bx;
        end
    end else begin
        weight_buffer1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer1_we0 = 1'b1;
    end else begin
        weight_buffer1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer20_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer20_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer20_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer20_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer20_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer20_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer20_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer20_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer20_address0 = 'bx;
        end
    end else begin
        weight_buffer20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer20_ce0 = 1'b1;
    end else begin
        weight_buffer20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd13)) begin
            weight_buffer20_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer20_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer20_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer20_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer20_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer20_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer20_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer20_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer20_d0 = 'bx;
        end
    end else begin
        weight_buffer20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer20_we0 = 1'b1;
    end else begin
        weight_buffer20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer21_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer21_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer21_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer21_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer21_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer21_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer21_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer21_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer21_address0 = 'bx;
        end
    end else begin
        weight_buffer21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer21_ce0 = 1'b1;
    end else begin
        weight_buffer21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd14)) begin
            weight_buffer21_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer21_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer21_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer21_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer21_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer21_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer21_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer21_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer21_d0 = 'bx;
        end
    end else begin
        weight_buffer21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer21_we0 = 1'b1;
    end else begin
        weight_buffer21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer22_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer22_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer22_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer22_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer22_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer22_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer22_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer22_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer22_address0 = 'bx;
        end
    end else begin
        weight_buffer22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer22_ce0 = 1'b1;
    end else begin
        weight_buffer22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd15)) begin
            weight_buffer22_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer22_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer22_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer22_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer22_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer22_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer22_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer22_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer22_d0 = 'bx;
        end
    end else begin
        weight_buffer22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer22_we0 = 1'b1;
    end else begin
        weight_buffer22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer23_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer23_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer23_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer23_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer23_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer23_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer23_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer23_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer23_address0 = 'bx;
        end
    end else begin
        weight_buffer23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer23_ce0 = 1'b1;
    end else begin
        weight_buffer23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd16)) begin
            weight_buffer23_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer23_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer23_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer23_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer23_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer23_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer23_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer23_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer23_d0 = 'bx;
        end
    end else begin
        weight_buffer23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer23_we0 = 1'b1;
    end else begin
        weight_buffer23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer24_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer24_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer24_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer24_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer24_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer24_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer24_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer24_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer24_address0 = 'bx;
        end
    end else begin
        weight_buffer24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer24_ce0 = 1'b1;
    end else begin
        weight_buffer24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd17)) begin
            weight_buffer24_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer24_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer24_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer24_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer24_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer24_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer24_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer24_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer24_d0 = 'bx;
        end
    end else begin
        weight_buffer24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer24_we0 = 1'b1;
    end else begin
        weight_buffer24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer25_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer25_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer25_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer25_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer25_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer25_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer25_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer25_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer25_address0 = 'bx;
        end
    end else begin
        weight_buffer25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer25_ce0 = 1'b1;
    end else begin
        weight_buffer25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd18)) begin
            weight_buffer25_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer25_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer25_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer25_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer25_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer25_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer25_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer25_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer25_d0 = 'bx;
        end
    end else begin
        weight_buffer25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer25_we0 = 1'b1;
    end else begin
        weight_buffer25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer26_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer26_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer26_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer26_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer26_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer26_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer26_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer26_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer26_address0 = 'bx;
        end
    end else begin
        weight_buffer26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer26_ce0 = 1'b1;
    end else begin
        weight_buffer26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd19)) begin
            weight_buffer26_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer26_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer26_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer26_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer26_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer26_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer26_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer26_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer26_d0 = 'bx;
        end
    end else begin
        weight_buffer26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer26_we0 = 1'b1;
    end else begin
        weight_buffer26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer27_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer27_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer27_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer27_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer27_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer27_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer27_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer27_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer27_address0 = 'bx;
        end
    end else begin
        weight_buffer27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer27_ce0 = 1'b1;
    end else begin
        weight_buffer27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd20)) begin
            weight_buffer27_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer27_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer27_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer27_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer27_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer27_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer27_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer27_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer27_d0 = 'bx;
        end
    end else begin
        weight_buffer27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer27_we0 = 1'b1;
    end else begin
        weight_buffer27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer28_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer28_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer28_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer28_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer28_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer28_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer28_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer28_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer28_address0 = 'bx;
        end
    end else begin
        weight_buffer28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer28_ce0 = 1'b1;
    end else begin
        weight_buffer28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd21)) begin
            weight_buffer28_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer28_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer28_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer28_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer28_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer28_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer28_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer28_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer28_d0 = 'bx;
        end
    end else begin
        weight_buffer28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer28_we0 = 1'b1;
    end else begin
        weight_buffer28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer29_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer29_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer29_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer29_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer29_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer29_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer29_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer29_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer29_address0 = 'bx;
        end
    end else begin
        weight_buffer29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer29_ce0 = 1'b1;
    end else begin
        weight_buffer29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd22)) begin
            weight_buffer29_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer29_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer29_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer29_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer29_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer29_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer29_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer29_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer29_d0 = 'bx;
        end
    end else begin
        weight_buffer29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer29_we0 = 1'b1;
    end else begin
        weight_buffer29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer2_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer2_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer2_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer2_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer2_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer2_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer2_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer2_address0 = zext_ln96_9_fu_7740_p1;
        end else begin
            weight_buffer2_address0 = 'bx;
        end
    end else begin
        weight_buffer2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer2_ce0 = 1'b1;
    end else begin
        weight_buffer2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer2_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer2_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer2_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer2_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer2_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer2_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer2_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer2_d0 = p_Result_22_4_8_fu_7662_p4;
        end else begin
            weight_buffer2_d0 = 'bx;
        end
    end else begin
        weight_buffer2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer2_we0 = 1'b1;
    end else begin
        weight_buffer2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer30_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer30_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer30_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer30_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer30_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer30_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer30_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer30_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer30_address0 = 'bx;
        end
    end else begin
        weight_buffer30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer30_ce0 = 1'b1;
    end else begin
        weight_buffer30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd23)) begin
            weight_buffer30_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer30_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer30_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer30_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer30_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer30_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer30_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer30_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer30_d0 = 'bx;
        end
    end else begin
        weight_buffer30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer30_we0 = 1'b1;
    end else begin
        weight_buffer30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer31_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer31_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer31_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer31_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer31_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer31_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer31_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer31_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer31_address0 = 'bx;
        end
    end else begin
        weight_buffer31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer31_ce0 = 1'b1;
    end else begin
        weight_buffer31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd24)) begin
            weight_buffer31_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer31_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer31_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer31_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer31_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer31_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer31_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer31_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer31_d0 = 'bx;
        end
    end else begin
        weight_buffer31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer31_we0 = 1'b1;
    end else begin
        weight_buffer31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer32_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer32_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer32_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer32_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer32_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer32_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer32_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer32_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer32_address0 = 'bx;
        end
    end else begin
        weight_buffer32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer32_ce0 = 1'b1;
    end else begin
        weight_buffer32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd25)) begin
            weight_buffer32_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer32_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer32_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer32_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer32_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer32_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer32_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer32_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer32_d0 = 'bx;
        end
    end else begin
        weight_buffer32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer32_we0 = 1'b1;
    end else begin
        weight_buffer32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer33_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer33_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer33_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer33_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer33_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer33_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer33_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer33_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer33_address0 = 'bx;
        end
    end else begin
        weight_buffer33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer33_ce0 = 1'b1;
    end else begin
        weight_buffer33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd26)) begin
            weight_buffer33_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer33_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer33_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer33_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer33_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer33_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer33_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer33_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer33_d0 = 'bx;
        end
    end else begin
        weight_buffer33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd26) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer33_we0 = 1'b1;
    end else begin
        weight_buffer33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer34_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer34_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer34_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer34_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer34_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer34_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer34_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer34_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer34_address0 = 'bx;
        end
    end else begin
        weight_buffer34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer34_ce0 = 1'b1;
    end else begin
        weight_buffer34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd27)) begin
            weight_buffer34_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer34_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer34_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer34_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer34_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer34_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer34_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer34_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer34_d0 = 'bx;
        end
    end else begin
        weight_buffer34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer34_we0 = 1'b1;
    end else begin
        weight_buffer34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer35_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer35_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer35_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer35_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer35_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer35_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer35_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer35_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer35_address0 = 'bx;
        end
    end else begin
        weight_buffer35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer35_ce0 = 1'b1;
    end else begin
        weight_buffer35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd28)) begin
            weight_buffer35_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer35_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer35_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer35_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer35_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer35_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer35_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer35_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer35_d0 = 'bx;
        end
    end else begin
        weight_buffer35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd28) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer35_we0 = 1'b1;
    end else begin
        weight_buffer35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer36_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer36_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer36_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer36_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer36_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer36_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer36_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer36_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer36_address0 = 'bx;
        end
    end else begin
        weight_buffer36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer36_ce0 = 1'b1;
    end else begin
        weight_buffer36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd29)) begin
            weight_buffer36_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer36_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer36_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer36_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer36_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer36_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer36_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer36_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer36_d0 = 'bx;
        end
    end else begin
        weight_buffer36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer36_we0 = 1'b1;
    end else begin
        weight_buffer36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer37_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer37_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer37_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer37_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer37_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer37_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer37_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer37_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer37_address0 = 'bx;
        end
    end else begin
        weight_buffer37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer37_ce0 = 1'b1;
    end else begin
        weight_buffer37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd30)) begin
            weight_buffer37_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer37_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer37_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer37_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer37_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer37_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer37_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer37_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer37_d0 = 'bx;
        end
    end else begin
        weight_buffer37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer37_we0 = 1'b1;
    end else begin
        weight_buffer37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer38_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer38_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer38_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer38_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer38_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer38_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer38_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer38_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer38_address0 = 'bx;
        end
    end else begin
        weight_buffer38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer38_ce0 = 1'b1;
    end else begin
        weight_buffer38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd31)) begin
            weight_buffer38_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer38_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer38_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer38_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer38_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer38_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer38_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer38_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer38_d0 = 'bx;
        end
    end else begin
        weight_buffer38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer38_we0 = 1'b1;
    end else begin
        weight_buffer38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer39_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer39_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer39_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer39_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer39_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer39_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer39_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer39_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer39_address0 = 'bx;
        end
    end else begin
        weight_buffer39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer39_ce0 = 1'b1;
    end else begin
        weight_buffer39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd32)) begin
            weight_buffer39_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer39_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer39_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer39_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer39_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer39_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer39_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer39_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer39_d0 = 'bx;
        end
    end else begin
        weight_buffer39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer39_we0 = 1'b1;
    end else begin
        weight_buffer39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer3_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer3_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer3_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer3_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer3_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer3_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer3_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer3_address0 = zext_ln96_11_fu_7892_p1;
        end else begin
            weight_buffer3_address0 = 'bx;
        end
    end else begin
        weight_buffer3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer3_ce0 = 1'b1;
    end else begin
        weight_buffer3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer3_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer3_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer3_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer3_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer3_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer3_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer3_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer3_d0 = p_Result_22_5_8_fu_7814_p4;
        end else begin
            weight_buffer3_d0 = 'bx;
        end
    end else begin
        weight_buffer3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer3_we0 = 1'b1;
    end else begin
        weight_buffer3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer40_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer40_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer40_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer40_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer40_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer40_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer40_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer40_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer40_address0 = 'bx;
        end
    end else begin
        weight_buffer40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer40_ce0 = 1'b1;
    end else begin
        weight_buffer40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd33)) begin
            weight_buffer40_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer40_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer40_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer40_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer40_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer40_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer40_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer40_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer40_d0 = 'bx;
        end
    end else begin
        weight_buffer40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer40_we0 = 1'b1;
    end else begin
        weight_buffer40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer41_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer41_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer41_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer41_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer41_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer41_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer41_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer41_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer41_address0 = 'bx;
        end
    end else begin
        weight_buffer41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer41_ce0 = 1'b1;
    end else begin
        weight_buffer41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd34)) begin
            weight_buffer41_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer41_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer41_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer41_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer41_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer41_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer41_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer41_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer41_d0 = 'bx;
        end
    end else begin
        weight_buffer41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer41_we0 = 1'b1;
    end else begin
        weight_buffer41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer42_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer42_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer42_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer42_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer42_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer42_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer42_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer42_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer42_address0 = 'bx;
        end
    end else begin
        weight_buffer42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer42_ce0 = 1'b1;
    end else begin
        weight_buffer42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd35)) begin
            weight_buffer42_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer42_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer42_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer42_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer42_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer42_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer42_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer42_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer42_d0 = 'bx;
        end
    end else begin
        weight_buffer42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer42_we0 = 1'b1;
    end else begin
        weight_buffer42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer43_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer43_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer43_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer43_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer43_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer43_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer43_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer43_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer43_address0 = 'bx;
        end
    end else begin
        weight_buffer43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer43_ce0 = 1'b1;
    end else begin
        weight_buffer43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd36)) begin
            weight_buffer43_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer43_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer43_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer43_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer43_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer43_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer43_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer43_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer43_d0 = 'bx;
        end
    end else begin
        weight_buffer43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer43_we0 = 1'b1;
    end else begin
        weight_buffer43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer44_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer44_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer44_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer44_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer44_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer44_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer44_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer44_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer44_address0 = 'bx;
        end
    end else begin
        weight_buffer44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer44_ce0 = 1'b1;
    end else begin
        weight_buffer44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd37)) begin
            weight_buffer44_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer44_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer44_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer44_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer44_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer44_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer44_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer44_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer44_d0 = 'bx;
        end
    end else begin
        weight_buffer44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer44_we0 = 1'b1;
    end else begin
        weight_buffer44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer45_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer45_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer45_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer45_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer45_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer45_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer45_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer45_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer45_address0 = 'bx;
        end
    end else begin
        weight_buffer45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer45_ce0 = 1'b1;
    end else begin
        weight_buffer45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd38)) begin
            weight_buffer45_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer45_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer45_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer45_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer45_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer45_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer45_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer45_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer45_d0 = 'bx;
        end
    end else begin
        weight_buffer45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer45_we0 = 1'b1;
    end else begin
        weight_buffer45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer46_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer46_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer46_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer46_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer46_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer46_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer46_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer46_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer46_address0 = 'bx;
        end
    end else begin
        weight_buffer46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer46_ce0 = 1'b1;
    end else begin
        weight_buffer46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd39)) begin
            weight_buffer46_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer46_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer46_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer46_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer46_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer46_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer46_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer46_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer46_d0 = 'bx;
        end
    end else begin
        weight_buffer46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd39) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer46_we0 = 1'b1;
    end else begin
        weight_buffer46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer47_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer47_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer47_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer47_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer47_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer47_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer47_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer47_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer47_address0 = 'bx;
        end
    end else begin
        weight_buffer47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer47_ce0 = 1'b1;
    end else begin
        weight_buffer47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd40)) begin
            weight_buffer47_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer47_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer47_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer47_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer47_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer47_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer47_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer47_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer47_d0 = 'bx;
        end
    end else begin
        weight_buffer47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer47_we0 = 1'b1;
    end else begin
        weight_buffer47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer48_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer48_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer48_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer48_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer48_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer48_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer48_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer48_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer48_address0 = 'bx;
        end
    end else begin
        weight_buffer48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer48_ce0 = 1'b1;
    end else begin
        weight_buffer48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd41)) begin
            weight_buffer48_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer48_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer48_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer48_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer48_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer48_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer48_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer48_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer48_d0 = 'bx;
        end
    end else begin
        weight_buffer48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd41) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer48_we0 = 1'b1;
    end else begin
        weight_buffer48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer49_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer49_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer49_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer49_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer49_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer49_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer49_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer49_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer49_address0 = 'bx;
        end
    end else begin
        weight_buffer49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer49_ce0 = 1'b1;
    end else begin
        weight_buffer49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd42)) begin
            weight_buffer49_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer49_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer49_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer49_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer49_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer49_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer49_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer49_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer49_d0 = 'bx;
        end
    end else begin
        weight_buffer49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer49_we0 = 1'b1;
    end else begin
        weight_buffer49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer4_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer4_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer4_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer4_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer4_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer4_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer4_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer4_address0 = zext_ln96_13_fu_8044_p1;
        end else begin
            weight_buffer4_address0 = 'bx;
        end
    end else begin
        weight_buffer4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer4_ce0 = 1'b1;
    end else begin
        weight_buffer4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer4_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer4_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer4_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer4_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer4_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer4_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer4_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer4_d0 = p_Result_22_6_8_fu_7966_p4;
        end else begin
            weight_buffer4_d0 = 'bx;
        end
    end else begin
        weight_buffer4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer4_we0 = 1'b1;
    end else begin
        weight_buffer4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer50_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer50_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer50_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer50_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer50_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer50_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer50_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer50_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer50_address0 = 'bx;
        end
    end else begin
        weight_buffer50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer50_ce0 = 1'b1;
    end else begin
        weight_buffer50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd43)) begin
            weight_buffer50_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer50_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer50_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer50_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer50_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer50_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer50_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer50_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer50_d0 = 'bx;
        end
    end else begin
        weight_buffer50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer50_we0 = 1'b1;
    end else begin
        weight_buffer50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer51_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer51_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer51_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer51_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer51_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer51_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer51_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer51_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer51_address0 = 'bx;
        end
    end else begin
        weight_buffer51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer51_ce0 = 1'b1;
    end else begin
        weight_buffer51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd44)) begin
            weight_buffer51_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer51_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer51_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer51_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer51_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer51_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer51_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer51_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer51_d0 = 'bx;
        end
    end else begin
        weight_buffer51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer51_we0 = 1'b1;
    end else begin
        weight_buffer51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer52_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer52_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer52_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer52_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer52_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer52_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer52_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer52_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer52_address0 = 'bx;
        end
    end else begin
        weight_buffer52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer52_ce0 = 1'b1;
    end else begin
        weight_buffer52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd45)) begin
            weight_buffer52_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer52_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer52_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer52_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer52_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer52_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer52_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer52_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer52_d0 = 'bx;
        end
    end else begin
        weight_buffer52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer52_we0 = 1'b1;
    end else begin
        weight_buffer52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer53_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer53_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer53_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer53_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer53_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer53_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer53_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer53_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer53_address0 = 'bx;
        end
    end else begin
        weight_buffer53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer53_ce0 = 1'b1;
    end else begin
        weight_buffer53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd46)) begin
            weight_buffer53_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer53_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer53_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer53_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer53_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer53_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer53_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer53_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer53_d0 = 'bx;
        end
    end else begin
        weight_buffer53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer53_we0 = 1'b1;
    end else begin
        weight_buffer53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer54_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer54_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer54_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer54_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer54_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer54_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer54_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer54_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer54_address0 = 'bx;
        end
    end else begin
        weight_buffer54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer54_ce0 = 1'b1;
    end else begin
        weight_buffer54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd47)) begin
            weight_buffer54_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer54_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer54_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer54_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer54_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer54_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer54_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer54_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer54_d0 = 'bx;
        end
    end else begin
        weight_buffer54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd47) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer54_we0 = 1'b1;
    end else begin
        weight_buffer54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer55_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer55_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer55_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer55_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer55_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer55_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer55_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer55_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer55_address0 = 'bx;
        end
    end else begin
        weight_buffer55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer55_ce0 = 1'b1;
    end else begin
        weight_buffer55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd48)) begin
            weight_buffer55_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer55_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer55_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer55_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer55_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer55_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer55_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer55_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer55_d0 = 'bx;
        end
    end else begin
        weight_buffer55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer55_we0 = 1'b1;
    end else begin
        weight_buffer55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer56_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer56_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer56_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer56_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer56_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer56_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer56_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer56_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer56_address0 = 'bx;
        end
    end else begin
        weight_buffer56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer56_ce0 = 1'b1;
    end else begin
        weight_buffer56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd49)) begin
            weight_buffer56_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer56_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer56_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer56_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer56_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer56_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer56_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer56_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer56_d0 = 'bx;
        end
    end else begin
        weight_buffer56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd49) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer56_we0 = 1'b1;
    end else begin
        weight_buffer56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer57_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer57_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer57_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer57_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer57_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer57_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer57_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer57_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer57_address0 = 'bx;
        end
    end else begin
        weight_buffer57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer57_ce0 = 1'b1;
    end else begin
        weight_buffer57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd50)) begin
            weight_buffer57_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer57_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer57_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer57_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer57_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer57_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer57_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer57_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer57_d0 = 'bx;
        end
    end else begin
        weight_buffer57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer57_we0 = 1'b1;
    end else begin
        weight_buffer57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer58_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer58_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer58_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer58_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer58_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer58_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer58_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer58_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer58_address0 = 'bx;
        end
    end else begin
        weight_buffer58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer58_ce0 = 1'b1;
    end else begin
        weight_buffer58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd51)) begin
            weight_buffer58_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer58_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer58_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer58_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer58_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer58_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer58_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer58_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer58_d0 = 'bx;
        end
    end else begin
        weight_buffer58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer58_we0 = 1'b1;
    end else begin
        weight_buffer58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer59_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer59_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer59_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer59_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer59_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer59_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer59_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer59_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer59_address0 = 'bx;
        end
    end else begin
        weight_buffer59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer59_ce0 = 1'b1;
    end else begin
        weight_buffer59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd52)) begin
            weight_buffer59_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer59_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer59_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer59_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer59_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer59_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer59_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer59_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer59_d0 = 'bx;
        end
    end else begin
        weight_buffer59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer59_we0 = 1'b1;
    end else begin
        weight_buffer59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer5_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer5_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer5_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer5_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer5_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer5_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer5_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer5_address0 = zext_ln96_15_fu_8196_p1;
        end else begin
            weight_buffer5_address0 = 'bx;
        end
    end else begin
        weight_buffer5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer5_ce0 = 1'b1;
    end else begin
        weight_buffer5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer5_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer5_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer5_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer5_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer5_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer5_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer5_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer5_d0 = p_Result_22_7_8_fu_8118_p4;
        end else begin
            weight_buffer5_d0 = 'bx;
        end
    end else begin
        weight_buffer5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer5_we0 = 1'b1;
    end else begin
        weight_buffer5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer60_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer60_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer60_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer60_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer60_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer60_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer60_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer60_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer60_address0 = 'bx;
        end
    end else begin
        weight_buffer60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer60_ce0 = 1'b1;
    end else begin
        weight_buffer60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd53)) begin
            weight_buffer60_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer60_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer60_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer60_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer60_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer60_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer60_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer60_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer60_d0 = 'bx;
        end
    end else begin
        weight_buffer60_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer60_we0 = 1'b1;
    end else begin
        weight_buffer60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer61_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer61_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer61_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer61_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer61_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer61_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer61_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer61_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer61_address0 = 'bx;
        end
    end else begin
        weight_buffer61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer61_ce0 = 1'b1;
    end else begin
        weight_buffer61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd54)) begin
            weight_buffer61_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer61_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer61_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer61_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer61_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer61_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer61_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer61_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer61_d0 = 'bx;
        end
    end else begin
        weight_buffer61_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer61_we0 = 1'b1;
    end else begin
        weight_buffer61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer62_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer62_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer62_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer62_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer62_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer62_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer62_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer62_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer62_address0 = 'bx;
        end
    end else begin
        weight_buffer62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer62_ce0 = 1'b1;
    end else begin
        weight_buffer62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd55)) begin
            weight_buffer62_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer62_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer62_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer62_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer62_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer62_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer62_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer62_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer62_d0 = 'bx;
        end
    end else begin
        weight_buffer62_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer62_we0 = 1'b1;
    end else begin
        weight_buffer62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer63_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer63_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer63_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer63_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer63_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer63_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer63_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer63_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer63_address0 = 'bx;
        end
    end else begin
        weight_buffer63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer63_ce0 = 1'b1;
    end else begin
        weight_buffer63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd56)) begin
            weight_buffer63_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer63_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer63_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer63_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer63_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer63_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer63_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer63_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer63_d0 = 'bx;
        end
    end else begin
        weight_buffer63_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer63_we0 = 1'b1;
    end else begin
        weight_buffer63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer64_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer64_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer64_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer64_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer64_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer64_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer64_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer64_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer64_address0 = 'bx;
        end
    end else begin
        weight_buffer64_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer64_ce0 = 1'b1;
    end else begin
        weight_buffer64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd57)) begin
            weight_buffer64_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer64_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer64_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer64_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer64_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer64_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer64_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer64_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer64_d0 = 'bx;
        end
    end else begin
        weight_buffer64_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer64_we0 = 1'b1;
    end else begin
        weight_buffer64_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer65_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer65_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer65_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer65_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer65_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer65_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer65_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer65_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer65_address0 = 'bx;
        end
    end else begin
        weight_buffer65_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer65_ce0 = 1'b1;
    end else begin
        weight_buffer65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd58)) begin
            weight_buffer65_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer65_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer65_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer65_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer65_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer65_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer65_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer65_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer65_d0 = 'bx;
        end
    end else begin
        weight_buffer65_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer65_we0 = 1'b1;
    end else begin
        weight_buffer65_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer66_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer66_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer66_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer66_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer66_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer66_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer66_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer66_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer66_address0 = 'bx;
        end
    end else begin
        weight_buffer66_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer66_ce0 = 1'b1;
    end else begin
        weight_buffer66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd59)) begin
            weight_buffer66_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer66_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer66_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer66_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer66_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer66_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer66_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer66_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer66_d0 = 'bx;
        end
    end else begin
        weight_buffer66_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer66_we0 = 1'b1;
    end else begin
        weight_buffer66_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer67_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer67_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer67_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer67_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer67_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer67_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer67_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer67_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer67_address0 = 'bx;
        end
    end else begin
        weight_buffer67_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer67_ce0 = 1'b1;
    end else begin
        weight_buffer67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd60)) begin
            weight_buffer67_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer67_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer67_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer67_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer67_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer67_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer67_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer67_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer67_d0 = 'bx;
        end
    end else begin
        weight_buffer67_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer67_we0 = 1'b1;
    end else begin
        weight_buffer67_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer68_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer68_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer68_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer68_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer68_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer68_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer68_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer68_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer68_address0 = 'bx;
        end
    end else begin
        weight_buffer68_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer68_ce0 = 1'b1;
    end else begin
        weight_buffer68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd61)) begin
            weight_buffer68_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer68_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer68_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer68_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer68_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer68_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer68_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer68_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer68_d0 = 'bx;
        end
    end else begin
        weight_buffer68_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer68_we0 = 1'b1;
    end else begin
        weight_buffer68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer69_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer69_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer69_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer69_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer69_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer69_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer69_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer69_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer69_address0 = 'bx;
        end
    end else begin
        weight_buffer69_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer69_ce0 = 1'b1;
    end else begin
        weight_buffer69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd62)) begin
            weight_buffer69_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer69_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer69_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer69_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer69_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer69_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer69_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer69_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer69_d0 = 'bx;
        end
    end else begin
        weight_buffer69_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer69_we0 = 1'b1;
    end else begin
        weight_buffer69_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer6_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer6_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer6_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer6_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer6_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer6_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer6_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer6_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer6_address0 = 'bx;
        end
    end else begin
        weight_buffer6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer6_ce0 = 1'b1;
    end else begin
        weight_buffer6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer6_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer6_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer6_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer6_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer6_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer6_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer6_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer6_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer6_d0 = 'bx;
        end
    end else begin
        weight_buffer6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer6_we0 = 1'b1;
    end else begin
        weight_buffer6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer70_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer70_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer70_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer70_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer70_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer70_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer70_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer70_address0 = zext_ln96_3_fu_7284_p1;
        end else begin
            weight_buffer70_address0 = 'bx;
        end
    end else begin
        weight_buffer70_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer70_ce0 = 1'b1;
    end else begin
        weight_buffer70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer70_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd63)) begin
            weight_buffer70_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer70_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer70_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer70_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer70_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer70_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer70_d0 = p_Result_22_1_8_fu_7206_p4;
        end else begin
            weight_buffer70_d0 = 'bx;
        end
    end else begin
        weight_buffer70_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer70_we0 = 1'b1;
    end else begin
        weight_buffer70_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer7_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer7_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer7_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer7_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer7_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer7_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer7_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer7_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer7_address0 = 'bx;
        end
    end else begin
        weight_buffer7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer7_ce0 = 1'b1;
    end else begin
        weight_buffer7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer7_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer7_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer7_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer7_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer7_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer7_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer7_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer7_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer7_d0 = 'bx;
        end
    end else begin
        weight_buffer7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer7_we0 = 1'b1;
    end else begin
        weight_buffer7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer8_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer8_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer8_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer8_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer8_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer8_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer8_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer8_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer8_address0 = 'bx;
        end
    end else begin
        weight_buffer8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer8_ce0 = 1'b1;
    end else begin
        weight_buffer8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd1)) begin
            weight_buffer8_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer8_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer8_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer8_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer8_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer8_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer8_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer8_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer8_d0 = 'bx;
        end
    end else begin
        weight_buffer8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer8_we0 = 1'b1;
    end else begin
        weight_buffer8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer9_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer9_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer9_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer9_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer9_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer9_address0 = zext_ln96_5_fu_7436_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer9_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer9_address0 = zext_ln96_fu_7132_p1;
        end else begin
            weight_buffer9_address0 = 'bx;
        end
    end else begin
        weight_buffer9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer9_ce0 = 1'b1;
    end else begin
        weight_buffer9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((trunc_ln96_fu_7128_p1 == 7'd2)) begin
            weight_buffer9_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd3)) begin
            weight_buffer9_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd4)) begin
            weight_buffer9_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd5)) begin
            weight_buffer9_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd6)) begin
            weight_buffer9_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd7)) begin
            weight_buffer9_d0 = p_Result_22_2_8_fu_7358_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd8)) begin
            weight_buffer9_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd9)) begin
            weight_buffer9_d0 = p_Result_22_0_8_fu_7050_p4;
        end else begin
            weight_buffer9_d0 = 'bx;
        end
    end else begin
        weight_buffer9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer9_we0 = 1'b1;
    end else begin
        weight_buffer9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer_address0 = zext_ln96_3_fu_7284_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer_address0 = zext_ln96_fu_7132_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer_address0 = zext_ln96_15_fu_8196_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer_address0 = zext_ln96_13_fu_8044_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer_address0 = zext_ln96_11_fu_7892_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer_address0 = zext_ln96_9_fu_7740_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer_address0 = zext_ln96_7_fu_7588_p1;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer_address0 = zext_ln96_5_fu_7436_p1;
        end else begin
            weight_buffer_address0 = 'bx;
        end
    end else begin
        weight_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer_ce0 = 1'b1;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1577)) begin
        if ((1'b1 == ap_condition_4198)) begin
            weight_buffer_d0 = p_Result_22_1_8_fu_7206_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd0)) begin
            weight_buffer_d0 = p_Result_22_0_8_fu_7050_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd64)) begin
            weight_buffer_d0 = p_Result_22_7_8_fu_8118_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd65)) begin
            weight_buffer_d0 = p_Result_22_6_8_fu_7966_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd66)) begin
            weight_buffer_d0 = p_Result_22_5_8_fu_7814_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd67)) begin
            weight_buffer_d0 = p_Result_22_4_8_fu_7662_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd68)) begin
            weight_buffer_d0 = p_Result_22_3_8_fu_7510_p4;
        end else if ((trunc_ln96_fu_7128_p1 == 7'd69)) begin
            weight_buffer_d0 = p_Result_22_2_8_fu_7358_p4;
        end else begin
            weight_buffer_d0 = 'bx;
        end
    end else begin
        weight_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd64) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd65) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd66) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd68) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln96_fu_7128_p1 == 7'd69) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0)))) begin
        weight_buffer_we0 = 1'b1;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter9_stage0) & (ap_idle_pp0_0to8 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to9 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln225_10_fu_6437_p2 = ($signed(sext_ln225_28_fu_6433_p1) + $signed(ifc55));

assign add_ln225_11_fu_6464_p2 = ($signed(sext_ln225_29_fu_6460_p1) + $signed(ifc66));

assign add_ln225_12_fu_6613_p2 = ($signed(sext_ln225_30_fu_6609_p1) + $signed(ifc11));

assign add_ln225_13_fu_6645_p2 = ($signed(sext_ln225_31_fu_6641_p1) + $signed(ifc22));

assign add_ln225_14_fu_6677_p2 = ($signed(sext_ln225_32_fu_6673_p1) + $signed(ifc33));

assign add_ln225_15_fu_6709_p2 = ($signed(sext_ln225_33_fu_6705_p1) + $signed(ifc44));

assign add_ln225_16_fu_6741_p2 = ($signed(sext_ln225_34_fu_6737_p1) + $signed(ifc55));

assign add_ln225_17_fu_6767_p2 = ($signed(sext_ln225_35_fu_6763_p1) + $signed(ifc66));

assign add_ln225_1_fu_5944_p2 = ($signed(sext_ln225_2_fu_5940_p1) + $signed(ifc22));

assign add_ln225_2_fu_5977_p2 = ($signed(sext_ln225_4_fu_5973_p1) + $signed(ifc33));

assign add_ln225_3_fu_6010_p2 = ($signed(sext_ln225_6_fu_6006_p1) + $signed(ifc44));

assign add_ln225_4_fu_6043_p2 = ($signed(sext_ln225_8_fu_6039_p1) + $signed(ifc55));

assign add_ln225_5_fu_6070_p2 = ($signed(sext_ln225_10_fu_6066_p1) + $signed(ifc66));

assign add_ln225_6_fu_6305_p2 = ($signed(sext_ln225_24_fu_6301_p1) + $signed(ifc11));

assign add_ln225_7_fu_6338_p2 = ($signed(sext_ln225_25_fu_6334_p1) + $signed(ifc22));

assign add_ln225_8_fu_6371_p2 = ($signed(sext_ln225_26_fu_6367_p1) + $signed(ifc33));

assign add_ln225_9_fu_6404_p2 = ($signed(sext_ln225_27_fu_6400_p1) + $signed(ifc44));

assign add_ln225_fu_5911_p2 = ($signed(sext_ln225_fu_5907_p1) + $signed(ifc11));

assign add_ln27_1_fu_5726_p2 = (indvar_flatten_fu_476 + 68'd1);

assign add_ln27_fu_5753_p2 = (indvars_iv113_fu_468 + 32'd72);

assign add_ln32_fu_6165_p2 = (select_ln27_1_fu_5779_p3 + 32'd8);

assign add_ln42_fu_5877_p2 = (shl_ln1_fu_5857_p3 + zext_ln42_fu_5873_p1);

assign add_ln43_fu_5893_p2 = (addr_offset_1_fu_5887_p2 + 32'd5);

assign add_ln44_fu_5926_p2 = (addr_offset_1_fu_5887_p2 + 32'd4);

assign add_ln45_fu_5959_p2 = (addr_offset_1_fu_5887_p2 + 32'd3);

assign add_ln46_fu_5992_p2 = (addr_offset_1_fu_5887_p2 + 32'd2);

assign add_ln56_fu_6287_p2 = (addr_offset_2_fu_6282_p2 + 32'd5);

assign add_ln57_fu_6320_p2 = (addr_offset_2_fu_6282_p2 + 32'd4);

assign add_ln58_fu_6353_p2 = (addr_offset_2_fu_6282_p2 + 32'd3);

assign add_ln59_fu_6386_p2 = (addr_offset_2_fu_6282_p2 + 32'd2);

assign add_ln69_fu_6596_p2 = (addr_offset_3_reg_8508 + 32'd5);

assign add_ln70_fu_6628_p2 = (addr_offset_3_reg_8508 + 32'd4);

assign add_ln71_fu_6660_p2 = (addr_offset_3_reg_8508 + 32'd3);

assign add_ln72_fu_6692_p2 = (addr_offset_3_reg_8508 + 32'd2);

assign add_ln86_fu_6147_p2 = ($signed(or_ln96_2_fu_6141_p2) + $signed(32'd1));

assign add_ln96_1_fu_6818_p2 = ($signed(sext_ln96_2_fu_6791_p1) + $signed(33'd1));

assign add_ln96_2_fu_6908_p2 = ($signed(sext_ln96_2_reg_8599) + $signed(33'd2));

assign add_ln96_3_fu_6913_p2 = ($signed(sext_ln96_2_reg_8599) + $signed(33'd3));

assign add_ln96_fu_6785_p2 = ($signed(sext_ln96_fu_6782_p1) + $signed(33'd1));

assign addr_offset_1_fu_5887_p2 = (select_ln27_3_fu_5825_p3 + zext_ln42_1_fu_5883_p1);

assign addr_offset_2_fu_6282_p2 = (or_ln27_fu_6212_p2 + zext_ln42_1_reg_8382);

assign addr_offset_3_fu_6479_p2 = (or_ln27_1_fu_6217_p2 + zext_ln42_1_reg_8382);

assign addr_offset_fu_5715_p2 = (p_shl_fu_5695_p3 + p_shl1_fu_5707_p3);

assign addr_offset_mid1_fu_5819_p2 = (p_shl_mid1_fu_5799_p3 + p_shl61_mid1_fu_5811_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_io));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter2 = (((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter2 = (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter2 = (((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc6_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc5_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc4_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc3_RVALID == 1'b0)) | ((icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0) & (m_axi_ifc2_RVALID == 1'b0)) | ((m_axi_ifc1_RVALID == 1'b0) & (icmp_ln27_reg_8366_pp0_iter2_reg == 1'd0)));
end

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc6_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc5_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc4_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc3_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc2_ARREADY == 1'b0)) | ((m_axi_ifc1_ARREADY == 1'b0) & (icmp_ln27_reg_8366 == 1'd0)));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = (((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc6_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc5_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc4_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc3_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc2_ARREADY == 1'b0)) | ((m_axi_ifc1_ARREADY == 1'b0) & (icmp_ln27_reg_8366 == 1'd0)));
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = (((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc6_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc5_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc4_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc3_ARREADY == 1'b0)) | ((icmp_ln27_reg_8366 == 1'd0) & (m_axi_ifc2_ARREADY == 1'b0)) | ((m_axi_ifc1_ARREADY == 1'b0) & (icmp_ln27_reg_8366 == 1'd0)));
end

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1566 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1577 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_reg_8366_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2170 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_2172 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_2175 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4198 = (~(trunc_ln96_fu_7128_p1 == 7'd61) & ~(trunc_ln96_fu_7128_p1 == 7'd60) & ~(trunc_ln96_fu_7128_p1 == 7'd59) & ~(trunc_ln96_fu_7128_p1 == 7'd58) & ~(trunc_ln96_fu_7128_p1 == 7'd57) & ~(trunc_ln96_fu_7128_p1 == 7'd56) & ~(trunc_ln96_fu_7128_p1 == 7'd55) & ~(trunc_ln96_fu_7128_p1 == 7'd54) & ~(trunc_ln96_fu_7128_p1 == 7'd53) & ~(trunc_ln96_fu_7128_p1 == 7'd52) & ~(trunc_ln96_fu_7128_p1 == 7'd51) & ~(trunc_ln96_fu_7128_p1 == 7'd50) & ~(trunc_ln96_fu_7128_p1 == 7'd49) & ~(trunc_ln96_fu_7128_p1 == 7'd48) & ~(trunc_ln96_fu_7128_p1 == 7'd47) & ~(trunc_ln96_fu_7128_p1 == 7'd46) & ~(trunc_ln96_fu_7128_p1 == 7'd45) & ~(trunc_ln96_fu_7128_p1 == 7'd44) & ~(trunc_ln96_fu_7128_p1 == 7'd43) & ~(trunc_ln96_fu_7128_p1 == 7'd42) & ~(trunc_ln96_fu_7128_p1 == 7'd41) & ~(trunc_ln96_fu_7128_p1 == 7'd40) & ~(trunc_ln96_fu_7128_p1 == 7'd39) & ~(trunc_ln96_fu_7128_p1 == 7'd38) & ~(trunc_ln96_fu_7128_p1 == 7'd37) & ~(trunc_ln96_fu_7128_p1 == 7'd36) & ~(trunc_ln96_fu_7128_p1 == 7'd35) & ~(trunc_ln96_fu_7128_p1 == 7'd34) & ~(trunc_ln96_fu_7128_p1 == 7'd33) & ~(trunc_ln96_fu_7128_p1 == 7'd32) & ~(trunc_ln96_fu_7128_p1 == 7'd31) & ~(trunc_ln96_fu_7128_p1 == 7'd30) & ~(trunc_ln96_fu_7128_p1 == 7'd29) & ~(trunc_ln96_fu_7128_p1 == 7'd28) & ~(trunc_ln96_fu_7128_p1 == 7'd27) & ~(trunc_ln96_fu_7128_p1 == 7'd26) & ~(trunc_ln96_fu_7128_p1 == 7'd25) & ~(trunc_ln96_fu_7128_p1 == 7'd24) & ~(trunc_ln96_fu_7128_p1 == 7'd23) & ~(trunc_ln96_fu_7128_p1 == 7'd22) & ~(trunc_ln96_fu_7128_p1 == 7'd21) & ~(trunc_ln96_fu_7128_p1 == 7'd20) & ~(trunc_ln96_fu_7128_p1 == 7'd19) & ~(trunc_ln96_fu_7128_p1 == 7'd18) & ~(trunc_ln96_fu_7128_p1 == 7'd17) & ~(trunc_ln96_fu_7128_p1 == 7'd16) & ~(trunc_ln96_fu_7128_p1 == 7'd15) & ~(trunc_ln96_fu_7128_p1 == 7'd14) & ~(trunc_ln96_fu_7128_p1 == 7'd13) & ~(trunc_ln96_fu_7128_p1 == 7'd12) & ~(trunc_ln96_fu_7128_p1 == 7'd11) & ~(trunc_ln96_fu_7128_p1 == 7'd10) & ~(trunc_ln96_fu_7128_p1 == 7'd9) & ~(trunc_ln96_fu_7128_p1 == 7'd8) & ~(trunc_ln96_fu_7128_p1 == 7'd7) & ~(trunc_ln96_fu_7128_p1 == 7'd6) & ~(trunc_ln96_fu_7128_p1 == 7'd5) & ~(trunc_ln96_fu_7128_p1 == 7'd4) & ~(trunc_ln96_fu_7128_p1 == 7'd3) & ~(trunc_ln96_fu_7128_p1 == 7'd2) & ~(trunc_ln96_fu_7128_p1 == 7'd1) & ~(trunc_ln96_fu_7128_p1 == 7'd0) & ~(trunc_ln96_fu_7128_p1 == 7'd62) & ~(trunc_ln96_fu_7128_p1 == 7'd63) & ~(trunc_ln96_fu_7128_p1 == 7'd64) & ~(trunc_ln96_fu_7128_p1 == 7'd65) & ~(trunc_ln96_fu_7128_p1 == 7'd66) & ~(trunc_ln96_fu_7128_p1 == 7'd67) & ~(trunc_ln96_fu_7128_p1 == 7'd68) & ~(trunc_ln96_fu_7128_p1 == 7'd69));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign empty_255_fu_5703_p1 = i_fu_464[26:0];

assign empty_256_fu_5795_p1 = i_6_fu_5747_p2[24:0];

assign empty_257_fu_5807_p1 = i_6_fu_5747_p2[26:0];

assign empty_fu_5691_p1 = i_fu_464[24:0];

assign grp_fu_6091_p1 = 32'd71;

assign i_6_fu_5747_p2 = (i_fu_464 + 64'd1);

assign icmp_ln27_fu_5721_p2 = ((indvar_flatten_fu_476 == bound) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_5765_p2 = ((j_fu_452 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_6153_p2 = ((add_ln86_fu_6147_p2 == select_ln27_fu_5771_p3) ? 1'b1 : 1'b0);

assign indvars_iv_next124_fu_5759_p2 = (indvars_iv123_fu_472 + 32'd72);

assign indvars_iv_next126_fu_6171_p2 = (select_ln27_fu_5771_p3 + 32'd8);

assign j_2_fu_6159_p2 = (select_ln27_2_fu_5787_p3 + 4'd1);

assign m_axi_ifc1_ARBURST = 2'd0;

assign m_axi_ifc1_ARCACHE = 4'd0;

assign m_axi_ifc1_ARID = 1'd0;

assign m_axi_ifc1_ARLEN = 32'd1;

assign m_axi_ifc1_ARLOCK = 2'd0;

assign m_axi_ifc1_ARPROT = 3'd0;

assign m_axi_ifc1_ARQOS = 4'd0;

assign m_axi_ifc1_ARREGION = 4'd0;

assign m_axi_ifc1_ARSIZE = 3'd0;

assign m_axi_ifc1_ARUSER = 1'd0;

assign m_axi_ifc1_AWADDR = 64'd0;

assign m_axi_ifc1_AWBURST = 2'd0;

assign m_axi_ifc1_AWCACHE = 4'd0;

assign m_axi_ifc1_AWID = 1'd0;

assign m_axi_ifc1_AWLEN = 32'd0;

assign m_axi_ifc1_AWLOCK = 2'd0;

assign m_axi_ifc1_AWPROT = 3'd0;

assign m_axi_ifc1_AWQOS = 4'd0;

assign m_axi_ifc1_AWREGION = 4'd0;

assign m_axi_ifc1_AWSIZE = 3'd0;

assign m_axi_ifc1_AWUSER = 1'd0;

assign m_axi_ifc1_AWVALID = 1'b0;

assign m_axi_ifc1_BREADY = 1'b0;

assign m_axi_ifc1_WDATA = 128'd0;

assign m_axi_ifc1_WID = 1'd0;

assign m_axi_ifc1_WLAST = 1'b0;

assign m_axi_ifc1_WSTRB = 16'd0;

assign m_axi_ifc1_WUSER = 1'd0;

assign m_axi_ifc1_WVALID = 1'b0;

assign m_axi_ifc2_ARBURST = 2'd0;

assign m_axi_ifc2_ARCACHE = 4'd0;

assign m_axi_ifc2_ARID = 1'd0;

assign m_axi_ifc2_ARLEN = 32'd1;

assign m_axi_ifc2_ARLOCK = 2'd0;

assign m_axi_ifc2_ARPROT = 3'd0;

assign m_axi_ifc2_ARQOS = 4'd0;

assign m_axi_ifc2_ARREGION = 4'd0;

assign m_axi_ifc2_ARSIZE = 3'd0;

assign m_axi_ifc2_ARUSER = 1'd0;

assign m_axi_ifc2_AWADDR = 64'd0;

assign m_axi_ifc2_AWBURST = 2'd0;

assign m_axi_ifc2_AWCACHE = 4'd0;

assign m_axi_ifc2_AWID = 1'd0;

assign m_axi_ifc2_AWLEN = 32'd0;

assign m_axi_ifc2_AWLOCK = 2'd0;

assign m_axi_ifc2_AWPROT = 3'd0;

assign m_axi_ifc2_AWQOS = 4'd0;

assign m_axi_ifc2_AWREGION = 4'd0;

assign m_axi_ifc2_AWSIZE = 3'd0;

assign m_axi_ifc2_AWUSER = 1'd0;

assign m_axi_ifc2_AWVALID = 1'b0;

assign m_axi_ifc2_BREADY = 1'b0;

assign m_axi_ifc2_WDATA = 128'd0;

assign m_axi_ifc2_WID = 1'd0;

assign m_axi_ifc2_WLAST = 1'b0;

assign m_axi_ifc2_WSTRB = 16'd0;

assign m_axi_ifc2_WUSER = 1'd0;

assign m_axi_ifc2_WVALID = 1'b0;

assign m_axi_ifc3_ARBURST = 2'd0;

assign m_axi_ifc3_ARCACHE = 4'd0;

assign m_axi_ifc3_ARID = 1'd0;

assign m_axi_ifc3_ARLEN = 32'd1;

assign m_axi_ifc3_ARLOCK = 2'd0;

assign m_axi_ifc3_ARPROT = 3'd0;

assign m_axi_ifc3_ARQOS = 4'd0;

assign m_axi_ifc3_ARREGION = 4'd0;

assign m_axi_ifc3_ARSIZE = 3'd0;

assign m_axi_ifc3_ARUSER = 1'd0;

assign m_axi_ifc3_AWADDR = 64'd0;

assign m_axi_ifc3_AWBURST = 2'd0;

assign m_axi_ifc3_AWCACHE = 4'd0;

assign m_axi_ifc3_AWID = 1'd0;

assign m_axi_ifc3_AWLEN = 32'd0;

assign m_axi_ifc3_AWLOCK = 2'd0;

assign m_axi_ifc3_AWPROT = 3'd0;

assign m_axi_ifc3_AWQOS = 4'd0;

assign m_axi_ifc3_AWREGION = 4'd0;

assign m_axi_ifc3_AWSIZE = 3'd0;

assign m_axi_ifc3_AWUSER = 1'd0;

assign m_axi_ifc3_AWVALID = 1'b0;

assign m_axi_ifc3_BREADY = 1'b0;

assign m_axi_ifc3_WDATA = 128'd0;

assign m_axi_ifc3_WID = 1'd0;

assign m_axi_ifc3_WLAST = 1'b0;

assign m_axi_ifc3_WSTRB = 16'd0;

assign m_axi_ifc3_WUSER = 1'd0;

assign m_axi_ifc3_WVALID = 1'b0;

assign m_axi_ifc4_ARBURST = 2'd0;

assign m_axi_ifc4_ARCACHE = 4'd0;

assign m_axi_ifc4_ARID = 1'd0;

assign m_axi_ifc4_ARLEN = 32'd1;

assign m_axi_ifc4_ARLOCK = 2'd0;

assign m_axi_ifc4_ARPROT = 3'd0;

assign m_axi_ifc4_ARQOS = 4'd0;

assign m_axi_ifc4_ARREGION = 4'd0;

assign m_axi_ifc4_ARSIZE = 3'd0;

assign m_axi_ifc4_ARUSER = 1'd0;

assign m_axi_ifc4_AWADDR = 64'd0;

assign m_axi_ifc4_AWBURST = 2'd0;

assign m_axi_ifc4_AWCACHE = 4'd0;

assign m_axi_ifc4_AWID = 1'd0;

assign m_axi_ifc4_AWLEN = 32'd0;

assign m_axi_ifc4_AWLOCK = 2'd0;

assign m_axi_ifc4_AWPROT = 3'd0;

assign m_axi_ifc4_AWQOS = 4'd0;

assign m_axi_ifc4_AWREGION = 4'd0;

assign m_axi_ifc4_AWSIZE = 3'd0;

assign m_axi_ifc4_AWUSER = 1'd0;

assign m_axi_ifc4_AWVALID = 1'b0;

assign m_axi_ifc4_BREADY = 1'b0;

assign m_axi_ifc4_WDATA = 128'd0;

assign m_axi_ifc4_WID = 1'd0;

assign m_axi_ifc4_WLAST = 1'b0;

assign m_axi_ifc4_WSTRB = 16'd0;

assign m_axi_ifc4_WUSER = 1'd0;

assign m_axi_ifc4_WVALID = 1'b0;

assign m_axi_ifc5_ARBURST = 2'd0;

assign m_axi_ifc5_ARCACHE = 4'd0;

assign m_axi_ifc5_ARID = 1'd0;

assign m_axi_ifc5_ARLEN = 32'd1;

assign m_axi_ifc5_ARLOCK = 2'd0;

assign m_axi_ifc5_ARPROT = 3'd0;

assign m_axi_ifc5_ARQOS = 4'd0;

assign m_axi_ifc5_ARREGION = 4'd0;

assign m_axi_ifc5_ARSIZE = 3'd0;

assign m_axi_ifc5_ARUSER = 1'd0;

assign m_axi_ifc5_AWADDR = 64'd0;

assign m_axi_ifc5_AWBURST = 2'd0;

assign m_axi_ifc5_AWCACHE = 4'd0;

assign m_axi_ifc5_AWID = 1'd0;

assign m_axi_ifc5_AWLEN = 32'd0;

assign m_axi_ifc5_AWLOCK = 2'd0;

assign m_axi_ifc5_AWPROT = 3'd0;

assign m_axi_ifc5_AWQOS = 4'd0;

assign m_axi_ifc5_AWREGION = 4'd0;

assign m_axi_ifc5_AWSIZE = 3'd0;

assign m_axi_ifc5_AWUSER = 1'd0;

assign m_axi_ifc5_AWVALID = 1'b0;

assign m_axi_ifc5_BREADY = 1'b0;

assign m_axi_ifc5_WDATA = 128'd0;

assign m_axi_ifc5_WID = 1'd0;

assign m_axi_ifc5_WLAST = 1'b0;

assign m_axi_ifc5_WSTRB = 16'd0;

assign m_axi_ifc5_WUSER = 1'd0;

assign m_axi_ifc5_WVALID = 1'b0;

assign m_axi_ifc6_ARBURST = 2'd0;

assign m_axi_ifc6_ARCACHE = 4'd0;

assign m_axi_ifc6_ARID = 1'd0;

assign m_axi_ifc6_ARLEN = 32'd1;

assign m_axi_ifc6_ARLOCK = 2'd0;

assign m_axi_ifc6_ARPROT = 3'd0;

assign m_axi_ifc6_ARQOS = 4'd0;

assign m_axi_ifc6_ARREGION = 4'd0;

assign m_axi_ifc6_ARSIZE = 3'd0;

assign m_axi_ifc6_ARUSER = 1'd0;

assign m_axi_ifc6_AWADDR = 64'd0;

assign m_axi_ifc6_AWBURST = 2'd0;

assign m_axi_ifc6_AWCACHE = 4'd0;

assign m_axi_ifc6_AWID = 1'd0;

assign m_axi_ifc6_AWLEN = 32'd0;

assign m_axi_ifc6_AWLOCK = 2'd0;

assign m_axi_ifc6_AWPROT = 3'd0;

assign m_axi_ifc6_AWQOS = 4'd0;

assign m_axi_ifc6_AWREGION = 4'd0;

assign m_axi_ifc6_AWSIZE = 3'd0;

assign m_axi_ifc6_AWUSER = 1'd0;

assign m_axi_ifc6_AWVALID = 1'b0;

assign m_axi_ifc6_BREADY = 1'b0;

assign m_axi_ifc6_WDATA = 128'd0;

assign m_axi_ifc6_WID = 1'd0;

assign m_axi_ifc6_WLAST = 1'b0;

assign m_axi_ifc6_WSTRB = 16'd0;

assign m_axi_ifc6_WUSER = 1'd0;

assign m_axi_ifc6_WVALID = 1'b0;

assign mul_ln96_1_fu_6125_p0 = mul_ln96_1_fu_6125_p00;

assign mul_ln96_1_fu_6125_p00 = $unsigned(sext_ln96_1_fu_6117_p1);

assign mul_ln96_1_fu_6125_p1 = 129'd33256101992039755027;

assign mul_ln96_2_fu_6802_p0 = mul_ln96_2_fu_6802_p00;

assign mul_ln96_2_fu_6802_p00 = $unsigned(sext_ln96_3_fu_6794_p1);

assign mul_ln96_2_fu_6802_p1 = 129'd33256101992039755027;

assign mul_ln96_3_fu_6497_p0 = mul_ln96_3_fu_6497_p00;

assign mul_ln96_3_fu_6497_p00 = $unsigned(sext_ln96_4_fu_6489_p1);

assign mul_ln96_3_fu_6497_p1 = 129'd33256101992039755027;

assign mul_ln96_4_fu_6832_p0 = mul_ln96_4_fu_6832_p00;

assign mul_ln96_4_fu_6832_p00 = $unsigned(sext_ln96_5_fu_6824_p1);

assign mul_ln96_4_fu_6832_p1 = 129'd33256101992039755027;

assign mul_ln96_5_fu_6926_p0 = mul_ln96_5_fu_6926_p00;

assign mul_ln96_5_fu_6926_p00 = $unsigned(sext_ln96_6_fu_6918_p1);

assign mul_ln96_5_fu_6926_p1 = 129'd33256101992039755027;

assign mul_ln96_6_fu_6950_p0 = mul_ln96_6_fu_6950_p00;

assign mul_ln96_6_fu_6950_p00 = $unsigned(sext_ln96_7_fu_6942_p1);

assign mul_ln96_6_fu_6950_p1 = 129'd33256101992039755027;

assign mul_ln96_7_fu_6520_p0 = mul_ln96_7_fu_6520_p00;

assign mul_ln96_7_fu_6520_p00 = $unsigned(sext_ln96_8_fu_6513_p1);

assign mul_ln96_7_fu_6520_p1 = 129'd33256101992039755027;

assign mul_ln96_fu_6101_p0 = mul_ln96_fu_6101_p00;

assign mul_ln96_fu_6101_p00 = select_ln27_1_fu_5779_p3;

assign mul_ln96_fu_6101_p1 = 65'd7743039633;

assign or_ln27_1_fu_6217_p2 = (select_ln27_3_reg_8376 | 32'd12);

assign or_ln27_fu_6212_p2 = (select_ln27_3_reg_8376 | 32'd6);

assign or_ln47_fu_6025_p2 = (32'd1 | addr_offset_1_fu_5887_p2);

assign or_ln60_fu_6419_p2 = (32'd1 | addr_offset_2_fu_6282_p2);

assign or_ln73_fu_6724_p2 = (32'd1 | addr_offset_3_reg_8508);

assign or_ln96_1_fu_6484_p2 = (select_ln27_1_reg_8370 | 32'd3);

assign or_ln96_2_fu_6141_p2 = (select_ln27_1_fu_5779_p3 | 32'd7);

assign or_ln96_fu_6085_p2 = (select_ln27_1_fu_5779_p3 | 32'd1);

assign p_Result_22_0_8_fu_7050_p4 = {{{trunc_ln674_reg_8681_pp0_iter8_reg}, {ifc5_addr_read_reg_8671_pp0_iter8_reg}}, {ifc6_addr_read_reg_8676_pp0_iter8_reg}};

assign p_Result_22_1_8_fu_7206_p4 = {{{trunc_ln414_reg_8686_pp0_iter8_reg}, {ifc3_addr_read_reg_8666_pp0_iter8_reg}}, {tmp_1_reg_8691_pp0_iter8_reg}};

assign p_Result_22_2_8_fu_7358_p4 = {{{trunc_ln414_1_reg_8721_pp0_iter8_reg}, {ifc1_addr_read_reg_8661_pp0_iter8_reg}}, {tmp_4_reg_8696_pp0_iter8_reg}};

assign p_Result_22_3_8_fu_7510_p4 = {{{ifc4_addr_1_read_reg_8711_pp0_iter8_reg}, {ifc5_addr_1_read_reg_8716_pp0_iter8_reg}}, {p_Result_21_3_reg_8726_pp0_iter8_reg}};

assign p_Result_22_4_8_fu_7662_p4 = {{{trunc_ln674_1_reg_8731_pp0_iter8_reg}, {ifc2_addr_1_read_reg_8701_pp0_iter8_reg}}, {ifc3_addr_1_read_reg_8706_pp0_iter8_reg}};

assign p_Result_22_5_8_fu_7814_p4 = {{{trunc_ln414_2_reg_8761_pp0_iter8_reg}, {ifc6_addr_2_read_reg_8756_pp0_iter8_reg}}, {tmp_s_reg_8736_pp0_iter8_reg}};

assign p_Result_22_6_8_fu_7966_p4 = {{{trunc_ln414_3_reg_8766_pp0_iter8_reg}, {ifc4_addr_2_read_reg_8751_pp0_iter8_reg}}, {tmp_2_reg_8771_pp0_iter8_reg}};

assign p_Result_22_7_8_fu_8118_p4 = {{{ifc1_addr_2_read_reg_8741_pp0_iter8_reg}, {ifc2_addr_2_read_reg_8746_pp0_iter8_reg}}, {p_Result_21_7_reg_8776_pp0_iter8_reg}};

assign p_shl1_fu_5707_p3 = {{empty_255_fu_5703_p1}, {5'd0}};

assign p_shl61_mid1_fu_5811_p3 = {{empty_257_fu_5807_p1}, {5'd0}};

assign p_shl_fu_5695_p3 = {{empty_fu_5691_p1}, {7'd0}};

assign p_shl_mid1_fu_5799_p3 = {{empty_256_fu_5795_p1}, {7'd0}};

assign select_ln27_1_fu_5779_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? add_ln27_fu_5753_p2 : indvars_iv115_fu_456);

assign select_ln27_2_fu_5787_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? 4'd0 : j_fu_452);

assign select_ln27_3_fu_5825_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? addr_offset_mid1_fu_5819_p2 : addr_offset_fu_5715_p2);

assign select_ln27_4_fu_5833_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? indvars_iv_next124_fu_5759_p2 : indvars_iv123_fu_472);

assign select_ln27_5_fu_5841_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? add_ln27_fu_5753_p2 : indvars_iv113_fu_468);

assign select_ln27_6_fu_5849_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? i_6_fu_5747_p2 : i_fu_464);

assign select_ln27_fu_5771_p3 = ((icmp_ln32_fu_5765_p2[0:0] == 1'b1) ? indvars_iv_next124_fu_5759_p2 : indvars_iv125_fu_460);

assign sext_ln225_10_fu_6066_p1 = $signed(shl_ln225_5_fu_6058_p3);

assign sext_ln225_11_fu_6272_p1 = $signed(trunc_ln225_1_reg_8413);

assign sext_ln225_12_fu_6536_p1 = $signed(trunc_ln225_2_reg_8478);

assign sext_ln225_13_fu_6546_p1 = $signed(trunc_ln225_3_reg_8483);

assign sext_ln225_14_fu_6556_p1 = $signed(trunc_ln225_4_reg_8488);

assign sext_ln225_15_fu_6566_p1 = $signed(trunc_ln225_5_reg_8493);

assign sext_ln225_16_fu_6576_p1 = $signed(trunc_ln225_10_reg_8498);

assign sext_ln225_17_fu_6586_p1 = $signed(trunc_ln225_11_reg_8503);

assign sext_ln225_18_fu_6848_p1 = $signed(trunc_ln225_12_reg_8569);

assign sext_ln225_19_fu_6858_p1 = $signed(trunc_ln225_13_reg_8574);

assign sext_ln225_1_fu_6222_p1 = $signed(trunc_ln225_6_reg_8388);

assign sext_ln225_20_fu_6868_p1 = $signed(trunc_ln225_14_reg_8579);

assign sext_ln225_21_fu_6878_p1 = $signed(trunc_ln225_15_reg_8584);

assign sext_ln225_22_fu_6888_p1 = $signed(trunc_ln225_16_reg_8589);

assign sext_ln225_23_fu_6898_p1 = $signed(trunc_ln225_17_reg_8594);

assign sext_ln225_24_fu_6301_p1 = $signed(shl_ln225_6_fu_6293_p3);

assign sext_ln225_25_fu_6334_p1 = $signed(shl_ln225_7_fu_6326_p3);

assign sext_ln225_26_fu_6367_p1 = $signed(shl_ln225_8_fu_6359_p3);

assign sext_ln225_27_fu_6400_p1 = $signed(shl_ln225_9_fu_6392_p3);

assign sext_ln225_28_fu_6433_p1 = $signed(shl_ln225_s_fu_6425_p3);

assign sext_ln225_29_fu_6460_p1 = $signed(shl_ln225_10_fu_6452_p3);

assign sext_ln225_2_fu_5940_p1 = $signed(shl_ln225_1_fu_5932_p3);

assign sext_ln225_30_fu_6609_p1 = $signed(shl_ln225_11_fu_6601_p3);

assign sext_ln225_31_fu_6641_p1 = $signed(shl_ln225_12_fu_6633_p3);

assign sext_ln225_32_fu_6673_p1 = $signed(shl_ln225_13_fu_6665_p3);

assign sext_ln225_33_fu_6705_p1 = $signed(shl_ln225_14_fu_6697_p3);

assign sext_ln225_34_fu_6737_p1 = $signed(shl_ln225_15_fu_6729_p3);

assign sext_ln225_35_fu_6763_p1 = $signed(shl_ln225_16_fu_6756_p3);

assign sext_ln225_3_fu_6232_p1 = $signed(trunc_ln225_7_reg_8393);

assign sext_ln225_4_fu_5973_p1 = $signed(shl_ln225_2_fu_5965_p3);

assign sext_ln225_5_fu_6242_p1 = $signed(trunc_ln225_8_reg_8398);

assign sext_ln225_6_fu_6006_p1 = $signed(shl_ln225_3_fu_5998_p3);

assign sext_ln225_7_fu_6252_p1 = $signed(trunc_ln225_9_reg_8403);

assign sext_ln225_8_fu_6039_p1 = $signed(shl_ln225_4_fu_6031_p3);

assign sext_ln225_9_fu_6262_p1 = $signed(trunc_ln225_s_reg_8408);

assign sext_ln225_fu_5907_p1 = $signed(shl_ln2_fu_5899_p3);

assign sext_ln96_1_fu_6117_p1 = or_ln96_fu_6085_p2;

assign sext_ln96_2_fu_6791_p1 = or_ln96_1_reg_8518;

assign sext_ln96_3_fu_6794_p1 = $signed(add_ln96_fu_6785_p2);

assign sext_ln96_4_fu_6489_p1 = or_ln96_1_fu_6484_p2;

assign sext_ln96_5_fu_6824_p1 = $signed(add_ln96_1_fu_6818_p2);

assign sext_ln96_6_fu_6918_p1 = $signed(add_ln96_2_fu_6908_p2);

assign sext_ln96_7_fu_6942_p1 = $signed(add_ln96_3_fu_6913_p2);

assign sext_ln96_8_fu_6513_p1 = or_ln96_2_reg_8433;

assign sext_ln96_fu_6782_p1 = or_ln96_reg_8418;

assign shl_ln1_fu_5857_p3 = {{select_ln27_2_fu_5787_p3}, {4'd0}};

assign shl_ln225_10_fu_6452_p3 = {{addr_offset_2_fu_6282_p2}, {4'd0}};

assign shl_ln225_11_fu_6601_p3 = {{add_ln69_fu_6596_p2}, {4'd0}};

assign shl_ln225_12_fu_6633_p3 = {{add_ln70_fu_6628_p2}, {4'd0}};

assign shl_ln225_13_fu_6665_p3 = {{add_ln71_fu_6660_p2}, {4'd0}};

assign shl_ln225_14_fu_6697_p3 = {{add_ln72_fu_6692_p2}, {4'd0}};

assign shl_ln225_15_fu_6729_p3 = {{or_ln73_fu_6724_p2}, {4'd0}};

assign shl_ln225_16_fu_6756_p3 = {{addr_offset_3_reg_8508}, {4'd0}};

assign shl_ln225_1_fu_5932_p3 = {{add_ln44_fu_5926_p2}, {4'd0}};

assign shl_ln225_2_fu_5965_p3 = {{add_ln45_fu_5959_p2}, {4'd0}};

assign shl_ln225_3_fu_5998_p3 = {{add_ln46_fu_5992_p2}, {4'd0}};

assign shl_ln225_4_fu_6031_p3 = {{or_ln47_fu_6025_p2}, {4'd0}};

assign shl_ln225_5_fu_6058_p3 = {{addr_offset_1_fu_5887_p2}, {4'd0}};

assign shl_ln225_6_fu_6293_p3 = {{add_ln56_fu_6287_p2}, {4'd0}};

assign shl_ln225_7_fu_6326_p3 = {{add_ln57_fu_6320_p2}, {4'd0}};

assign shl_ln225_8_fu_6359_p3 = {{add_ln58_fu_6353_p2}, {4'd0}};

assign shl_ln225_9_fu_6392_p3 = {{add_ln59_fu_6386_p2}, {4'd0}};

assign shl_ln225_s_fu_6425_p3 = {{or_ln60_fu_6419_p2}, {4'd0}};

assign shl_ln2_fu_5899_p3 = {{add_ln43_fu_5893_p2}, {4'd0}};

assign shl_ln42_1_fu_5865_p3 = {{select_ln27_2_fu_5787_p3}, {1'd0}};

assign trunc_ln414_1_fu_6994_p1 = m_axi_ifc6_RDATA[95:0];

assign trunc_ln414_2_fu_7022_p1 = m_axi_ifc5_RDATA[63:0];

assign trunc_ln414_3_fu_7026_p1 = m_axi_ifc3_RDATA[95:0];

assign trunc_ln414_fu_6970_p1 = m_axi_ifc2_RDATA[63:0];

assign trunc_ln674_1_fu_7008_p1 = m_axi_ifc1_RDATA[31:0];

assign trunc_ln674_fu_6966_p1 = m_axi_ifc4_RDATA[31:0];

assign trunc_ln96_fu_7128_p1 = grp_fu_6091_p2[6:0];

assign zext_ln42_1_fu_5883_p1 = add_ln42_fu_5877_p2;

assign zext_ln42_fu_5873_p1 = shl_ln42_1_fu_5865_p3;

assign zext_ln96_11_fu_7892_p1 = tmp_8_reg_8651_pp0_iter8_reg;

assign zext_ln96_13_fu_8044_p1 = tmp_9_reg_8656_pp0_iter8_reg;

assign zext_ln96_15_fu_8196_p1 = tmp_10_reg_8528_pp0_iter8_reg;

assign zext_ln96_3_fu_7284_p1 = tmp_3_reg_8428_pp0_iter8_reg;

assign zext_ln96_5_fu_7436_p1 = tmp_5_reg_8605_pp0_iter8_reg;

assign zext_ln96_7_fu_7588_p1 = tmp_6_reg_8523_pp0_iter8_reg;

assign zext_ln96_9_fu_7740_p1 = tmp_7_reg_8610_pp0_iter8_reg;

assign zext_ln96_fu_7132_p1 = tmp_reg_8423_pp0_iter8_reg;

always @ (posedge ap_clk) begin
    select_ln27_3_reg_8376[4:0] <= 5'b00000;
    zext_ln42_1_reg_8382[0] <= 1'b0;
    zext_ln42_1_reg_8382[31:8] <= 24'b000000000000000000000000;
    or_ln96_reg_8418[0] <= 1'b1;
    or_ln96_2_reg_8433[2:0] <= 3'b111;
    addr_offset_3_reg_8508[0] <= 1'b0;
    or_ln96_1_reg_8518[1:0] <= 2'b11;
    sext_ln96_2_reg_8599[1:0] <= 2'b11;
end

endmodule //LINEAR_ReadFromMem_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_32_2
