--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3462 paths analyzed, 183 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.936ns.
--------------------------------------------------------------------------------

Paths for end point CNTTXT_2 (SLICE_X19Y29.C1), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNTTXT_10 (FF)
  Destination:          CNTTXT_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNTTXT_10 to CNTTXT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.CQ      Tcko                  0.391   CNTTXT<11>
                                                       CNTTXT_10
    SLICE_X20Y34.B1      net (fanout=3)        1.088   CNTTXT<10>
    SLICE_X20Y34.COUT    Topcyb                0.375   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_lut<1>
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CMUX    Tcinc                 0.279   CNTTXT[31]_GND_5_o_LessThan_5_o_l1
                                                       Mcount_CNTTXT_val321_cy
    SLICE_X19Y29.C1      net (fanout=24)       1.432   CNTTXT[31]_GND_5_o_LessThan_5_o
    SLICE_X19Y29.CLK     Tas                   0.322   CNTTXT<3>
                                                       CNTTXT_2_rstpot
                                                       CNTTXT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.367ns logic, 2.523ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNTTXT_10 (FF)
  Destination:          CNTTXT_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNTTXT_10 to CNTTXT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.CQ      Tcko                  0.391   CNTTXT<11>
                                                       CNTTXT_10
    SLICE_X20Y34.B1      net (fanout=3)        1.088   CNTTXT<10>
    SLICE_X20Y34.COUT    Topcyb                0.341   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_lutdi1
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CMUX    Tcinc                 0.279   CNTTXT[31]_GND_5_o_LessThan_5_o_l1
                                                       Mcount_CNTTXT_val321_cy
    SLICE_X19Y29.C1      net (fanout=24)       1.432   CNTTXT[31]_GND_5_o_LessThan_5_o
    SLICE_X19Y29.CLK     Tas                   0.322   CNTTXT<3>
                                                       CNTTXT_2_rstpot
                                                       CNTTXT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.333ns logic, 2.523ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNTTXT_2 (FF)
  Destination:          CNTTXT_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNTTXT_2 to CNTTXT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.CQ      Tcko                  0.391   CNTTXT<3>
                                                       CNTTXT_2
    SLICE_X20Y34.A1      net (fanout=14)       0.932   CNTTXT<2>
    SLICE_X20Y34.COUT    Topcya                0.395   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_lut<0>
                                                       Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CIN     net (fanout=1)        0.003   Mcompar_CNTTXT[31]_GND_5_o_LessThan_5_o_cy<3>
    SLICE_X20Y35.CMUX    Tcinc                 0.279   CNTTXT[31]_GND_5_o_LessThan_5_o_l1
                                                       Mcount_CNTTXT_val321_cy
    SLICE_X19Y29.C1      net (fanout=24)       1.432   CNTTXT[31]_GND_5_o_LessThan_5_o
    SLICE_X19Y29.CLK     Tas                   0.322   CNTTXT<3>
                                                       CNTTXT_2_rstpot
                                                       CNTTXT_2
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.387ns logic, 2.367ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point count_24 (SLICE_X15Y32.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.428 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.391   count<11>
                                                       count_9
    SLICE_X15Y32.C1      net (fanout=2)        0.955   count<9>
    SLICE_X15Y32.C       Tilo                  0.259   count<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X17Y30.B3      net (fanout=2)        0.699   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X15Y32.B1      net (fanout=12)       0.945   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y32.CLK     Tas                   0.322   count<24>
                                                       count_24_rstpot
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.231ns logic, 2.599ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.428 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   count<14>
                                                       count_14
    SLICE_X15Y30.C1      net (fanout=2)        0.771   count<14>
    SLICE_X15Y30.C       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X17Y30.B4      net (fanout=2)        0.686   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X15Y32.B1      net (fanout=12)       0.945   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y32.CLK     Tas                   0.322   count<24>
                                                       count_24_rstpot
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (1.231ns logic, 2.402ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.428 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   count<3>
                                                       count_1
    SLICE_X17Y27.A2      net (fanout=2)        0.629   count<1>
    SLICE_X17Y27.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_1_o<24>2
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X17Y30.B1      net (fanout=2)        0.778   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X15Y32.B1      net (fanout=12)       0.945   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y32.CLK     Tas                   0.322   count<24>
                                                       count_24_rstpot
                                                       count_24
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.231ns logic, 2.352ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point count_21 (SLICE_X12Y32.C3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.432 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.391   count<11>
                                                       count_9
    SLICE_X15Y32.C1      net (fanout=2)        0.955   count<9>
    SLICE_X15Y32.C       Tilo                  0.259   count<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X17Y30.B3      net (fanout=2)        0.699   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X12Y32.C3      net (fanout=12)       0.842   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X12Y32.CLK     Tas                   0.341   count<22>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (1.250ns logic, 2.496ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_14 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.432 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_14 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.391   count<14>
                                                       count_14
    SLICE_X15Y30.C1      net (fanout=2)        0.771   count<14>
    SLICE_X15Y30.C       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X17Y30.B4      net (fanout=2)        0.686   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X12Y32.C3      net (fanout=12)       0.842   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X12Y32.CLK     Tas                   0.341   count<22>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.250ns logic, 2.299ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.432 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BQ      Tcko                  0.391   count<3>
                                                       count_1
    SLICE_X17Y27.A2      net (fanout=2)        0.629   count<1>
    SLICE_X17Y27.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_1_o<24>2
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X17Y30.B1      net (fanout=2)        0.778   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X17Y30.B       Tilo                  0.259   count<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X12Y32.C3      net (fanout=12)       0.842   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X12Y32.CLK     Tas                   0.341   count<22>
                                                       count_21_rstpot
                                                       count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (1.250ns logic, 2.249ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNTTXT_16 (SLICE_X19Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNTTXT_16 (FF)
  Destination:          CNTTXT_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNTTXT_16 to CNTTXT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.AQ      Tcko                  0.198   CNTTXT<19>
                                                       CNTTXT_16
    SLICE_X19Y33.A6      net (fanout=3)        0.029   CNTTXT<16>
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   CNTTXT<19>
                                                       CNTTXT_16_rstpot
                                                       CNTTXT_16
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point clk4Hz (SLICE_X15Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk4Hz (FF)
  Destination:          clk4Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk4Hz to clk4Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.198   clk4Hz
                                                       clk4Hz
    SLICE_X15Y30.A6      net (fanout=38)       0.030   clk4Hz
    SLICE_X15Y30.CLK     Tah         (-Th)    -0.215   clk4Hz
                                                       clk4Hz_rstpot
                                                       clk4Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point CNTTXT_0 (SLICE_X19Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNTTXT_0 (FF)
  Destination:          CNTTXT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNTTXT_0 to CNTTXT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.AQ      Tcko                  0.198   CNTTXT<3>
                                                       CNTTXT_0
    SLICE_X19Y29.A6      net (fanout=13)       0.031   CNTTXT<0>
    SLICE_X19Y29.CLK     Tah         (-Th)    -0.215   CNTTXT<3>
                                                       CNTTXT_0_rstpot
                                                       CNTTXT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<22>/CLK
  Logical resource: count_19/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<22>/CLK
  Logical resource: count_20/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.936|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3462 paths, 0 nets, and 323 connections

Design statistics:
   Minimum period:   3.936ns{1}   (Maximum frequency: 254.065MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 17:58:25 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



