
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>align.compiler package &#8212; ALIGN</title>
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="align.gdsconv package" href="align.gdsconv.html" />
    <link rel="prev" title="align.circuit package" href="align.circuit.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="align.gdsconv.html" title="align.gdsconv package"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="align.circuit.html" title="align.circuit package"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">ALIGN</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="modules.html" >align</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="align.html" accesskey="U">align package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">align.compiler package</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="align-compiler-package">
<h1>align.compiler package<a class="headerlink" href="#align-compiler-package" title="Permalink to this headline">¶</a></h1>
<div class="section" id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="module-align.compiler.basic_element">
<span id="align-compiler-basic-element-module"></span><h2>align.compiler.basic_element module<a class="headerlink" href="#module-align.compiler.basic_element" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed Oct 10 13:18:49 2018</p>
<p>&#64;author: kunal</p>
<dl class="py class">
<dt id="align.compiler.basic_element.BasicElement">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.basic_element.</code><code class="sig-name descname">BasicElement</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">line</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Defines the basic elements of spice file
e.g: a resistor, inductor
It also defines the weight on each port of device</p>
<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.capacitor">
<code class="sig-name descname">capacitor</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.capacitor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.capacitor" title="Permalink to this definition">¶</a></dt>
<dd><p>cap: c7 net7 vinp c1
The assumption is 2 port network</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.get_elements">
<code class="sig-name descname">get_elements</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">num_pins</span><span class="o">=</span><span class="default_value">2</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.get_elements"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.get_elements" title="Permalink to this definition">¶</a></dt>
<dd><p>Extract pins and values</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.i_source">
<code class="sig-name descname">i_source</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.i_source"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.i_source" title="Permalink to this definition">¶</a></dt>
<dd><p>Cur_source: i3 vdd! net1 DC=idc
The assumption is 2 port network</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.inductor">
<code class="sig-name descname">inductor</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.inductor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.inductor" title="Permalink to this definition">¶</a></dt>
<dd><p>Res: c7 net7 vinp c1
The assumption is 2 port network</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.resistor">
<code class="sig-name descname">resistor</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.resistor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.resistor" title="Permalink to this definition">¶</a></dt>
<dd><p>Res: c7 net7 vinp c1
The assumption is 2 port network</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.transistor">
<code class="sig-name descname">transistor</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.transistor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.transistor" title="Permalink to this definition">¶</a></dt>
<dd><p>transistor: m5 net5 phi2 0 0 nmos_rvt w=81e-9 l=20e-9 nfin=3
The assumption is 4 port network
pins = [drain, gate, source, body]</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.v_source">
<code class="sig-name descname">v_source</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.v_source"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.v_source" title="Permalink to this definition">¶</a></dt>
<dd><p>v_source: v1 vbiasp1 0 DC=vbiasp1
The assumption is 2 port network</p>
</dd></dl>

<dl class="py method">
<dt id="align.compiler.basic_element.BasicElement.vcvs_source">
<code class="sig-name descname">vcvs_source</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#BasicElement.vcvs_source"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.BasicElement.vcvs_source" title="Permalink to this definition">¶</a></dt>
<dd><p>v_source: E1 (Vinp net2 net3 net2) vcvs gain=1
The assumption is 4 port network</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt id="align.compiler.basic_element.parse_value">
<code class="sig-prename descclassname">align.compiler.basic_element.</code><code class="sig-name descname">parse_value</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">all_param</span></em>, <em class="sig-param"><span class="n">vtype</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/basic_element.html#parse_value"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.basic_element.parse_value" title="Permalink to this definition">¶</a></dt>
<dd><p>parse the value parameters for each block and returns a dict</p>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.common_centroid_cap_constraint">
<span id="align-compiler-common-centroid-cap-constraint-module"></span><h2>align.compiler.common_centroid_cap_constraint module<a class="headerlink" href="#module-align.compiler.common_centroid_cap_constraint" title="Permalink to this headline">¶</a></h2>
<p>Created on Sat Feb 29 12:02:52 2020</p>
<p>&#64;author: kunal001</p>
<dl class="py function">
<dt id="align.compiler.common_centroid_cap_constraint.WriteCap">
<code class="sig-prename descclassname">align.compiler.common_centroid_cap_constraint.</code><code class="sig-name descname">WriteCap</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">input_dir</span></em>, <em class="sig-param"><span class="n">name</span></em>, <em class="sig-param"><span class="n">unit_size_cap</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/common_centroid_cap_constraint.html#WriteCap"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.common_centroid_cap_constraint.WriteCap" title="Permalink to this definition">¶</a></dt>
<dd><p>Reads input graph and generates constraints for capacitors
The constraints are defined such that caps are designed using a unit cap.
:param graph: Input graph to be modified
:type graph: networkx graph
:param input_dir: Input const directory path to check available constraints
:type input_dir: pathlib.path
:param name: Sub circuit name. Constraints are generated for sub circuits seperately
:type name: string</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.common_centroid_cap_constraint.check_common_centroid">
<code class="sig-prename descclassname">align.compiler.common_centroid_cap_constraint.</code><code class="sig-name descname">check_common_centroid</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">const_path</span></em>, <em class="sig-param"><span class="n">ports</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/common_centroid_cap_constraint.html#check_common_centroid"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.common_centroid_cap_constraint.check_common_centroid" title="Permalink to this definition">¶</a></dt>
<dd><p>Reads common centroid const in generated constraints
Merges cc caps as single cap in const-file and netlist
:param graph: Input graph to be modified
:type graph: networkx graph
:param const_path: Input const file path
:type const_path: pathlib.path
:param ports: Used to check nets which should not be deleted/renamed.
:type ports: list</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.common_centroid_cap_constraint.merge_caps">
<code class="sig-prename descclassname">align.compiler.common_centroid_cap_constraint.</code><code class="sig-name descname">merge_caps</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">caps</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/common_centroid_cap_constraint.html#merge_caps"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.common_centroid_cap_constraint.merge_caps" title="Permalink to this definition">¶</a></dt>
<dd><p>Merges caps in graph as single cap
:param graph: Input graph to be modified
:type graph: networkx graph
:param caps: Used to check nets which should not be deleted/renamed.
:type caps: list</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.compiler">
<span id="align-compiler-compiler-module"></span><h2>align.compiler.compiler module<a class="headerlink" href="#module-align.compiler.compiler" title="Permalink to this headline">¶</a></h2>
<dl class="py function">
<dt id="align.compiler.compiler.compiler">
<code class="sig-prename descclassname">align.compiler.compiler.</code><code class="sig-name descname">compiler</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">input_ckt</span><span class="p">:</span> <span class="n">pathlib.Path</span></em>, <em class="sig-param"><span class="n">design_name</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">pdk_dir</span><span class="p">:</span> <span class="n">pathlib.Path</span></em>, <em class="sig-param"><span class="n">flat</span><span class="o">=</span><span class="default_value">0</span></em>, <em class="sig-param"><span class="n">Debug</span><span class="o">=</span><span class="default_value">False</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/compiler.html#compiler"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.compiler.compiler" title="Permalink to this definition">¶</a></dt>
<dd><p>Reads input spice file, converts to a graph format and create hierarchies in the graph</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>input_ckt</strong> (<em>input circuit path</em>) – DESCRIPTION.</p></li>
<li><p><strong>design_name</strong> (<em>name of top level subckt in design</em>) – DESCRIPTION.</p></li>
<li><p><strong>flat</strong> (<em>TYPE</em><em>, </em><em>flat/hierarchical</em>) – DESCRIPTION. The default is 0.</p></li>
<li><p><strong>Debug</strong> (<em>TYPE</em><em>, </em><em>writes output graph for debug</em>) – DESCRIPTION. The default is False.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><ul class="simple">
<li><p><strong>updated_ckt_list</strong> (<em>list of reduced graphs for each subckt</em>) – DESCRIPTION. reduced graphs are subckts after identification of hierarchies</p></li>
<li><p><strong>library</strong> (<em>TYPE, list of library graphs</em>) – DESCRIPTION.libraries are used to create hierarchies</p></li>
</ul>
</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.compiler.compiler_output">
<code class="sig-prename descclassname">align.compiler.compiler.</code><code class="sig-name descname">compiler_output</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">input_ckt</span></em>, <em class="sig-param"><span class="n">lib_names</span></em>, <em class="sig-param"><span class="n">updated_ckt_list</span></em>, <em class="sig-param"><span class="n">design_name</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">result_dir</span><span class="p">:</span> <span class="n">pathlib.Path</span></em>, <em class="sig-param"><span class="n">pdk_dir</span><span class="p">:</span> <span class="n">pathlib.Path</span></em>, <em class="sig-param"><span class="n">uniform_height</span><span class="o">=</span><span class="default_value">False</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/compiler.html#compiler_output"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.compiler.compiler_output" title="Permalink to this definition">¶</a></dt>
<dd><p>search for constraints and write output in verilog format
:param input_ckt: DESCRIPTION.Used to take designer provided constraints
:type input_ckt: TYPE. input circuit path
:param library: DESCRIPTION.
:type library: TYPE. list of library graphs used
:param updated_ckt_list: DESCRIPTION. this list is used to generate constraints
:type updated_ckt_list: TYPE. list of reduced circuit graph
:param design_name: DESCRIPTION.
:type design_name: TYPE. name of top level design
:param result_dir: DESCRIPTION. writes out a verilog netlist, spice file and constraints
:type result_dir: TYPE. directoy path for writing results
:param pdk_dir: DESCRIPTION. reads design info like cell height,cap size, routing layer from design_config file in config directory
:type pdk_dir: TYPE. directory path containing pdk layers.json file
:param uniform_height:
:type uniform_height: creates cells of uniform height</p>
<dl class="field-list simple">
<dt class="field-odd">Raises</dt>
<dd class="field-odd"><p><strong>SystemExit</strong> – We don’t hanadle floating ports in design. They should be removed before hand: DESCRIPTION.</p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>primitives</strong> – DESCRIPTION.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>Input parmeters for cell generator</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.compiler.generate_hierarchy">
<code class="sig-prename descclassname">align.compiler.compiler.</code><code class="sig-name descname">generate_hierarchy</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">netlist</span></em>, <em class="sig-param"><span class="n">subckt</span></em>, <em class="sig-param"><span class="n">output_dir</span></em>, <em class="sig-param"><span class="n">flatten_heirarchy</span></em>, <em class="sig-param"><span class="n">pdk_dir</span></em>, <em class="sig-param"><span class="n">uniform_height</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/compiler.html#generate_hierarchy"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.compiler.generate_hierarchy" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-align.compiler.create_array_hierarchy">
<span id="align-compiler-create-array-hierarchy-module"></span><h2>align.compiler.create_array_hierarchy module<a class="headerlink" href="#module-align.compiler.create_array_hierarchy" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed July 08 13:12:15 2020</p>
<p>&#64;author: kunal</p>
<dl class="py function">
<dt id="align.compiler.create_array_hierarchy.check_convergence">
<code class="sig-prename descclassname">align.compiler.create_array_hierarchy.</code><code class="sig-name descname">check_convergence</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">match</span><span class="p">:</span> <span class="n">dict</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_array_hierarchy.html#check_convergence"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_array_hierarchy.check_convergence" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.create_array_hierarchy.create_hierarchy">
<code class="sig-prename descclassname">align.compiler.create_array_hierarchy.</code><code class="sig-name descname">create_hierarchy</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">node</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">traversed</span><span class="p">:</span> <span class="n">list</span></em>, <em class="sig-param"><span class="n">ports_weight</span><span class="p">:</span> <span class="n">dict</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_array_hierarchy.html#create_hierarchy"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_array_hierarchy.create_hierarchy" title="Permalink to this definition">¶</a></dt>
<dd><p>Creates array hierarchies starting from input node</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>graph</strong> (<em>TYPE</em>) – DESCRIPTION.</p></li>
<li><p><strong>node</strong> (<em>str</em>) – DESCRIPTION.</p></li>
<li><p><strong>traversed</strong> (<em>list</em>) – DESCRIPTION.</p></li>
<li><p><strong>ports_weight</strong> (<em>dict</em>) – DESCRIPTION.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>hier_of_node</strong> – DESCRIPTION.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>TYPE</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.create_array_hierarchy.match_branches">
<code class="sig-prename descclassname">align.compiler.create_array_hierarchy.</code><code class="sig-name descname">match_branches</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">nodes_dict</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_array_hierarchy.html#match_branches"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_array_hierarchy.match_branches" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.create_array_hierarchy.matching_groups">
<code class="sig-prename descclassname">align.compiler.create_array_hierarchy.</code><code class="sig-name descname">matching_groups</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">level1</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_array_hierarchy.html#matching_groups"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_array_hierarchy.matching_groups" title="Permalink to this definition">¶</a></dt>
<dd><p>Creates a a 2D list from 1D list of level1, grouping similar elements in separate group</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>G</strong> (<em>TYPE</em>) – DESCRIPTION.</p></li>
<li><p><strong>level1</strong> (<em>TYPE</em>) – DESCRIPTION.</p></li>
<li><p><strong>ports_weight</strong> (<em>TYPE</em>) – DESCRIPTION.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>similar_groups</strong> – DESCRIPTION.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>TYPE</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.create_array_hierarchy.trace_template">
<code class="sig-prename descclassname">align.compiler.create_array_hierarchy.</code><code class="sig-name descname">trace_template</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">similar_node_groups</span></em>, <em class="sig-param"><span class="n">visited</span></em>, <em class="sig-param"><span class="n">template</span></em>, <em class="sig-param"><span class="n">array</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_array_hierarchy.html#trace_template"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_array_hierarchy.trace_template" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-align.compiler.create_database">
<span id="align-compiler-create-database-module"></span><h2>align.compiler.create_database module<a class="headerlink" href="#module-align.compiler.create_database" title="Permalink to this headline">¶</a></h2>
<p>Created on Fri Jan 15 10:38:14 2021</p>
<p>&#64;author: kunal001</p>
<dl class="py class">
<dt id="align.compiler.create_database.CreateDatabase">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.create_database.</code><code class="sig-name descname">CreateDatabase</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">hier_graph</span></em>, <em class="sig-param"><span class="n">const_parse</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_database.html#CreateDatabase"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_database.CreateDatabase" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt id="align.compiler.create_database.CreateDatabase.read_inputs">
<code class="sig-name descname">read_inputs</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">name</span><span class="p">:</span> <span class="n">str</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/create_database.html#CreateDatabase.read_inputs"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.create_database.CreateDatabase.read_inputs" title="Permalink to this definition">¶</a></dt>
<dd><p>read circuit graphs</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="module-align.compiler.match_graph">
<span id="align-compiler-match-graph-module"></span><h2>align.compiler.match_graph module<a class="headerlink" href="#module-align.compiler.match_graph" title="Permalink to this headline">¶</a></h2>
<p>Created on Fri Nov  2 21:33:22 2018</p>
<p>&#64;author: kunal</p>
<dl class="py class">
<dt id="align.compiler.match_graph.Annotate">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">Annotate</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">hier_graph_dict</span></em>, <em class="sig-param"><span class="n">design_setup</span></em>, <em class="sig-param"><span class="n">library</span></em>, <em class="sig-param"><span class="n">existing_generator</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#Annotate"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.Annotate" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Creates hierarchies in the graph based on a library or user defined groupblock constraint
Boundries (clk,digital, etc) are defined from setup file</p>
<dl class="py method">
<dt id="align.compiler.match_graph.Annotate.annotate">
<code class="sig-name descname">annotate</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#Annotate.annotate"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.Annotate.annotate" title="Permalink to this definition">¶</a></dt>
<dd><p>main function to creates hierarchies in the block
iterativily goes through all subckts in the netlist
Reduce graph to a list of nodes
:returns: all updated circuit list
:rtype: list</p>
</dd></dl>

</dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.already_merged">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">already_merged</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G1</span></em>, <em class="sig-param"><span class="n">Gsub</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#already_merged"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.already_merged" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.check_nodes">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">check_nodes</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph_list</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#check_nodes"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.check_nodes" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.compare_balanced_tree">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">compare_balanced_tree</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">node1</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">node2</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">traversed1</span><span class="p">:</span> <span class="n">list</span></em>, <em class="sig-param"><span class="n">traversed2</span><span class="p">:</span> <span class="n">list</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#compare_balanced_tree"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.compare_balanced_tree" title="Permalink to this definition">¶</a></dt>
<dd><p>used to remove some false matches for DP and CMC</p>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.fix_order_for_multimatch">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">fix_order_for_multimatch</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G1</span></em>, <em class="sig-param"><span class="n">map_list</span></em>, <em class="sig-param"><span class="n">Gsub</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#fix_order_for_multimatch"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.fix_order_for_multimatch" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.get_key">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">get_key</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">Gsub</span></em>, <em class="sig-param"><span class="n">value</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#get_key"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.get_key" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.match_graph.multiple_instances">
<code class="sig-prename descclassname">align.compiler.match_graph.</code><code class="sig-name descname">multiple_instances</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G1</span></em>, <em class="sig-param"><span class="n">new_node</span></em>, <em class="sig-param"><span class="n">block_name</span></em>, <em class="sig-param"><span class="n">check_duplicates</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/match_graph.html#multiple_instances"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.match_graph.multiple_instances" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-align.compiler.merge_nodes">
<span id="align-compiler-merge-nodes-module"></span><h2>align.compiler.merge_nodes module<a class="headerlink" href="#module-align.compiler.merge_nodes" title="Permalink to this headline">¶</a></h2>
<p>Created on Thu Nov 29 22:19:39 2018</p>
<p>&#64;author: kunal</p>
<dl class="py function">
<dt id="align.compiler.merge_nodes.check_nodes">
<code class="sig-prename descclassname">align.compiler.merge_nodes.</code><code class="sig-name descname">check_nodes</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/merge_nodes.html#check_nodes"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.merge_nodes.check_nodes" title="Permalink to this definition">¶</a></dt>
<dd><p>Checking node paramters to be dict type</p>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.merge_nodes.check_values">
<code class="sig-prename descclassname">align.compiler.merge_nodes.</code><code class="sig-name descname">check_values</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">values</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/merge_nodes.html#check_values"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.merge_nodes.check_values" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.merge_nodes.convert_unit">
<code class="sig-prename descclassname">align.compiler.merge_nodes.</code><code class="sig-name descname">convert_unit</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">value</span><span class="p">:</span> <span class="n">str</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/merge_nodes.html#convert_unit"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.merge_nodes.convert_unit" title="Permalink to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><p><strong>value</strong> (<em>str</em>) – DESCRIPTION.</p>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>DESCRIPTION. converts values to equivalent values</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>float</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.merge_nodes.merge_nodes">
<code class="sig-prename descclassname">align.compiler.merge_nodes.</code><code class="sig-name descname">merge_nodes</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span><span class="p">:</span> <span class="n">networkx.classes.graph.Graph</span></em>, <em class="sig-param"><span class="n">new_inst_type</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">list_of_nodes</span><span class="p">:</span> <span class="n">list</span></em>, <em class="sig-param"><span class="n">matched_ports</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">new_inst_name</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/merge_nodes.html#merge_nodes"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.merge_nodes.merge_nodes" title="Permalink to this definition">¶</a></dt>
<dd><dl class="simple">
<dt>Merges the  given nodes in list_of_nodes and returns a</dt><dd><p>reduced graph.</p>
</dd>
</dl>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>G</strong> (<em>netowrkx graph</em>) – DESCRIPTION. Bipartite graph of circuit</p></li>
<li><p><strong>new_inst_type</strong> (<em>str</em>) – DESCRIPTION. name of new subckt to be created,
A super node is created in graph havinge a subgraph in its values</p></li>
<li><p><strong>list_of_nodes</strong> (<em>list</em>) – DESCRIPTION.</p></li>
<li><p><strong>matched_ports</strong> (<em>dict</em>) – DESCRIPTION. dictionary of {subkt port: connected net} be added in dubckt</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>G</strong> – returns updated graph.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>nx.classes.graph.Graph</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.merge_nodes.merged_value">
<code class="sig-prename descclassname">align.compiler.merge_nodes.</code><code class="sig-name descname">merged_value</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">values1</span></em>, <em class="sig-param"><span class="n">values2</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/merge_nodes.html#merged_value"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.merge_nodes.merged_value" title="Permalink to this definition">¶</a></dt>
<dd><p>combines values of different devices:
(right now since primitive generator takes only one value we use max value)
try:
#val1={‘res’: ‘13.6962k’, ‘l’: ‘8u’, ‘w’: ‘500n’, ‘m’: ‘1’}
#val2 = {‘res’: ‘13.6962k’, ‘l’: ‘8u’, ‘w’: ‘500n’, ‘m’: ‘1’}
#merged_value(val1,val2)</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>values1</strong> (<em>TYPE. dict</em>) – DESCRIPTION. dict of parametric values</p></li>
<li><p><strong>values2</strong> (<em>TYPE. dict</em>) – DESCRIPTION.dict of parametric values</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>merged_vals</strong> – DESCRIPTION. max of each parameter value</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>TYPE dict</p>
</dd>
</dl>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.preprocess">
<span id="align-compiler-preprocess-module"></span><h2>align.compiler.preprocess module<a class="headerlink" href="#module-align.compiler.preprocess" title="Permalink to this headline">¶</a></h2>
<p>Created on Thu Sep 17 15:49:33 2020</p>
<p>&#64;author: kunal001</p>
<dl class="py function">
<dt id="align.compiler.preprocess.add_parallel_caps">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">add_parallel_caps</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#add_parallel_caps"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.add_parallel_caps" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.add_parallel_transistor">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">add_parallel_transistor</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#add_parallel_transistor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.add_parallel_transistor" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.add_series_res">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">add_series_res</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#add_series_res"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.add_series_res" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.add_stacked_transistor">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">add_stacked_transistor</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#add_stacked_transistor"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.add_stacked_transistor" title="Permalink to this definition">¶</a></dt>
<dd><p>Reduce stacked transistors
:param G: input graph
:type G: networkx graph</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.change_SD">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">change_SD</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">node</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#change_SD"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.change_SD" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.define_SD">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">define_SD</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">circuit</span></em>, <em class="sig-param"><span class="n">power</span></em>, <em class="sig-param"><span class="n">gnd</span></em>, <em class="sig-param"><span class="n">clk</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#define_SD"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.define_SD" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.modify_pg_conn_subckt">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">modify_pg_conn_subckt</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">hier_graph_dict</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">circuit_name</span></em>, <em class="sig-param"><span class="n">pg_conn</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#modify_pg_conn_subckt"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.modify_pg_conn_subckt" title="Permalink to this definition">¶</a></dt>
<dd><p>creates a new subcircuit by removing power pins from a subcircuit defination
and change internal connections within the subcircuit</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>hier_graph_dict</strong> (<em>dict</em>) – dictionary of all circuit in spice file</p></li>
<li><p><strong>circuit_name</strong> (<em>str</em>) – name of circuit to be processed.</p></li>
<li><p><strong>pg_conn</strong> (<em>dict</em>) – ports to be modified and corresponding pg pin.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p></p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>new subcircuit name</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.preprocess_stack_parallel">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">preprocess_stack_parallel</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">hier_graph_dict</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">circuit_name</span></em>, <em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#preprocess_stack_parallel"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.preprocess_stack_parallel" title="Permalink to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>hier_graph_dict</strong> (<em>dict</em>) – dictionary of all circuit in spice file</p></li>
<li><p><strong>circuit_name</strong> (<em>str</em>) – name of circuit to be processed.</p></li>
<li><p><strong>G</strong> (<em>networkx graph</em>) – graph of circuit.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p></p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>None.</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.preprocess.remove_pg_pins">
<code class="sig-prename descclassname">align.compiler.preprocess.</code><code class="sig-name descname">remove_pg_pins</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">hier_graph_dict</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">circuit_name</span></em>, <em class="sig-param"><span class="n">pg_pins</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/preprocess.html#remove_pg_pins"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.preprocess.remove_pg_pins" title="Permalink to this definition">¶</a></dt>
<dd><p>removes power pins to be sent as signal by recursively finding all connections to power pins
and removing them from subcircuit defination and instance calls
for each circuit different power connection creates an extra subcircuit
Required by PnR as it does not make power connections as ports
:param hier_graph_dict: dictionary of all circuit in spice file
:type hier_graph_dict: dict
:param circuit_name: name of circuit to be processed.
:type circuit_name: str
:param G: graph of circuit.
:type G: networkx graph
:param pg_pins: graph of circuit.
:type pg_pins: list</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.read_lef">
<span id="align-compiler-read-lef-module"></span><h2>align.compiler.read_lef module<a class="headerlink" href="#module-align.compiler.read_lef" title="Permalink to this headline">¶</a></h2>
<p>Created on Thu Nov 29 19:38:43 2018</p>
<p>&#64;author: kunal</p>
<dl class="py function">
<dt id="align.compiler.read_lef.read_lef">
<code class="sig-prename descclassname">align.compiler.read_lef.</code><code class="sig-name descname">read_lef</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">lef_dir</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_lef.html#read_lef"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_lef.read_lef" title="Permalink to this definition">¶</a></dt>
<dd><p>Reads available lef in LEF dir
Reads .lef files or param_lef files</p>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.read_netlist">
<span id="align-compiler-read-netlist-module"></span><h2>align.compiler.read_netlist module<a class="headerlink" href="#module-align.compiler.read_netlist" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed Oct 10 13:04:45 2018</p>
<p>&#64;author: kunal</p>
<dl class="py class">
<dt id="align.compiler.read_netlist.SpiceParser">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.read_netlist.</code><code class="sig-name descname">SpiceParser</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">netlistPath</span></em>, <em class="sig-param"><span class="n">top_ckt_name</span><span class="o">=</span><span class="default_value">None</span></em>, <em class="sig-param"><span class="n">flat</span><span class="o">=</span><span class="default_value">0</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_netlist.html#SpiceParser"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_netlist.SpiceParser" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Read a spice file (.sp/.cdl) and converts it to a graph.
Device properties are inherited from BasicElement.py
You can flatten the circuit by using flag: flat
The final graph is stored in a yaml file in circuit_graphs folder.</p>
<dl class="py method">
<dt id="align.compiler.read_netlist.SpiceParser.get_next_line">
<code class="sig-name descname">get_next_line</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">file_pointer</span></em>, <em class="sig-param"><span class="n">line_type</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_netlist.html#SpiceParser.get_next_line"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_netlist.SpiceParser.get_next_line" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="align.compiler.read_netlist.SpiceParser.resolve_hierarchy">
<code class="sig-name descname">resolve_hierarchy</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_netlist.html#SpiceParser.resolve_hierarchy"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_netlist.SpiceParser.resolve_hierarchy" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="align.compiler.read_netlist.SpiceParser.resolve_top_param">
<code class="sig-name descname">resolve_top_param</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_netlist.html#SpiceParser.resolve_top_param"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_netlist.SpiceParser.resolve_top_param" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="align.compiler.read_netlist.SpiceParser.sp_parser">
<code class="sig-name descname">sp_parser</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_netlist.html#SpiceParser.sp_parser"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_netlist.SpiceParser.sp_parser" title="Permalink to this definition">¶</a></dt>
<dd><p>Parse the defined file line wise</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="module-align.compiler.read_setup">
<span id="align-compiler-read-setup-module"></span><h2>align.compiler.read_setup module<a class="headerlink" href="#module-align.compiler.read_setup" title="Permalink to this headline">¶</a></h2>
<p>Created on Fri Jan 15 16:33:11 2021</p>
<p>&#64;author: kunal001</p>
<dl class="py function">
<dt id="align.compiler.read_setup.read_setup">
<code class="sig-prename descclassname">align.compiler.read_setup.</code><code class="sig-name descname">read_setup</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">setup_path</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/read_setup.html#read_setup"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.read_setup.read_setup" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-align.compiler.user_const">
<span id="align-compiler-user-const-module"></span><h2>align.compiler.user_const module<a class="headerlink" href="#module-align.compiler.user_const" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed Jan 13 14:50:24 2021</p>
<p>&#64;author: kunal001</p>
<dl class="py class">
<dt id="align.compiler.user_const.ConstraintParser">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.user_const.</code><code class="sig-name descname">ConstraintParser</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">pdk_dir</span><span class="p">:</span> <span class="n">pathlib.Path</span></em>, <em class="sig-param"><span class="n">input_dir</span><span class="p">:</span> <span class="n">pathlib.Path</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/user_const.html#ConstraintParser"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.user_const.ConstraintParser" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt id="align.compiler.user_const.ConstraintParser.read_user_const">
<code class="sig-name descname">read_user_const</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">design_name</span><span class="p">:</span> <span class="n">str</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/user_const.html#ConstraintParser.read_user_const"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.user_const.ConstraintParser.read_user_const" title="Permalink to this definition">¶</a></dt>
<dd><p>Reads user defined constraints and create a dictionary for each hierarchy</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="module-align.compiler.util">
<span id="align-compiler-util-module"></span><h2>align.compiler.util module<a class="headerlink" href="#module-align.compiler.util" title="Permalink to this headline">¶</a></h2>
<p>Created on Tue Dec 11 11:34:45 2018</p>
<p>&#64;author: kunal</p>
<dl class="py function">
<dt id="align.compiler.util.compare_two_nodes">
<code class="sig-prename descclassname">align.compiler.util.</code><code class="sig-name descname">compare_two_nodes</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">node1</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">node2</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/util.html#compare_two_nodes"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.util.compare_two_nodes" title="Permalink to this definition">¶</a></dt>
<dd><p>compare two node properties. It uses 1st level of neighbourhood for comparison of nets</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>G</strong> (<em>TYPE</em><em>, </em><em>networkx graph</em>) – DESCRIPTION. it consist of all subckt properties</p></li>
<li><p><strong>node1</strong> (<em>TYPE  string</em>) – DESCRIPTION. node name</p></li>
<li><p><strong>node2</strong> (<em>TYPE  string</em>) – DESCRIPTION. node name</p></li>
<li><p><strong>ports_weight</strong> (<em>TYPE list</em>) – DESCRIPTION. port weights</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p>DESCRIPTION. True for matching node</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.util.convert_to_unit">
<code class="sig-prename descclassname">align.compiler.util.</code><code class="sig-name descname">convert_to_unit</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">values</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/util.html#convert_to_unit"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.util.convert_to_unit" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.util.get_next_level">
<code class="sig-prename descclassname">align.compiler.util.</code><code class="sig-name descname">get_next_level</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">tree_l1</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/util.html#get_next_level"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.util.get_next_level" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.util.max_connectivity">
<code class="sig-prename descclassname">align.compiler.util.</code><code class="sig-name descname">max_connectivity</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/util.html#max_connectivity"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.util.max_connectivity" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.util.plt_graph">
<code class="sig-prename descclassname">align.compiler.util.</code><code class="sig-name descname">plt_graph</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">subgraph</span></em>, <em class="sig-param"><span class="n">sub_block_name</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/util.html#plt_graph"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.util.plt_graph" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-align.compiler.write_constraint">
<span id="align-compiler-write-constraint-module"></span><h2>align.compiler.write_constraint module<a class="headerlink" href="#module-align.compiler.write_constraint" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed Feb 21 13:12:15 2020</p>
<p>&#64;author: kunal</p>
<dl class="py function">
<dt id="align.compiler.write_constraint.CopyConstFile">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">CopyConstFile</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">name</span></em>, <em class="sig-param"><span class="n">input_dir</span></em>, <em class="sig-param"><span class="n">working_dir</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#CopyConstFile"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.CopyConstFile" title="Permalink to this definition">¶</a></dt>
<dd><p>Copy const file to working directory if needed</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>name</strong> (<em>str</em>) – constraint filename.</p></li>
<li><p><strong>input_dir</strong> (<em>path</em>) – </p></li>
<li><p><strong>working_dir</strong> (<em>path</em>) – </p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>const_file</strong> – copied constraint file path.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>path</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.FindSymmetry">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">FindSymmetry</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">ports</span><span class="p">:</span> <span class="n">list</span></em>, <em class="sig-param"><span class="n">ports_weight</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">stop_points</span><span class="p">:</span> <span class="n">list</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#FindSymmetry"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.FindSymmetry" title="Permalink to this definition">¶</a></dt>
<dd><p>Find matching constraint starting from all port pairs.
check: recursive_start_points
:param graph: DESCRIPTION.
:type graph: graph
:param ports: list of all subckt ports.
:type ports: list
:param ports_weight: used for matching port properties.
:type ports_weight: dict
:param stop_points: starts with power, ground and clock signals adds based on traversal.
:type stop_points: list</p>
<dl class="field-list simple">
<dt class="field-odd">Returns</dt>
<dd class="field-odd"><p></p>
</dd>
<dt class="field-even">Return type</dt>
<dd class="field-even"><p>None.</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.WriteConst">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">WriteConst</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">input_dir</span></em>, <em class="sig-param"><span class="n">name</span></em>, <em class="sig-param"><span class="n">ports</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em>, <em class="sig-param"><span class="n">input_const</span></em>, <em class="sig-param"><span class="n">stop_points</span><span class="o">=</span><span class="default_value">None</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#WriteConst"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.WriteConst" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.compare_nodes">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">compare_nodes</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">all_match_pairs</span></em>, <em class="sig-param"><span class="n">match_pair</span></em>, <em class="sig-param"><span class="n">traversed</span></em>, <em class="sig-param"><span class="n">node1</span></em>, <em class="sig-param"><span class="n">node2</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#compare_nodes"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.compare_nodes" title="Permalink to this definition">¶</a></dt>
<dd><p>Traversing single branch for symmetry
condition 1, Single branch: both ports/ nets are same and connected to two or more ports
condition 2, Converging branch: two nets are diffrent but connected to single device node
condition 3: Two parallel branches
condition 3: Two branches with multiple fanout will create new start points
condition 4: Diverging branch with more than 2 fanout, check all pairs</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>G</strong> (<em>networkx graph</em>) – reduced hierarchical circuit graph.</p></li>
<li><p><strong>match_pair</strong> (<em>dict type</em>) – stores list of matched pairs.</p></li>
<li><p><strong>traversed</strong> (<em>list of nodes already traversed</em><em>, </em><em>to avoid retracing</em>) – </p></li>
<li><p><strong>node1</strong> (<em>start points to create trees for comparison</em>) – </p></li>
<li><p><strong>node2</strong> (<em>start points to create trees for comparison</em>) – </p></li>
<li><p><strong>ports_weight</strong> (<em>TYPE. dict</em>) – dictionary of port weights</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>match_pair</strong> – stores list of matched pairs.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>dict type</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.connection">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">connection</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">graph</span></em>, <em class="sig-param"><span class="n">net</span><span class="p">:</span> <span class="n">str</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#connection"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.connection" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns all pins and ports connected to the net</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>graph</strong> (<em>networkx graph</em>) – subckt graphs.</p></li>
<li><p><strong>net</strong> (<em>str</em>) – name of net.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>conn</strong> – list of all pins and ports connected to a net.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>list</p>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.find_unique_matching_branches">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">find_unique_matching_branches</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">nbrs1</span></em>, <em class="sig-param"><span class="n">nbrs2</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#find_unique_matching_branches"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.find_unique_matching_branches" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.recursive_start_points">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">recursive_start_points</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">all_match_pairs</span></em>, <em class="sig-param"><span class="n">traversed</span></em>, <em class="sig-param"><span class="n">node1</span></em>, <em class="sig-param"><span class="n">node2</span></em>, <em class="sig-param"><span class="n">ports_weight</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#recursive_start_points"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.recursive_start_points" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.write_constraint.symmnet_device_pairs">
<code class="sig-prename descclassname">align.compiler.write_constraint.</code><code class="sig-name descname">symmnet_device_pairs</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">G</span></em>, <em class="sig-param"><span class="n">net_A</span></em>, <em class="sig-param"><span class="n">net_B</span></em>, <em class="sig-param"><span class="n">existing</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_constraint.html#symmnet_device_pairs"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_constraint.symmnet_device_pairs" title="Permalink to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>G</strong> (<em>networkx graph</em>) – subckt graphs.</p></li>
<li><p><strong>net_A/B</strong> (<em>two nets A/B</em>) – DESCRIPTION.</p></li>
</ul>
</dd>
<dt class="field-even">Returns</dt>
<dd class="field-even"><p><strong>pairs</strong> – deviceA/pin: deviceB/pin.</p>
</dd>
<dt class="field-odd">Return type</dt>
<dd class="field-odd"><p>dict</p>
</dd>
</dl>
</dd></dl>

</div>
<div class="section" id="module-align.compiler.write_verilog_lef">
<span id="align-compiler-write-verilog-lef-module"></span><h2>align.compiler.write_verilog_lef module<a class="headerlink" href="#module-align.compiler.write_verilog_lef" title="Permalink to this headline">¶</a></h2>
<p>Created on Wed Nov 21 13:12:15 2018</p>
<p>&#64;author: kunal</p>
<dl class="py class">
<dt id="align.compiler.write_verilog_lef.WriteSpice">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">WriteSpice</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">circuit_graph</span></em>, <em class="sig-param"><span class="n">circuit_name</span></em>, <em class="sig-param"><span class="n">inout_pin_names</span></em>, <em class="sig-param"><span class="n">subckt_list</span></em>, <em class="sig-param"><span class="n">lib_names</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteSpice"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteSpice" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>write hierarchical verilog file</p>
<dl class="py method">
<dt id="align.compiler.write_verilog_lef.WriteSpice.print_mos_subckt">
<code class="sig-name descname">print_mos_subckt</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">fp</span></em>, <em class="sig-param"><span class="n">printed_mos</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteSpice.print_mos_subckt"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteSpice.print_mos_subckt" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="align.compiler.write_verilog_lef.WriteSpice.print_subckt">
<code class="sig-name descname">print_subckt</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">fp</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteSpice.print_subckt"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteSpice.print_subckt" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt id="align.compiler.write_verilog_lef.WriteVerilog">
<em class="property">class </em><code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">WriteVerilog</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">circuit_graph</span></em>, <em class="sig-param"><span class="n">circuit_name</span></em>, <em class="sig-param"><span class="n">inout_pin_names</span></em>, <em class="sig-param"><span class="n">subckt_list</span></em>, <em class="sig-param"><span class="n">power_pins</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteVerilog"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteVerilog" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>write hierarchical verilog file</p>
<dl class="py method">
<dt id="align.compiler.write_verilog_lef.WriteVerilog.map_pins">
<code class="sig-name descname">map_pins</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">a</span></em>, <em class="sig-param"><span class="n">b</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteVerilog.map_pins"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteVerilog.map_pins" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="align.compiler.write_verilog_lef.WriteVerilog.print_module">
<code class="sig-name descname">print_module</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">fp</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#WriteVerilog.print_module"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.WriteVerilog.print_module" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_verilog_lef.check_ports_match">
<code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">check_ports_match</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">subckt_list</span></em>, <em class="sig-param"><span class="n">port</span></em>, <em class="sig-param"><span class="n">subckt</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#check_ports_match"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.check_ports_match" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.write_verilog_lef.concat_values">
<code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">concat_values</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">values</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#concat_values"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.concat_values" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py function">
<dt id="align.compiler.write_verilog_lef.generate_lef">
<code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">generate_lef</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">name</span><span class="p">:</span> <span class="n">str</span></em>, <em class="sig-param"><span class="n">attr</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">available_block_lef</span><span class="p">:</span> <span class="n">list</span></em>, <em class="sig-param"><span class="n">design_config</span><span class="p">:</span> <span class="n">dict</span></em>, <em class="sig-param"><span class="n">uniform_height</span><span class="o">=</span><span class="default_value">False</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#generate_lef"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.generate_lef" title="Permalink to this definition">¶</a></dt>
<dd><p>Return commands to generate parameterized lef</p>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_verilog_lef.print_globals">
<code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">print_globals</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">fp</span></em>, <em class="sig-param"><span class="n">power</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#print_globals"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.print_globals" title="Permalink to this definition">¶</a></dt>
<dd><p>Write global variables</p>
</dd></dl>

<dl class="py function">
<dt id="align.compiler.write_verilog_lef.print_header">
<code class="sig-prename descclassname">align.compiler.write_verilog_lef.</code><code class="sig-name descname">print_header</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">fp</span></em>, <em class="sig-param"><span class="n">filename</span></em><span class="sig-paren">)</span><a class="reference internal" href="_modules/align/compiler/write_verilog_lef.html#print_header"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#align.compiler.write_verilog_lef.print_header" title="Permalink to this definition">¶</a></dt>
<dd><p>Write Verilog header</p>
</dd></dl>

</div>
<div class="section" id="module-align.compiler">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-align.compiler" title="Permalink to this headline">¶</a></h2>
</div>
</div>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="index.html">
              <img class="logo" src="_static/LOGO.PNG" alt="Logo"/>
            </a></p>
  <h3><a href="index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">align.compiler package</a><ul>
<li><a class="reference internal" href="#submodules">Submodules</a></li>
<li><a class="reference internal" href="#module-align.compiler.basic_element">align.compiler.basic_element module</a></li>
<li><a class="reference internal" href="#module-align.compiler.common_centroid_cap_constraint">align.compiler.common_centroid_cap_constraint module</a></li>
<li><a class="reference internal" href="#module-align.compiler.compiler">align.compiler.compiler module</a></li>
<li><a class="reference internal" href="#module-align.compiler.create_array_hierarchy">align.compiler.create_array_hierarchy module</a></li>
<li><a class="reference internal" href="#module-align.compiler.create_database">align.compiler.create_database module</a></li>
<li><a class="reference internal" href="#module-align.compiler.match_graph">align.compiler.match_graph module</a></li>
<li><a class="reference internal" href="#module-align.compiler.merge_nodes">align.compiler.merge_nodes module</a></li>
<li><a class="reference internal" href="#module-align.compiler.preprocess">align.compiler.preprocess module</a></li>
<li><a class="reference internal" href="#module-align.compiler.read_lef">align.compiler.read_lef module</a></li>
<li><a class="reference internal" href="#module-align.compiler.read_netlist">align.compiler.read_netlist module</a></li>
<li><a class="reference internal" href="#module-align.compiler.read_setup">align.compiler.read_setup module</a></li>
<li><a class="reference internal" href="#module-align.compiler.user_const">align.compiler.user_const module</a></li>
<li><a class="reference internal" href="#module-align.compiler.util">align.compiler.util module</a></li>
<li><a class="reference internal" href="#module-align.compiler.write_constraint">align.compiler.write_constraint module</a></li>
<li><a class="reference internal" href="#module-align.compiler.write_verilog_lef">align.compiler.write_verilog_lef module</a></li>
<li><a class="reference internal" href="#module-align.compiler">Module contents</a></li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="align.circuit.html"
                        title="previous chapter">align.circuit package</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="align.gdsconv.html"
                        title="next chapter">align.gdsconv package</a></p>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/align.compiler.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="align.gdsconv.html" title="align.gdsconv package"
             >next</a> |</li>
        <li class="right" >
          <a href="align.circuit.html" title="align.circuit package"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">ALIGN</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="modules.html" >align</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="align.html" >align package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">align.compiler package</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2020, ALIGN team.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>