// Seed: 4072267620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wor id_4
    , id_15,
    output supply1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply0 module_1,
    output wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wor id_13
);
  wire id_16;
  xor (id_9, id_2, id_18, id_6, id_17, id_4, id_10, id_7, id_15);
  specify
    (id_17 => id_18) = 1;
  endspecify module_0(
      id_18, id_17, id_18, id_17, id_16
  );
endmodule
