
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056487                       # Number of seconds simulated (Second)
simTicks                                  56487104000                       # Number of ticks simulated (Tick)
finalTick                                 56487104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    278.30                       # Real time elapsed on the host (Second)
hostTickRate                                202971143                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     702076                       # Number of bytes of host memory used (Byte)
simInsts                                     48413712                       # Number of instructions simulated (Count)
simOps                                       86500844                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   173962                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     310817                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         56487105                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        97774346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917792                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95028741                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8940                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12191288                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14446538                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 126                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56385381                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.685344                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.036234                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  24853907     44.08%     44.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9526898     16.90%     60.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5476126      9.71%     70.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4777348      8.47%     79.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3363326      5.96%     85.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4811097      8.53%     93.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2544205      4.51%     98.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    816264      1.45%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    216210      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56385381                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   81963     25.18%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      4      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     40      0.01%     25.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1015      0.31%     25.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    12      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   14      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 169667     52.12%     77.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 72437     22.25%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               166      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              231      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1595126      1.68%      1.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55131313     58.02%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1932      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37396      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104468      2.21%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.28%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7061      0.01%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275534      0.29%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14934      0.02%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406509      0.43%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1060      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655368      0.69%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393272      0.41%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131078      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458757      0.48%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19404344     20.42%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9725491     10.23%     95.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706223      2.85%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454299      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95028741                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.682309                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              325549                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003426                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                226143374                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100527917                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84042320                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20633978                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10358521                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313104                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83441495                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317669                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149862                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1902727                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        23685                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   98692138                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      549                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22846622                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11539280                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917790                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                          9979                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         9670                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3107                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72667                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75996                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148663                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94589946                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22011443                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    438795                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33053844                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7110554                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11042401                       # Number of stores executed (Count)
system.cpu.numRate                           1.674541                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94480361                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94355424                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      67986449                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110542681                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.670389                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.615024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1547                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          101724                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48413712                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86500844                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.166758                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.166758                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.857075                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.857075                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147725699                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  65815442                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154507                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327754                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19821097                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20166792                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48462023                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22846622                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11539280                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9784991                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2191416                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7656327                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2833642                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146496                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4338852                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4336121                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999371                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592459                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6171                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4025                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2146                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          622                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12187596                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146494                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     54795892                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.578601                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.394012                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26609917     48.56%     48.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11987556     21.88%     70.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4423112      8.07%     78.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3718397      6.79%     85.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1017224      1.86%     87.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1295077      2.36%     89.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          493947      0.90%     90.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1001386      1.83%     92.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4249276      7.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     54795892                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48413712                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86500844                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064869                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19316023                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299427                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79290112                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585659                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587380      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49848428     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102037      2.43%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273297      0.32%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13148      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404764      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          453      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614820     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295996     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701203      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86500844                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4249276                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21140006                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21140006                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21140006                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21140006                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       201456                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          201456                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       201456                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         201456                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  19892889990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  19892889990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  19892889990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  19892889990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21341462                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21341462                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21341462                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21341462                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.009440                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.009440                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.009440                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.009440                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 98745.582112                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 98745.582112                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 98745.582112                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 98745.582112                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22109                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          154                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          730                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      30.286301                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           77                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        66421                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             66421                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       125601                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        125601                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       125601                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       125601                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        75855                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        75855                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        75855                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        75855                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7346048014                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7346048014                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7346048014                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7346048014                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003554                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003554                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003554                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003554                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 96843.293310                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 96843.293310                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 96843.293310                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 96843.293310                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  66357                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10424599                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10424599                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       168014                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        168014                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17093132000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17093132000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10592613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10592613                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.015861                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.015861                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 101736.355304                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 101736.355304                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       125528                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       125528                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        42486                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        42486                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4613398024                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4613398024                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 108586.311350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 108586.311350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10715407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10715407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        33442                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        33442                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2799757990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2799757990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003111                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83719.813109                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83719.813109                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           73                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           73                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33369                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2732649990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2732649990                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003104                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81891.875393                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81891.875393                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.496089                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21224151                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              66869                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             317.398959                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              230000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.496089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          413                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42749793                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42749793                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6264506                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              34831331                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14237414                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                902268                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149862                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4275344                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   791                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100670408                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3607                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8458650                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58755846                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7656327                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5932605                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47769393                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301264                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  808                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5647                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          251                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   8346875                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 50086                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56385381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.806329                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.067450                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39782951     70.56%     70.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   990839      1.76%     72.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   801266      1.42%     73.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1226193      2.17%     75.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1489968      2.64%     78.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   847732      1.50%     80.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1677329      2.97%     83.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1236742      2.19%     85.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8332361     14.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56385381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.135541                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.040164                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8343794                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8343794                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8343794                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8343794                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3081                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3081                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3081                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3081                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    300501000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    300501000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    300501000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    300501000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8346875                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8346875                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8346875                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8346875                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000369                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000369                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000369                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000369                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 97533.592989                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 97533.592989                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 97533.592989                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 97533.592989                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          514                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      57.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          751                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           751                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          751                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          751                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2330                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2330                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    238572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    238572000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    238572000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    238572000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000279                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000279                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000279                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102391.416309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102391.416309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102391.416309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102391.416309                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2072                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8343794                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8343794                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3081                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3081                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    300501000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    300501000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8346875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8346875                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000369                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000369                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 97533.592989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 97533.592989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          751                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          751                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2330                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2330                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    238572000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    238572000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102391.416309                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102391.416309                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.912625                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8346123                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2329                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3583.565049                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.912625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16696079                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16696079                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11410986                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3530599                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                24945                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3107                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 790434                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    572                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.414092                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.289038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19160025     99.19%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  922      0.00%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1666      0.01%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6162      0.03%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  697      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8796      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1299      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1969      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24469      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                28487      0.15%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              25369      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19506      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              16977      0.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                692      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                424      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                383      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7087      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1312      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1942      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1328      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1188      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1363      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                687      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                390      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                356      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                231      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                219      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                121      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                139      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                189      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1628      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22009850                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11042406                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7890                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       786                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8347717                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1088                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149862                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6929931                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2073900                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28100869                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14412682                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4718137                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99837025                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9432                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 500844                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2963251                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  43891                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              57                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           104446696                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   242964641                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158775775                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10191363                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87703617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16743073                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918156                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918258                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7915477                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        149226489                       # The number of ROB reads (Count)
system.cpu.rob.writes                       198966622                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48413712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86500844                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                41346                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          54215                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean         104372                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2072                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq               8933                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp              8933                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               18694                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              18694                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq            39017                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2330                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         6730                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       190423                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   197153                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       148992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port      7350144                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   7499136                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            101453                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6492992                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              170426                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.318379                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.465975                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    116176     68.17%     68.17% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     54240     31.83%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        10      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                170426                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            364131198                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6990996                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           182066000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          128181                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        68141                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             54237                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        54227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              5813                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 5813                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             5813                       # number of overall hits (Count)
system.l2cache.overallHits::total                5813                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2329                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           51898                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              54227                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2329                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          51898                       # number of overall misses (Count)
system.l2cache.overallMisses::total             54227                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    231515000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   6452422746                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    6683937746                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    231515000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   6452422746                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   6683937746                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2329                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         57711                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            60040                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2329                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        57711                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           60040                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.899274                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.903181                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.899274                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.903181                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99405.324173                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 124328.928783                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 123258.482785                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99405.324173                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 124328.928783                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 123258.482785                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          101452                       # number of writebacks (Count)
system.l2cache.writebacks::total               101452                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2329                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        51898                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          54227                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2329                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        51898                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         54227                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    184955000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5414457751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   5599412751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    184955000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5414457751                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5599412751                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.899274                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.903181                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.899274                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.903181                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79413.911550                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 104328.832537                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 103258.759493                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79413.911550                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 104328.832537                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 103258.759493                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     47232                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2068                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2068                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data         5044                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total          5044                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data        33973                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total        33973                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data   4329326490                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total   4329326490                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data        39017                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total        39017                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.870723                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.870723                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 127434.329909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 127434.329909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data        33973                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total        33973                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data   3649866490                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total   3649866490                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.870723                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.870723                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 107434.329909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 107434.329909                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           769                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              769                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        17925                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          17925                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2123096256                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2123096256                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        18694                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        18694                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.958864                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.958864                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 118443.305774                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 118443.305774                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        17925                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        17925                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1764591261                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1764591261                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.958864                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.958864                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 98443.027113                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 98443.027113                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst         2329                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2329                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    231515000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    231515000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2329                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2329                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99405.324173                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 99405.324173                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2329                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2329                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    184955000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    184955000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79413.911550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79413.911550                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data           53                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total              53                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data         8880                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total          8880                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data         8933                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total         8933                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.994067                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.994067                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data     6.080968                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total     6.080968                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data         8880                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total         8880                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data    275243990                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total    275243990                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.994067                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.994067                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30995.944820                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30995.944820                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks        29610                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total        29610                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks        29610                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total        29610                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        27521                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        27521                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        27521                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        27521                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4062.972849                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   63004                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 56850                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.108250                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               85286001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  4062.972849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.991937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.991937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              55                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             606                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3435                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1082226                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1082226                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     47232.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2328.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     51885.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000560292500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2734                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2734                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167122                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               44528                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54220                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       47232                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54220                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     47232                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54220                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 47232                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    10334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      479                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       63                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1624                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1701                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2740                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2746                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2742                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2749                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2741                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2745                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2750                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2744                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2735                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2734                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2734                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2734                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.819312                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      91.805902                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2733     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2734                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.268471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.235624                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.063471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1060     38.77%     38.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                38      1.39%     40.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1522     55.67%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                79      2.89%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                31      1.13%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      0.11%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3470080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3022848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61431366.70628396                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53513948.95372933                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56487000000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      556785.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       148992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3320640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3021568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2637628.581560845952                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58785807.110946945846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 53491288.914368838072                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2328                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        51892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        47232                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     65372156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2608023818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1334284965883                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28080.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50258.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  28249597.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       148992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3321088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3470080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       148992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       148992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1708416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1708416                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2328                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         51892                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        26694                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26694                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2637629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58793738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61431367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2637629                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2637629                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30244355                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30244355                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30244355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2637629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58793738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91675721                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 54213                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                47212                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3434                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3335                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2715                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2893                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2966                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1656902224                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              271065000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2673395974                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30562.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49312.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16689                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39178                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.98                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        45542                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   142.443634                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.966792                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   229.192761                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        36599     80.36%     80.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4102      9.01%     89.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          973      2.14%     91.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          513      1.13%     92.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          369      0.81%     93.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          324      0.71%     94.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          231      0.51%     94.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          183      0.40%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2248      4.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        45542                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3469632                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3021568                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                61.423436                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.491289                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.08                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        162592080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         86389380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       190652280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      122184540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4458598560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9922758360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13335041280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28278216480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.613671                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  34464290617                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1886040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20136773383                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        162692040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         86442510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       196428540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      124262100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4458598560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9890551080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13362163200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    28281138030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.665391                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34537753064                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1886040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20063310936                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36301                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26694                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         20538                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2067                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              8886                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17919                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17919                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36301                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       166625                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       166625                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  166625                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6492928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      6492928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6492928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              63106                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    63106    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                63106                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           301384810                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          295777514                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112405                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58194                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            42423                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty        63544                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean       117744                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq           8931                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp          8931                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq           24511                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp          24511                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        42427                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       218150                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port      8534720                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                        114873                       # Total snoops (Count)
system.victimbus.snoopTraffic                 7351552                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples          190736                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.302706                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.459430                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                132999     69.73%     69.73% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                 57737     30.27%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total            190736                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        208717994                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       218561160                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoopLayer0.occupancy           2000                       # Layer occupancy (ticks) (Tick)
system.victimbus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       142291                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests        75358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops         57737                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops        57737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data          9220                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total             9220                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data         9220                       # number of overall hits (Count)
system.victimcache.overallHits::total            9220                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data        57713                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total          57713                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data        57713                       # number of overall misses (Count)
system.victimcache.overallMisses::total         57713                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data   6645464000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total   6645464000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data   6645464000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total   6645464000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data        66933                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total        66933                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data        66933                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total        66933                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.862250                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.862250                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.862250                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.862250                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 115146.743368                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 115146.743368                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 115146.743368                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 115146.743368                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs        20015                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          603                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     33.192371                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks       114847                       # number of writebacks (Count)
system.victimcache.writebacks::total           114847                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data        57713                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total        57713                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data        57713                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total        57713                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data   6645464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total   6645464000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data   6645464000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total   6645464000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.862250                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.862250                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.862250                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.862250                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 115146.743368                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 115146.743368                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 115146.743368                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 115146.743368                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                 57136                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data         5815                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total         5815                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data        18696                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total        18696                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data   2159895000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total   2159895000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data        24511                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total        24511                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.762760                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.762760                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 115527.118100                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 115527.118100                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data        18696                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total        18696                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data   2159895000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total   2159895000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.762760                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.762760                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 115527.118100                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 115527.118100                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data         3405                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total         3405                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data        39017                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total        39017                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data   4485569000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total   4485569000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        42422                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        42422                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.919735                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.919735                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 114964.477023                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 114964.477023                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data        39017                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total        39017                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data   4485569000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total   4485569000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.919735                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.919735                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 114964.477023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 114964.477023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data         8931                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total         8931                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data         8931                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total         8931                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data         8931                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total         8931                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data    471812000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total    471812000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 52828.574628                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 52828.574628                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        30414                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        30414                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        30414                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        30414                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks        36007                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total        36007                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks        36007                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total        36007                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse           63.928791                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs               75643                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs             66420                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.138859                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick           13529000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks    63.928791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.998887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.998887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses           9172660                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses          9172660                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56487104000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
