5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate4.vcd -o generate4.cdd -v generate4.v
3 0 $root $root NA 0 0
3 0 main main generate4.v 1 25
2 1 20 e0011 1 0 20004 0 0 1 4 100
2 2 20 1000a 0 1 400 0 0 U[3].bar.x
2 3 20 10011 1 37 1006 1 2
2 4 21 20003 1 0 20008 0 0 32 64 a544 f00 f00 f00 f00 f00 f00 f00
2 5 21 20003 1 0 20008 0 0 32 64 f055 f055 f055 f055 f055 f055 f055 f055
2 6 21 10003 2 2c 2000a 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 22 e0011 1 0 20008 0 0 1 4 1001
2 8 22 1000a 0 1 400 0 0 U[3].bar.x
2 9 22 10011 1 37 a 7 8
4 9 0 0
4 6 9 0
4 3 6 6
3 1 main.U[0] main.U[0] generate4.v 7 9
1 i 0 0 1880007 32 1 0 0 0 0 0 0 0 0
3 0 foo main.U[0].bar generate4.v 29 33
1 x 0 31 830004 1 1 2
3 1 main.U[1] main.U[1] generate4.v 7 9
1 i 0 0 1880007 32 1 101 0 0 0 0 0 0 0
3 0 foo main.U[1].bar generate4.v 29 33
1 x 0 31 830004 1 1 2
3 1 main.U[2] main.U[2] generate4.v 7 9
1 i 0 0 1880007 32 1 1304 0 0 0 0 0 0 0
3 0 foo main.U[2].bar generate4.v 29 33
1 x 0 31 830004 1 1 2
3 1 main.U[3] main.U[3] generate4.v 7 9
1 i 0 0 1880007 32 1 1305 0 0 0 0 0 0 0
3 0 foo main.U[3].bar generate4.v 29 33
1 x 0 31 830004 1 1 102
