/**
 * Copyright (C) 2022-2023 Advanced Micro Devices, Inc. - All rights reserved
 *
 * Licensed under the Apache License, Version 2.0 (the "License"). You may
 * not use this file except in compliance with the License. A copy of the
 * License is located at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 * License for the specific language governing permissions and limitations
 * under the License.
 */


#include "aie_debug_writer_metadata.h"

namespace xdp {

/*************************************************************************************
 * AIE1 Registers
 *************************************************************************************/

void AIE1UsedRegisters::populateCoreModuleMap() {
   coreModuleMap["CSSD_Trigger", "0x00036044"].push_back({"Trigger", 0, 1});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 127});
   coreModuleMap["Core_AMH0_Part1", "0x00030660"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH0_Part2", "0x00030670"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH0_Part3", "0x00030680"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH1_Part1", "0x000306C0"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH1_Part2", "0x000306D0"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH1_Part3", "0x000306E0"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH2_Part1", "0x00030720"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH2_Part2", "0x00030730"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH2_Part3", "0x00030740"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH3_Part1", "0x00030780"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH3_Part2", "0x00030790"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMH3_Part3", "0x000307A0"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML0_Part1", "0x00030630"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML0_Part2", "0x00030640"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML0_Part3", "0x00030650"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML1_Part1", "0x00030690"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML1_Part2", "0x000306A0"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML1_Part3", "0x000306B0"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML2_Part1", "0x000306F0"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML2_Part2", "0x00030700"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML2_Part3", "0x00030710"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML3_Part1", "0x00030750"].push_back({"Bits127_0", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML3_Part2", "0x00030760"].push_back({"Bits255_128", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AML3_Part3", "0x00030770"].push_back({"Bits383_256", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_CB0", "0x00030340"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB1", "0x00030350"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB2", "0x00030360"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB3", "0x00030370"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB4", "0x00030380"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB5", "0x00030390"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB6", "0x000303A0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CB7", "0x000303B0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CH0", "0x00030190"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH1", "0x000301B0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH2", "0x000301D0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH3", "0x000301F0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH4", "0x00030210"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH5", "0x00030230"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH6", "0x00030250"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CH7", "0x00030270"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL0", "0x00030180"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL1", "0x000301A0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL2", "0x000301C0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL3", "0x000301E0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL4", "0x00030200"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL5", "0x00030220"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL6", "0x00030240"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CL7", "0x00030260"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_CS0", "0x000303C0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS1", "0x000303D0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS2", "0x000303E0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS3", "0x000303F0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS4", "0x00030400"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS5", "0x00030410"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS6", "0x00030420"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_CS7", "0x00030430"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_Control", "0x00032000"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Control", "0x00032000"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_FC", "0x00030290"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LC", "0x00030520"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_LE", "0x00030510"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LR", "0x000302B0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LS", "0x00030500"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M0", "0x000302C0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M1", "0x000302D0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M2", "0x000302E0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M3", "0x000302F0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M4", "0x00030300"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M5", "0x00030310"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M6", "0x00030320"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M7", "0x00030330"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"Carry", 0, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"SS0_tlast", 1, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"UPS_sat", 10, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"reserved", 11, 31});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"SS1_tlast", 2, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"Floating_Add_exceptions", 16, 255});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"WSS0_tlast", 3, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"Floating_Mul_exceptions", 24, 255});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"WSS1_tlast", 4, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"SS0_nb_sc", 5, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"SS1_nb_sc", 6, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"MS0_nb_sc", 7, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"MS1_nb_sc", 8, 1});
   coreModuleMap["Core_MC0", "0x00030460"].push_back({"SRS_sat", 9, 1});
   coreModuleMap["Core_MC1", "0x00030470"].push_back({"Fx2fl_Cnv_exceptions", 8, 255});
   coreModuleMap["Core_MC1", "0x00030470"].push_back({"Fl2Fx_Cnv_exceptions", 16, 255});
   coreModuleMap["Core_MC1", "0x00030470"].push_back({"reserved", 24, 255});
   coreModuleMap["Core_MC1", "0x00030470"].push_back({"Nlf_exceptions", 0, 255});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Saturation_Select", 0, 1});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"mdMS", 10, 3});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"reserved", 12, 15});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Floating_Add_Mask", 16, 255});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Floating_Mul_Mask", 24, 255});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Round_Mode_Select", 1, 7});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Radix_select", 4, 7});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"Symmetric_Saturation_Select", 7, 1});
   coreModuleMap["Core_MD0", "0x00030440"].push_back({"mdSS", 8, 3});
   coreModuleMap["Core_MD1", "0x00030450"].push_back({"Floating_Fixed_to_Float_Mask", 8, 255});
   coreModuleMap["Core_MD1", "0x00030450"].push_back({"Floating_Float_to_Fixed_Mask", 16, 255});
   coreModuleMap["Core_MD1", "0x00030450"].push_back({"reserved", 24, 255});
   coreModuleMap["Core_MD1", "0x00030450"].push_back({"Floating_Non_Linear_Mask", 0, 255});
   coreModuleMap["Core_P0", "0x00030100"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P1", "0x00030110"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P2", "0x00030120"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P3", "0x00030130"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P4", "0x00030140"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P5", "0x00030150"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P6", "0x00030160"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P7", "0x00030170"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_PC", "0x00030280"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_R0", "0x00030000"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R1", "0x00030010"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R10", "0x000300A0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R11", "0x000300B0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R12", "0x000300C0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R13", "0x000300D0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R14", "0x000300E0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R15", "0x000300F0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R2", "0x00030020"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R3", "0x00030030"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R4", "0x00030040"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R5", "0x00030050"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R6", "0x00030060"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R7", "0x00030070"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R8", "0x00030080"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R9", "0x00030090"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_S0", "0x00030480"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S1", "0x00030490"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S2", "0x000304A0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S3", "0x000304B0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S4", "0x000304C0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S5", "0x000304D0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S6", "0x000304E0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_S7", "0x000304F0"].push_back({"Register_Value", 0, 255});
   coreModuleMap["Core_SP", "0x000302A0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_SS0", 10, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_SS1", 11, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_MS0", 12, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_MS1", 13, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Cascade_Stall_SCD", 14, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Cascade_Stall_MCD", 15, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Debug_Halt", 16, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"ECC_Error_Stall", 17, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"ECC_Scrubbing_Stall", 18, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Error_Halt", 19, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_S", 2, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"reserved", 20, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_W", 3, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_N", 4, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_E", 5, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_S", 6, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_W", 7, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_N", 8, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_E", 9, 1});
   coreModuleMap["Core_VCH0", "0x000305C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VCH1", "0x000305E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VCL0", "0x000305B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VCL1", "0x000305D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VDH0", "0x00030600"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VDH1", "0x00030620"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VDL0", "0x000305F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VDL1", "0x00030610"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRH0", "0x00030540"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRH1", "0x00030560"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRH2", "0x00030580"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRH3", "0x000305A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRL0", "0x00030530"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRL1", "0x00030550"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRL2", "0x00030570"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_VRL3", "0x00030590"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Debug_Control0", "0x00032010"].push_back({"Debug_Halt_Bit", 0, 1});
   coreModuleMap["Debug_Control0", "0x00032010"].push_back({"Single_Step_Count", 2, 15});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_SingleStep_Core_Event", 8, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Halt_Core_Event0", 16, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Halt_Core_Event1", 24, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Resume_Core_Event", 0, 127});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"PC_Event_Halt", 0, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Memory_Stall_Halt", 1, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Lock_Stall_Halt", 2, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Stream_Stall_Halt", 3, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_halted", 0, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"PC_Event_halted", 1, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Memory_Stall_Halted", 2, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Lock_Stall_Halted", 3, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Stream_stall_Halted", 4, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_Event0_Halted", 5, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_Event1_Halted", 6, 1});
   coreModuleMap["ECC_Control", "0x00032100"].push_back({"Stall_Core_Control", 0, 1});
   coreModuleMap["ECC_Control", "0x00032100"].push_back({"Unstall_Core", 1, 1});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"Access_Type", 14, 1});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"Clear_failing_address", 15, 1});
   coreModuleMap["ECC_Scrubbing_Event", "0x00032110"].push_back({"Scrubbing_Event_number", 0, 127});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Disable_Event", 8, 127});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Disable_Event_occurred", 15, 1});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Enable_Event", 0, 127});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Enable_Event_occurred", 7, 1});
   coreModuleMap["Error_Halt_Control", "0x00032030"].push_back({"Error_Halt", 0, 1});
   coreModuleMap["Error_Halt_Event", "0x00032034"].push_back({"Error_Halt_Core_Event", 0, 127});
   coreModuleMap["Event_Broadcast0", "0x00034010"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast1", "0x00034014"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast10", "0x00034038"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast11", "0x0003403C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast12", "0x00034040"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast13", "0x00034044"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast14", "0x00034048"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast15", "0x0003404C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast2", "0x00034018"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast3", "0x0003401C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast4", "0x00034020"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast5", "0x00034024"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast6", "0x00034028"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast7", "0x0003402C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast8", "0x00034030"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast9", "0x00034034"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt2", 4, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt3", 5, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 6, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 7, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 8, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 9, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_0", 0, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_1", 1, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_10", 10, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_11", 11, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_12", 12, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_13", 13, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_14", 14, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_15", 15, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_2", 2, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_3", 3, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_4", 4, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_5", 5, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_6", 6, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_7", 7, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_8", 8, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_9", 9, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_0", 0, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_1", 1, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Put", 10, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Acquire_req", 11, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Release_req", 12, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Call", 2, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Return", 3, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Vector", 4, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Load", 5, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Store", 6, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Get", 7, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Put", 8, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Get", 9, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Memory_Stall", 0, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Stream_Stall", 1, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Cascade_Stall", 2, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Lock_Stall", 3, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Debug", 4, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Active", 5, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Disable", 6, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Scrubbing_Stall", 7, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Error_Stall", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"SRS_Saturate", 0, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"UPS_Saturate", 1, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Overflow", 2, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Underflow", 3, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Div_by_Zero", 5, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"TLAST_in_WSS_words_0_2", 6, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"SRS_Saturate", 0, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"UPS_Saturate", 1, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Overflow", 2, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Underflow", 3, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Div_by_Zero", 5, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"TLAST_in_WSS_words_0_2", 6, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_0", 0, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_1", 1, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_2", 2, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_3", 3, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_0_1", 4, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_2_3", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_0", 0, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_0", 1, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_2", 10, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_2", 11, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_3", 12, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_3", 13, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_3", 14, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_3", 15, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_4", 16, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_4", 17, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_4", 18, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_4", 19, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_0", 2, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_5", 20, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_5", 21, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_5", 22, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_5", 23, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_6", 24, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_6", 25, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_6", 26, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_6", 27, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_7", 28, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_7", 29, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_0", 3, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_7", 30, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_7", 31, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_1", 4, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_1", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_1", 6, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_1", 7, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_2", 8, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_2", 9, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_0", 0, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_1", 1, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_2", 2, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_3", 3, 1});
   coreModuleMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   coreModuleMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   coreModuleMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   coreModuleMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   coreModuleMap["PC_Event0", "0x00032020"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event0", "0x00032020"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event1", "0x00032024"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event1", "0x00032024"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event2", "0x00032028"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event2", "0x00032028"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event3", "0x0003202C"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event3", "0x0003202C"].push_back({"Valid", 31, 1});
   coreModuleMap["Performance_Counter0", "0x00031020"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter0_Event_Value", "0x00031080"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1", "0x00031024"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1_Event_Value", "0x00031084"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2", "0x00031028"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2_Event_Value", "0x00031088"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3", "0x0003102C"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3_Event_Value", "0x0003108C"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Stop_Event", 8, 127});
   coreModuleMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Start_Event", 16, 127});
   coreModuleMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Stop_Event", 24, 127});
   coreModuleMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Start_Event", 0, 127});
   coreModuleMap["Performance_Ctrl1", "0x00031004"].push_back({"Cnt2_Stop_Event", 8, 127});
   coreModuleMap["Performance_Ctrl1", "0x00031004"].push_back({"Cnt3_Start_Event", 16, 127});
   coreModuleMap["Performance_Ctrl1", "0x00031004"].push_back({"Cnt3_Stop_Event", 24, 127});
   coreModuleMap["Performance_Ctrl1", "0x00031004"].push_back({"Cnt2_Start_Event", 0, 127});
   coreModuleMap["Performance_Ctrl2", "0x00031008"].push_back({"Cnt1_Reset_Event", 8, 127});
   coreModuleMap["Performance_Ctrl2", "0x00031008"].push_back({"Cnt2_Reset_Event", 16, 127});
   coreModuleMap["Performance_Ctrl2", "0x00031008"].push_back({"Cnt3_Reset_Event", 24, 127});
   coreModuleMap["Performance_Ctrl2", "0x00031008"].push_back({"Cnt0_Reset_Event", 0, 127});
   coreModuleMap["Program_Memory", "0x00020000"].push_back({"nan", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Program_Memory_Error_Injection", "0x00024000"].push_back({"nan", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved0", "0x00032130"].push_back({"reserved", 0, 4294967295});
   coreModuleMap["Reserved1", "0x00032134"].push_back({"reserved", 0, 4294967295});
   coreModuleMap["Reserved2", "0x00032138"].push_back({"reserved", 0, 4294967295});
   coreModuleMap["Reserved3", "0x0003213C"].push_back({"reserved", 0, 4294967295});
   coreModuleMap["Reset_Event", "0x0003200C"].push_back({"Reset_Event", 0, 127});
   coreModuleMap["Spare_Reg", "0x00036050"].push_back({"Spare_Reg", 0, 65535});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F008"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F00C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F054"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F058"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F058"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F058"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F058"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F05C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F05C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F05C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F05C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F060"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F060"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F060"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F060"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F014"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO1", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO1", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO1", "0x0003F018"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_FIFO1", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core0", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core0", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core0", "0x0003F000"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core0", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core1", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core1", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core1", "0x0003F004"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_ME_Core1", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F03C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F040"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F044"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F048"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F04C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F050"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F01C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F020"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F024"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F028"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F010"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F02C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F030"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F034"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F038"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Config", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Config", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Config", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Config", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Config", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Config", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Config", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Config", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Config", "0x0003F15C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Config", "0x0003F15C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F370"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F370"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F370"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F370"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F370"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F374"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F374"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F374"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F374"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F374"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F378"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F378"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F378"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F378"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F378"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F37C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F37C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F37C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F37C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F37C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Config", "0x0003F160"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Config", "0x0003F160"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F380"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F380"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F380"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F380"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F380"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F384"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F384"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F384"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F384"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F384"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F388"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F388"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F388"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F388"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F388"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F38C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F38C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F38C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F38C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F38C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Config", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Config", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Config", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Config", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Config", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Config", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core0_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Config", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Config", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Core1_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Config", "0x0003F164"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Config", "0x0003F164"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot0", "0x0003F390"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot0", "0x0003F390"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot0", "0x0003F390"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot0", "0x0003F390"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot0", "0x0003F390"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot1", "0x0003F394"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot1", "0x0003F394"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot1", "0x0003F394"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot1", "0x0003F394"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot1", "0x0003F394"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot2", "0x0003F398"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot2", "0x0003F398"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot2", "0x0003F398"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot2", "0x0003F398"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot2", "0x0003F398"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot3", "0x0003F39C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot3", "0x0003F39C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot3", "0x0003F39C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot3", "0x0003F39C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_ME_Trace_Slot3", "0x0003F39C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Config", "0x0003F168"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Config", "0x0003F168"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F3A0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F3A0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F3A0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F3A0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F3A0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F3A4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F3A4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F3A4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F3A4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F3A4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F3A8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F3A8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F3A8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F3A8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F3A8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F3AC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F3AC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F3AC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F3AC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F3AC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Config", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Config", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Config", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Config", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Config", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Config", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Config", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Config", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Config", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Config", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Config", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Config", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Config", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Config", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Config", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Config", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Config", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Config", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Config", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Config", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Config", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Config", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Config", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Config", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Config", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Config", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Config", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Config", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Config", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Config", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   coreModuleMap["Tile_Clock_Control", "0x00036040"].push_back({"Clock_Buffer_Enable", 0, 1});
   coreModuleMap["Tile_Clock_Control", "0x00036040"].push_back({"Next_Tile_Clock_Enable", 1, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_South", 0, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_West", 1, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_North", 2, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_East", 3, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x00036034"].push_back({"First_Header_Parity_Error", 0, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x00036034"].push_back({"Second_Header_Parity_Error", 1, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x00036034"].push_back({"SLVERR_On_Access", 2, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x00036034"].push_back({"Tlast_Error", 3, 1});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 127});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   coreModuleMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   coreModuleMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Mode", 0, 3});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 127});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 127});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 127});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
}

void AIE1UsedRegisters::populateMemoryModuleMap() {
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock0_State", 0, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock0_Value", 1, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock5_State", 10, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock5_Value", 11, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock6_State", 12, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock6_Value", 13, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock7_State", 14, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock7_Value", 15, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock8_State", 16, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock8_Value", 17, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock9_State", 18, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock9_Value", 19, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock1_State", 2, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock10_State", 20, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock10_Value", 21, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock11_State", 22, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock11_Value", 23, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock12_State", 24, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock12_Value", 25, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock13_State", 26, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock13_Value", 27, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock14_State", 28, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock14_Value", 29, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock1_Value", 3, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock15_State", 30, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock15_Value", 31, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock2_State", 4, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock2_Value", 5, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock3_State", 6, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock3_Value", 7, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock4_State", 8, 1});
   memModuleMap["All_Lock_State_Value", "0x0001EF00"].push_back({"Lock4_Value", 9, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane0", 0, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane1", 1, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane2", 2, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane3", 3, 1});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo2", 16, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo0", 0, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo1", 8, 3});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventB", 8, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventC", 16, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventD", 24, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventA", 0, 127});
   memModuleMap["DMA_BD0_2D_X", "0x0001D008"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD0_2D_X", "0x0001D008"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD0_2D_X", "0x0001D008"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD0_2D_Y", "0x0001D00C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD0_2D_Y", "0x0001D00C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD0_2D_Y", "0x0001D00C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD0_Addr_A", "0x0001D000"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD0_Addr_B", "0x0001D004"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD0_Control", "0x0001D018"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD0_Interleaved_State", "0x0001D014"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD0_Interleaved_State", "0x0001D014"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD0_Packet", "0x0001D010"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD0_Packet", "0x0001D010"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD10_2D_X", "0x0001D148"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD10_2D_X", "0x0001D148"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD10_2D_X", "0x0001D148"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD10_2D_Y", "0x0001D14C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD10_2D_Y", "0x0001D14C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD10_2D_Y", "0x0001D14C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD10_Addr_A", "0x0001D140"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD10_Addr_B", "0x0001D144"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD10_Control", "0x0001D158"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD10_Interleaved_State", "0x0001D154"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD10_Interleaved_State", "0x0001D154"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD10_Packet", "0x0001D150"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD10_Packet", "0x0001D150"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD11_2D_X", "0x0001D168"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD11_2D_X", "0x0001D168"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD11_2D_X", "0x0001D168"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD11_2D_Y", "0x0001D16C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD11_2D_Y", "0x0001D16C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD11_2D_Y", "0x0001D16C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD11_Addr_A", "0x0001D160"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD11_Addr_B", "0x0001D164"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD11_Control", "0x0001D178"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD11_Interleaved_State", "0x0001D174"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD11_Interleaved_State", "0x0001D174"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD11_Packet", "0x0001D170"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD11_Packet", "0x0001D170"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD12_2D_X", "0x0001D188"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD12_2D_X", "0x0001D188"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD12_2D_X", "0x0001D188"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD12_2D_Y", "0x0001D18C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD12_2D_Y", "0x0001D18C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD12_2D_Y", "0x0001D18C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD12_Addr_A", "0x0001D180"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD12_Addr_B", "0x0001D184"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD12_Control", "0x0001D198"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD12_Interleaved_State", "0x0001D194"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD12_Interleaved_State", "0x0001D194"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD12_Packet", "0x0001D190"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD12_Packet", "0x0001D190"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD13_2D_X", "0x0001D1A8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD13_2D_X", "0x0001D1A8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD13_2D_X", "0x0001D1A8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD13_2D_Y", "0x0001D1AC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD13_2D_Y", "0x0001D1AC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD13_2D_Y", "0x0001D1AC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD13_Addr_A", "0x0001D1A0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD13_Addr_B", "0x0001D1A4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD13_Control", "0x0001D1B8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD13_Interleaved_State", "0x0001D1B4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD13_Interleaved_State", "0x0001D1B4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD13_Packet", "0x0001D1B0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD13_Packet", "0x0001D1B0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD14_2D_X", "0x0001D1C8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD14_2D_X", "0x0001D1C8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD14_2D_X", "0x0001D1C8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD14_2D_Y", "0x0001D1CC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD14_2D_Y", "0x0001D1CC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD14_2D_Y", "0x0001D1CC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD14_Addr_A", "0x0001D1C0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD14_Addr_B", "0x0001D1C4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD14_Control", "0x0001D1D8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD14_Interleaved_State", "0x0001D1D4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD14_Interleaved_State", "0x0001D1D4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD14_Packet", "0x0001D1D0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD14_Packet", "0x0001D1D0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD15_2D_X", "0x0001D1E8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD15_2D_X", "0x0001D1E8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD15_2D_X", "0x0001D1E8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD15_2D_Y", "0x0001D1EC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD15_2D_Y", "0x0001D1EC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD15_2D_Y", "0x0001D1EC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD15_Addr_A", "0x0001D1E0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD15_Addr_B", "0x0001D1E4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD15_Control", "0x0001D1F8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD15_Interleaved_State", "0x0001D1F4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD15_Interleaved_State", "0x0001D1F4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD15_Packet", "0x0001D1F0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD15_Packet", "0x0001D1F0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD1_2D_X", "0x0001D028"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD1_2D_X", "0x0001D028"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD1_2D_X", "0x0001D028"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD1_2D_Y", "0x0001D02C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD1_2D_Y", "0x0001D02C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD1_2D_Y", "0x0001D02C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD1_Addr_A", "0x0001D020"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD1_Addr_B", "0x0001D024"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD1_Control", "0x0001D038"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD1_Interleaved_State", "0x0001D034"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD1_Interleaved_State", "0x0001D034"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD1_Packet", "0x0001D030"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD1_Packet", "0x0001D030"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD2_2D_X", "0x0001D048"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD2_2D_X", "0x0001D048"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD2_2D_X", "0x0001D048"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD2_2D_Y", "0x0001D04C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD2_2D_Y", "0x0001D04C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD2_2D_Y", "0x0001D04C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD2_Addr_A", "0x0001D040"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD2_Addr_B", "0x0001D044"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD2_Control", "0x0001D058"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD2_Interleaved_State", "0x0001D054"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD2_Interleaved_State", "0x0001D054"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD2_Packet", "0x0001D050"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD2_Packet", "0x0001D050"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD3_2D_X", "0x0001D068"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD3_2D_X", "0x0001D068"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD3_2D_X", "0x0001D068"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD3_2D_Y", "0x0001D06C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD3_2D_Y", "0x0001D06C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD3_2D_Y", "0x0001D06C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD3_Addr_A", "0x0001D060"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD3_Addr_B", "0x0001D064"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD3_Control", "0x0001D078"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD3_Interleaved_State", "0x0001D074"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD3_Interleaved_State", "0x0001D074"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD3_Packet", "0x0001D070"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD3_Packet", "0x0001D070"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD4_2D_X", "0x0001D088"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD4_2D_X", "0x0001D088"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD4_2D_X", "0x0001D088"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD4_2D_Y", "0x0001D08C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD4_2D_Y", "0x0001D08C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD4_2D_Y", "0x0001D08C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD4_Addr_A", "0x0001D080"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD4_Addr_B", "0x0001D084"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD4_Control", "0x0001D098"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD4_Interleaved_State", "0x0001D094"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD4_Interleaved_State", "0x0001D094"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD4_Packet", "0x0001D090"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD4_Packet", "0x0001D090"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD5_2D_X", "0x0001D0A8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD5_2D_X", "0x0001D0A8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD5_2D_X", "0x0001D0A8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD5_2D_Y", "0x0001D0AC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD5_2D_Y", "0x0001D0AC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD5_2D_Y", "0x0001D0AC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD5_Addr_A", "0x0001D0A0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD5_Addr_B", "0x0001D0A4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD5_Control", "0x0001D0B8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD5_Interleaved_State", "0x0001D0B4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD5_Interleaved_State", "0x0001D0B4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD5_Packet", "0x0001D0B0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD5_Packet", "0x0001D0B0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD6_2D_X", "0x0001D0C8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD6_2D_X", "0x0001D0C8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD6_2D_X", "0x0001D0C8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD6_2D_Y", "0x0001D0CC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD6_2D_Y", "0x0001D0CC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD6_2D_Y", "0x0001D0CC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD6_Addr_A", "0x0001D0C0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD6_Addr_B", "0x0001D0C4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD6_Control", "0x0001D0D8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD6_Interleaved_State", "0x0001D0D4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD6_Interleaved_State", "0x0001D0D4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD6_Packet", "0x0001D0D0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD6_Packet", "0x0001D0D0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD7_2D_X", "0x0001D0E8"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD7_2D_X", "0x0001D0E8"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD7_2D_X", "0x0001D0E8"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD7_2D_Y", "0x0001D0EC"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD7_2D_Y", "0x0001D0EC"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD7_2D_Y", "0x0001D0EC"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD7_Addr_A", "0x0001D0E0"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD7_Addr_B", "0x0001D0E4"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD7_Control", "0x0001D0F8"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD7_Interleaved_State", "0x0001D0F4"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD7_Interleaved_State", "0x0001D0F4"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD7_Packet", "0x0001D0F0"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD7_Packet", "0x0001D0F0"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD8_2D_X", "0x0001D108"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD8_2D_X", "0x0001D108"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD8_2D_X", "0x0001D108"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD8_2D_Y", "0x0001D10C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD8_2D_Y", "0x0001D10C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD8_2D_Y", "0x0001D10C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD8_Addr_A", "0x0001D100"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD8_Addr_B", "0x0001D104"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD8_Control", "0x0001D118"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD8_Interleaved_State", "0x0001D114"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD8_Interleaved_State", "0x0001D114"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD8_Packet", "0x0001D110"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD8_Packet", "0x0001D110"].push_back({"ID", 0, 31});
   memModuleMap["DMA_BD9_2D_X", "0x0001D128"].push_back({"X_Offset", 0, 8191});
   memModuleMap["DMA_BD9_2D_X", "0x0001D128"].push_back({"X_Wrap", 16, 255});
   memModuleMap["DMA_BD9_2D_X", "0x0001D128"].push_back({"X_Increment", 24, 255});
   memModuleMap["DMA_BD9_2D_Y", "0x0001D12C"].push_back({"Y_Offset", 0, 8191});
   memModuleMap["DMA_BD9_2D_Y", "0x0001D12C"].push_back({"Y_Wrap", 16, 255});
   memModuleMap["DMA_BD9_2D_Y", "0x0001D12C"].push_back({"Y_Increment", 24, 255});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Base_Address_A", 0, 8191});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Use_Acquire_Value_A", 16, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Acquire_Value_A", 17, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Use_Release_Value_A", 19, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Release_Value_A", 20, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD9_Addr_A", "0x0001D120"].push_back({"Lock_ID_A", 22, 15});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Base_Address_B", 0, 8191});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Use_Acquire_Value_B", 16, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Acquire_Value_B", 17, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Enable_Acquire", 18, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Use_Release_Value_B", 19, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Release_Value_B", 20, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Enable_Release", 21, 1});
   memModuleMap["DMA_BD9_Addr_B", "0x0001D124"].push_back({"Lock_ID_B", 22, 15});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Length", 0, 8191});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Next_BD", 13, 15});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Use_Next_BD", 17, 1});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Interleaved_Count", 18, 255});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Enabled_Interleaved", 26, 1});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Enable_Packet", 27, 1});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Enable_FIFO_Mode", 28, 3});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Enable_AB_Mode", 30, 1});
   memModuleMap["DMA_BD9_Control", "0x0001D138"].push_back({"Valid_BD", 31, 1});
   memModuleMap["DMA_BD9_Interleaved_State", "0x0001D134"].push_back({"Current_Pointer", 0, 8191});
   memModuleMap["DMA_BD9_Interleaved_State", "0x0001D134"].push_back({"A_B", 16, 1});
   memModuleMap["DMA_BD9_Packet", "0x0001D130"].push_back({"Packet_Type", 12, 7});
   memModuleMap["DMA_BD9_Packet", "0x0001D130"].push_back({"ID", 0, 31});
   memModuleMap["DMA_FIFO_Counter", "0x0001DF20"].push_back({"Counter0", 0, 8191});
   memModuleMap["DMA_FIFO_Counter", "0x0001DF20"].push_back({"Counter1", 16, 8191});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Enable", 0, 1});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Start_BD", 0, 15});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Enable", 0, 1});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Start_BD", 0, 15});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Start_Queue_Size_1", 9, 7});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Cur_BD_0", 16, 15});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Stat0", 0, 3});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Cur_BD_1", 20, 15});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Start_Queue_Overflow_0", 28, 1});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Start_Queue_Overflow_1", 29, 1});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Stat1", 2, 3});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Lock_stalled0", 4, 1});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Lock_stalled1", 5, 1});
   memModuleMap["DMA_MM2S_Status", "0x0001DF10"].push_back({"Start_Queue_Size_0", 6, 7});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Enable", 0, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Start_BD", 0, 15});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Enable", 0, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Start_BD", 0, 15});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Start_Queue_Size_1", 9, 7});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Cur_BD_0", 16, 15});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Stat0", 0, 3});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Cur_BD_1", 20, 15});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Start_Queue_Overflow_0", 28, 1});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Start_Queue_Overflow_1", 29, 1});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Stat1", 2, 3});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Lock_stalled0", 4, 1});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Lock_stalled1", 5, 1});
   memModuleMap["DMA_S2MM_Status", "0x0001DF00"].push_back({"Start_Queue_Size_0", 6, 7});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"Valid", 15, 1});
   memModuleMap["ECC_Scrubbing_Event", "0x00012110"].push_back({"Scrubbing_Event_number", 0, 127});
   memModuleMap["Event_Broadcast0", "0x00014010"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast1", "0x00014014"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast10", "0x00014038"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast11", "0x0001403C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast12", "0x00014040"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast13", "0x00014044"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast14", "0x00014048"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast15", "0x0001404C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast2", "0x00014018"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast3", "0x0001401C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast4", "0x00014020"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast5", "0x00014024"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast6", "0x00014028"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast7", "0x0001402C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast8", "0x00014030"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast9", "0x00014034"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast_Block_East_Clr", "0x00014084"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Set", "0x00014080"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Value", "0x00014088"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Clr", "0x00014074"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Set", "0x00014070"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Value", "0x00014078"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Clr", "0x00014054"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Set", "0x00014050"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Value", "0x00014058"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Clr", "0x00014064"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Set", "0x00014060"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Value", "0x00014068"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Generate", "0x00014008"].push_back({"Event", 0, 127});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Sync", 0, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Value_Reached", 1, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt0_Event", 2, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt1_Event", 3, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_0", 4, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_1", 5, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_2", 6, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_3", 7, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_0", 0, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_1", 1, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_10", 10, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_11", 11, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_12", 12, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_13", 13, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_14", 14, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_15", 15, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_2", 2, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_3", 3, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_4", 4, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_5", 5, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_6", 6, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_7", 7, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_8", 8, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_9", 9, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_start_BD", 0, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_start_BD", 1, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_go_to_idle", 10, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_go_to_idle", 11, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_memory_conflict", 16, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_memory_conflict", 17, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_memory_conflict", 18, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_memory_conflict", 19, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_start_BD", 2, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_start_BD", 3, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_finished_BD", 4, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_finished_BD", 5, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_finished_BD", 6, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_finished_BD", 7, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_go_to_idle", 8, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_go_to_idle", 9, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_Corrected", 0, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_2bit", 1, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_0_Error", 10, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_1_Error", 11, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_0_Error", 12, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_1_Error", 13, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_1bit", 2, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_2bit", 3, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_2", 4, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_3", 5, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_4", 6, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_5", 7, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_6", 8, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_7", 9, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_0_Acquired", 0, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_0_Release", 1, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_5_Acquired", 10, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_5_Release", 11, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_6_Acquired", 12, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_6_Release", 13, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_7_Acquired", 14, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_7_Release", 15, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_8_Acquired", 16, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_8_Release", 17, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_9_Acquired", 18, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_9_Release", 19, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_1_Acquired", 2, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_10_Acquired", 20, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_10_Release", 21, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_11_Acquired", 22, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_11_Release", 23, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_12_Acquired", 24, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_12_Release", 25, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_13_Acquired", 26, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_13_Release", 27, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_14_Acquired", 28, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_14_Release", 29, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_1_Release", 3, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_15_Acquired", 30, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_15_Release", 31, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_2_Acquired", 4, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_2_Release", 5, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_3_Acquired", 6, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_3_Release", 7, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_4_Acquired", 8, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_4_Release", 9, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_0", 0, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_1", 1, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_2", 2, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_3", 3, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_4", 4, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_5", 5, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_6", 6, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_7", 7, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_0", 0, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_1", 1, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_2", 2, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_3", 3, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_0", 0, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_1", 1, 1});
   memModuleMap["Event_Status0", "0x00014200"].push_back({"Event_31_0_Status", 0, 4294967295});
   memModuleMap["Event_Status1", "0x00014204"].push_back({"Event_63_32_Status", 0, 4294967295});
   memModuleMap["Event_Status2", "0x00014208"].push_back({"Event_95_64_Status", 0, 4294967295});
   memModuleMap["Event_Status3", "0x0001420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   memModuleMap["Lock0_Acquire_NV", "0x0001E040"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock0_Acquire_V0", "0x0001E060"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock0_Acquire_V1", "0x0001E070"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock0_Release_NV", "0x0001E000"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock0_Release_V0", "0x0001E020"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock0_Release_V1", "0x0001E030"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock10_Acquire_NV", "0x0001E540"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock10_Acquire_V0", "0x0001E560"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock10_Acquire_V1", "0x0001E570"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock10_Release_NV", "0x0001E500"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock10_Release_V0", "0x0001E520"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock10_Release_V1", "0x0001E530"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock11_Acquire_NV", "0x0001E5C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock11_Acquire_V0", "0x0001E5E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock11_Acquire_V1", "0x0001E5F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock11_Release_NV", "0x0001E580"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock11_Release_V0", "0x0001E5A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock11_Release_V1", "0x0001E5B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock12_Acquire_NV", "0x0001E640"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock12_Acquire_V0", "0x0001E660"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock12_Acquire_V1", "0x0001E670"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock12_Release_NV", "0x0001E600"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock12_Release_V0", "0x0001E620"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock12_Release_V1", "0x0001E630"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock13_Acquire_NV", "0x0001E6C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock13_Acquire_V0", "0x0001E6E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock13_Acquire_V1", "0x0001E6F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock13_Release_NV", "0x0001E680"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock13_Release_V0", "0x0001E6A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock13_Release_V1", "0x0001E6B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock14_Acquire_NV", "0x0001E740"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock14_Acquire_V0", "0x0001E760"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock14_Acquire_V1", "0x0001E770"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock14_Release_NV", "0x0001E700"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock14_Release_V0", "0x0001E720"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock14_Release_V1", "0x0001E730"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock15_Acquire_NV", "0x0001E7C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock15_Acquire_V0", "0x0001E7E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock15_Acquire_V1", "0x0001E7F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock15_Release_NV", "0x0001E780"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock15_Release_V0", "0x0001E7A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock15_Release_V1", "0x0001E7B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock1_Acquire_NV", "0x0001E0C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock1_Acquire_V0", "0x0001E0E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock1_Acquire_V1", "0x0001E0F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock1_Release_NV", "0x0001E080"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock1_Release_V0", "0x0001E0A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock1_Release_V1", "0x0001E0B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock2_Acquire_NV", "0x0001E140"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock2_Acquire_V0", "0x0001E160"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock2_Acquire_V1", "0x0001E170"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock2_Release_NV", "0x0001E100"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock2_Release_V0", "0x0001E120"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock2_Release_V1", "0x0001E130"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock3_Acquire_NV", "0x0001E1C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock3_Acquire_V0", "0x0001E1E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock3_Acquire_V1", "0x0001E1F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock3_Release_NV", "0x0001E180"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock3_Release_V0", "0x0001E1A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock3_Release_V1", "0x0001E1B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock4_Acquire_NV", "0x0001E240"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock4_Acquire_V0", "0x0001E260"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock4_Acquire_V1", "0x0001E270"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock4_Release_NV", "0x0001E200"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock4_Release_V0", "0x0001E220"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock4_Release_V1", "0x0001E230"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock5_Acquire_NV", "0x0001E2C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock5_Acquire_V0", "0x0001E2E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock5_Acquire_V1", "0x0001E2F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock5_Release_NV", "0x0001E280"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock5_Release_V0", "0x0001E2A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock5_Release_V1", "0x0001E2B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock6_Acquire_NV", "0x0001E340"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock6_Acquire_V0", "0x0001E360"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock6_Acquire_V1", "0x0001E370"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock6_Release_NV", "0x0001E300"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock6_Release_V0", "0x0001E320"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock6_Release_V1", "0x0001E330"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock7_Acquire_NV", "0x0001E3C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock7_Acquire_V0", "0x0001E3E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock7_Acquire_V1", "0x0001E3F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock7_Release_NV", "0x0001E380"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock7_Release_V0", "0x0001E3A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock7_Release_V1", "0x0001E3B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock8_Acquire_NV", "0x0001E440"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock8_Acquire_V0", "0x0001E460"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock8_Acquire_V1", "0x0001E470"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock8_Release_NV", "0x0001E400"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock8_Release_V0", "0x0001E420"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock8_Release_V1", "0x0001E430"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock9_Acquire_NV", "0x0001E4C0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock9_Acquire_V0", "0x0001E4E0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock9_Acquire_V1", "0x0001E4F0"].push_back({"Acquire_Done", 0, 1});
   memModuleMap["Lock9_Release_NV", "0x0001E480"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock9_Release_V0", "0x0001E4A0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock9_Release_V1", "0x0001E4B0"].push_back({"Release_Done", 0, 1});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_2_Release", 10, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_3_Acquired", 12, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_3_Release", 14, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_4_Acquired", 16, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_4_Release", 18, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_0_Acquired", 0, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_5_Acquired", 20, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_5_Release", 22, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_6_Acquired", 24, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_6_Release", 26, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_7_Acquired", 28, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_7_Release", 30, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_0_Release", 2, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_1_Acquired", 4, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_1_Release", 6, 3});
   memModuleMap["Lock_Event_Value_Control_0", "0x0001EF20"].push_back({"Lock_2_Acquired", 8, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_10_Release", 10, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_11_Acquired", 12, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_11_Release", 14, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_12_Acquired", 16, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_12_Release", 18, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_8_Acquired", 0, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_13_Acquired", 20, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_13_Release", 22, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_14_Acquired", 24, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_14_Release", 26, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_15_Acquired", 28, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_15_Release", 30, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_8_Release", 2, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_9_Acquired", 4, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_9_Release", 6, 3});
   memModuleMap["Lock_Event_Value_Control_1", "0x0001EF24"].push_back({"Lock_10_Acquired", 8, 3});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Parity_Error_Detection_Address", 0, 32767});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Valid", 15, 1});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Stop_Event", 8, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Start_Event", 16, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Stop_Event", 24, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Start_Event", 0, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt1_Reset_Event", 8, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt0_Reset_Event", 0, 127});
   memModuleMap["Performance_Counter0", "0x00011020"].push_back({"Counter0_Value", 0, 4294967295});
   memModuleMap["Performance_Counter0_Event_Value", "0x00011080"].push_back({"Counter0_Event_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1", "0x00011024"].push_back({"Counter1_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1_Event_Value", "0x00011084"].push_back({"Counter1_Event_Value", 0, 4294967295});
   memModuleMap["Reserved0", "0x00014210"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved1", "0x00014214"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved2", "0x00014218"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved3", "0x0001421C"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reset_Control", "0x00013000"].push_back({"DMA_reset", 0, 1});
   memModuleMap["Spare_Reg", "0x00016000"].push_back({"Spare_Reg", 0, 65535});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset_Event", 8, 127});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset", 31, 1});
   memModuleMap["Timer_High", "0x000140FC"].push_back({"TimerHigh", 0, 4294967295});
   memModuleMap["Timer_Low", "0x000140F8"].push_back({"TimerLow", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_High_Value", "0x000140F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_Low_Value", "0x000140F0"].push_back({"TimerTrigLow", 0, 4294967295});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Start_Event", 16, 127});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Stop_Event", 24, 127});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"Packet_Type", 12, 7});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"ID", 0, 31});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event1", 8, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event2", 16, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event3", 24, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event0", 0, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event5", 8, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event6", 16, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event7", 24, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event4", 0, 127});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"Mode", 0, 7});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"State", 8, 3});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Address", 4, 2047});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"WriteStrobes", 20, 15});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Read_Access", 31, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Address", 4, 2047});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"WriteStrobes", 20, 15});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Read_Access", 31, 1});
}

void AIE1UsedRegisters::populateMemoryTileMap() {
}

void AIE1UsedRegisters::populateShimTileMap() {
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock0_State", 0, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock0_Value", 1, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock5_State", 10, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock5_Value", 11, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock6_State", 12, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock6_Value", 13, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock7_State", 14, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock7_Value", 15, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock8_State", 16, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock8_Value", 17, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock9_State", 18, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock9_Value", 19, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock1_State", 2, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock10_State", 20, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock10_Value", 21, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock11_State", 22, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock11_Value", 23, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock12_State", 24, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock12_Value", 25, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock13_State", 26, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock13_Value", 27, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock14_State", 28, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock14_Value", 29, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock1_Value", 3, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock15_State", 30, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock15_Value", 31, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock2_State", 4, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock2_Value", 5, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock3_State", 6, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock3_Value", 7, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock4_State", 8, 1});
   shimTileMap["All_Lock_State_Value", "0x00014F00"].push_back({"Lock4_Value", 9, 1});
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Trigger", 0, 1});
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Clear", 4, 1});
   shimTileMap["BISR_cache_data0", "0x00036010"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data1", "0x00036014"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data2", "0x00036018"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data3", "0x0003601C"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Done", 0, 1});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Pass", 1, 1});
   shimTileMap["BISR_test_data0", "0x00036020"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data1", "0x00036024"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data2", "0x00036028"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data3", "0x0003602C"].push_back({"Data", 0, 4294967295});
   shimTileMap["CSSD_Trigger", "0x00036044"].push_back({"Trigger", 0, 1});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 127});
   shimTileMap["Control_Packet_Handler_Status", "0x00036034"].push_back({"Control_Pkt_Error", 0, 1});
   shimTileMap["DMA_BD0_AXI_Config", "0x0001D00C"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD0_AXI_Config", "0x0001D00C"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD0_AXI_Config", "0x0001D00C"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD0_AXI_Config", "0x0001D00C"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD0_AXI_Config", "0x0001D00C"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD0_Addr_Low", "0x0001D000"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD0_Buffer_Length", "0x0001D004"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD0_Control", "0x0001D008"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD0_Packet", "0x0001D010"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD0_Packet", "0x0001D010"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD0_Packet", "0x0001D010"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD10_AXI_Config", "0x0001D0D4"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD10_AXI_Config", "0x0001D0D4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD10_AXI_Config", "0x0001D0D4"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD10_AXI_Config", "0x0001D0D4"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD10_AXI_Config", "0x0001D0D4"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD10_Addr_Low", "0x0001D0C8"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD10_Buffer_Control", "0x0001D0D0"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD10_Buffer_Length", "0x0001D0CC"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD10_Packet", "0x0001D0D8"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD10_Packet", "0x0001D0D8"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD10_Packet", "0x0001D0D8"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD11_AXI_Config", "0x0001D0E8"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD11_AXI_Config", "0x0001D0E8"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD11_AXI_Config", "0x0001D0E8"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD11_AXI_Config", "0x0001D0E8"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD11_AXI_Config", "0x0001D0E8"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD11_Addr_Low", "0x0001D0DC"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD11_Buffer_Control", "0x0001D0E4"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD11_Buffer_Length", "0x0001D0E0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD11_Packet", "0x0001D0EC"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD11_Packet", "0x0001D0EC"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD11_Packet", "0x0001D0EC"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD12_AXI_Config", "0x0001D0FC"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD12_AXI_Config", "0x0001D0FC"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD12_AXI_Config", "0x0001D0FC"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD12_AXI_Config", "0x0001D0FC"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD12_AXI_Config", "0x0001D0FC"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD12_Addr_Low", "0x0001D0F0"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD12_Buffer_Control", "0x0001D0F8"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD12_Buffer_Length", "0x0001D0F4"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD12_Packet", "0x0001D100"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD12_Packet", "0x0001D100"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD12_Packet", "0x0001D100"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD13_AXI_Config", "0x0001D110"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD13_AXI_Config", "0x0001D110"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD13_AXI_Config", "0x0001D110"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD13_AXI_Config", "0x0001D110"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD13_AXI_Config", "0x0001D110"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD13_Addr_Low", "0x0001D104"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD13_Buffer_Control", "0x0001D10C"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD13_Buffer_Length", "0x0001D108"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD13_Packet", "0x0001D114"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD13_Packet", "0x0001D114"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD13_Packet", "0x0001D114"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD14_AXI_Config", "0x0001D124"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD14_AXI_Config", "0x0001D124"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD14_AXI_Config", "0x0001D124"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD14_AXI_Config", "0x0001D124"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD14_AXI_Config", "0x0001D124"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD14_Addr_Low", "0x0001D118"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD14_Buffer_Control", "0x0001D120"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD14_Buffer_Length", "0x0001D11C"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD14_Packet", "0x0001D128"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD14_Packet", "0x0001D128"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD14_Packet", "0x0001D128"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD15_AXI_Config", "0x0001D138"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD15_AXI_Config", "0x0001D138"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD15_AXI_Config", "0x0001D138"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD15_AXI_Config", "0x0001D138"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD15_AXI_Config", "0x0001D138"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD15_Addr_Low", "0x0001D12C"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD15_Buffer_Control", "0x0001D134"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD15_Buffer_Length", "0x0001D130"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD15_Packet", "0x0001D13C"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD15_Packet", "0x0001D13C"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD15_Packet", "0x0001D13C"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD1_AXI_Config", "0x0001D020"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD1_AXI_Config", "0x0001D020"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD1_AXI_Config", "0x0001D020"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD1_AXI_Config", "0x0001D020"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD1_AXI_Config", "0x0001D020"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD1_Addr_Low", "0x0001D014"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD1_Buffer_Control", "0x0001D01C"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD1_Buffer_Length", "0x0001D018"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD1_Packet", "0x0001D024"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD1_Packet", "0x0001D024"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD1_Packet", "0x0001D024"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD2_AXI_Config", "0x0001D034"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD2_AXI_Config", "0x0001D034"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD2_AXI_Config", "0x0001D034"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD2_AXI_Config", "0x0001D034"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD2_AXI_Config", "0x0001D034"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD2_Addr_Low", "0x0001D028"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD2_Buffer_Control", "0x0001D030"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD2_Buffer_Length", "0x0001D02C"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD2_Packet", "0x0001D038"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD2_Packet", "0x0001D038"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD2_Packet", "0x0001D038"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD3_AXI_Config", "0x0001D048"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD3_AXI_Config", "0x0001D048"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD3_AXI_Config", "0x0001D048"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD3_AXI_Config", "0x0001D048"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD3_AXI_Config", "0x0001D048"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD3_Addr_Low", "0x0001D03C"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD3_Buffer_Control", "0x0001D044"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD3_Buffer_Length", "0x0001D040"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD3_Packet", "0x0001D04C"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD3_Packet", "0x0001D04C"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD3_Packet", "0x0001D04C"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD4_AXI_Config", "0x0001D05C"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD4_AXI_Config", "0x0001D05C"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD4_AXI_Config", "0x0001D05C"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD4_AXI_Config", "0x0001D05C"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD4_AXI_Config", "0x0001D05C"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD4_Addr_Low", "0x0001D050"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD4_Buffer_Control", "0x0001D058"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD4_Buffer_Length", "0x0001D054"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD4_Packet", "0x0001D060"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD4_Packet", "0x0001D060"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD4_Packet", "0x0001D060"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD5_AXI_Config", "0x0001D070"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD5_AXI_Config", "0x0001D070"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD5_AXI_Config", "0x0001D070"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD5_AXI_Config", "0x0001D070"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD5_AXI_Config", "0x0001D070"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD5_Addr_Low", "0x0001D064"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD5_Buffer_Control", "0x0001D06C"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD5_Buffer_Length", "0x0001D068"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD5_Packet", "0x0001D074"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD5_Packet", "0x0001D074"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD5_Packet", "0x0001D074"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD6_AXI_Config", "0x0001D084"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD6_AXI_Config", "0x0001D084"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD6_AXI_Config", "0x0001D084"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD6_AXI_Config", "0x0001D084"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD6_AXI_Config", "0x0001D084"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD6_Addr_Low", "0x0001D078"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD6_Buffer_Control", "0x0001D080"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD6_Buffer_Length", "0x0001D07C"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD6_Packet", "0x0001D088"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD6_Packet", "0x0001D088"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD6_Packet", "0x0001D088"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD7_AXI_Config", "0x0001D098"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD7_AXI_Config", "0x0001D098"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD7_AXI_Config", "0x0001D098"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD7_AXI_Config", "0x0001D098"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD7_AXI_Config", "0x0001D098"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD7_Addr_Low", "0x0001D08C"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD7_Buffer_Control", "0x0001D094"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD7_Buffer_Length", "0x0001D090"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD7_Packet", "0x0001D09C"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD7_Packet", "0x0001D09C"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD7_Packet", "0x0001D09C"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD8_AXI_Config", "0x0001D0AC"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD8_AXI_Config", "0x0001D0AC"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD8_AXI_Config", "0x0001D0AC"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD8_AXI_Config", "0x0001D0AC"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD8_AXI_Config", "0x0001D0AC"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD8_Addr_Low", "0x0001D0A0"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD8_Buffer_Control", "0x0001D0A8"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD8_Buffer_Length", "0x0001D0A4"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD8_Packet", "0x0001D0B0"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD8_Packet", "0x0001D0B0"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD8_Packet", "0x0001D0B0"].push_back({"ID", 0, 31});
   shimTileMap["DMA_BD9_AXI_Config", "0x0001D0C0"].push_back({"Burst_Length", 9, 3});
   shimTileMap["DMA_BD9_AXI_Config", "0x0001D0C0"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD9_AXI_Config", "0x0001D0C0"].push_back({"AxCache", 0, 15});
   shimTileMap["DMA_BD9_AXI_Config", "0x0001D0C0"].push_back({"Secure_Access", 4, 1});
   shimTileMap["DMA_BD9_AXI_Config", "0x0001D0C0"].push_back({"AxQoS", 5, 15});
   shimTileMap["DMA_BD9_Addr_Low", "0x0001D0B4"].push_back({"Addr_Low", 0, 4294967295});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Valid_BD", 0, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Use_Acquire_Value", 1, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Lock_ID", 7, 15});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Next_BD", 11, 15});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Use_Next_BD", 15, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Acquire_Value", 2, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Enable_Acquire", 3, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Addr_High", 16, 65535});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Use_Release_Value", 4, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Release_Value", 5, 1});
   shimTileMap["DMA_BD9_Buffer_Control", "0x0001D0BC"].push_back({"Enable_Release", 6, 1});
   shimTileMap["DMA_BD9_Buffer_Length", "0x0001D0B8"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD9_Packet", "0x0001D0C4"].push_back({"Packet_Type", 12, 7});
   shimTileMap["DMA_BD9_Packet", "0x0001D0C4"].push_back({"Enable_Packet", 31, 1});
   shimTileMap["DMA_BD9_Packet", "0x0001D0C4"].push_back({"ID", 0, 31});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D150"].push_back({"Enable", 0, 1});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D150"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D150"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_0_Start_Queue", "0x0001D154"].push_back({"Start_BD", 0, 15});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D158"].push_back({"Enable", 0, 1});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D158"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D158"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_1_Start_Queue", "0x0001D15C"].push_back({"Start_BD", 0, 15});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Start_Queue_Size_1", 9, 7});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Cur_BD_0", 16, 15});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Status0", 0, 3});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Cur_BD_1", 20, 15});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"AXI_MM_Decode_Error_0", 24, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"AXI_MM_Decode_Error_1", 25, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"AXI_MM_Slave_Error_0", 26, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"AXI_MM_Slave_Error_1", 27, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Start_Queue_Overflow_0", 28, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Start_Queue_Overflow_1", 29, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Status1", 2, 3});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Stalled0", 4, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Stalled1", 5, 1});
   shimTileMap["DMA_MM2S_Status", "0x0001D164"].push_back({"Start_Queue_Size_0", 6, 7});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D140"].push_back({"Enable", 0, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D140"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D140"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_0_Start_Queue", "0x0001D144"].push_back({"Start_BD", 0, 15});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D148"].push_back({"Enable", 0, 1});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D148"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D148"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_1_Start_Queue", "0x0001D14C"].push_back({"Start_BD", 0, 15});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Start_Queue_Size_1", 9, 7});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Cur_BD_0", 16, 15});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Status0", 0, 3});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Cur_BD_1", 20, 15});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"AXI_MM_Decode_Error_0", 24, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"AXI_MM_Decode_Error_1", 25, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"AXI_MM_Slave_Error_0", 26, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"AXI_MM_Slave_Error_1", 27, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Start_Queue_Overflow_0", 28, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Start_Queue_Overflow_1", 29, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Status1", 2, 3});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Stalled0", 4, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Stalled1", 5, 1});
   shimTileMap["DMA_S2MM_Status", "0x0001D160"].push_back({"Start_Queue_Size_0", 6, 7});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South5", 10, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South2", 4, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South3", 6, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South4", 8, 3});
   shimTileMap["Event_Broadcast0_A", "0x00034010"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast10_A", "0x00034038"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast11_A", "0x0003403C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast12_A", "0x00034040"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast13_A", "0x00034044"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast14_A", "0x00034048"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast15_A", "0x0003404C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast1_A", "0x00034014"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast2_A", "0x00034018"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast3_A", "0x0003401C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast4_A", "0x00034020"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast5_A", "0x00034024"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast6_A", "0x00034028"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast7_A", "0x0003402C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast8_A", "0x00034030"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast9_A", "0x00034034"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast_A_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Clr", "0x000340C4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Set", "0x000340C0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Value", "0x000340C8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Clr", "0x000340B4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Set", "0x000340B0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Value", "0x000340B8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Clr", "0x00034094"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Set", "0x00034090"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Value", "0x00034098"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Clr", "0x000340A4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Set", "0x000340A0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Value", "0x000340A8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 127});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 4, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 5, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 6, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 7, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_0", 0, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_1", 1, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_10", 10, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_11", 11, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_12", 12, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_13", 13, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_14", 14, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_15", 15, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_2", 2, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_3", 3, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_4", 4, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_5", 5, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_6", 6, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_7", 7, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_8", 8, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_9", 9, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_start_BD", 0, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_start_BD", 1, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_go_to_idle", 10, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_go_to_idle", 11, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_start_BD", 2, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_start_BD", 3, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_finished_BD", 4, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_finished_BD", 5, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_finished_BD", 6, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_finished_BD", 7, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_go_to_idle", 8, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_go_to_idle", 9, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Slave_Tile_Error", 0, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"Control_Pkt_Error", 1, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_MM2S_1_Error", 10, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Decode_NSU_Error", 2, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Slave_NSU_Error", 3, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Unsupported_Traffic", 4, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Unsecure_Access_in_Secure_Mode", 5, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Byte_Strobe_Error", 6, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_S2MM_0_Error", 7, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_S2MM_1_Error", 8, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_MM2S_0_Error", 9, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_0_Acquired", 0, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_0_Release", 1, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_5_Acquired", 10, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_5_Release", 11, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_6_Acquired", 12, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_6_Release", 13, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_7_Acquired", 14, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_7_Release", 15, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_8_Acquired", 16, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_8_Release", 17, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_9_Acquired", 18, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_9_Release", 19, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_1_Acquired", 2, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_10_Acquired", 20, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_10_Release", 21, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_11_Acquired", 22, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_11_Release", 23, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_12_Acquired", 24, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_12_Release", 25, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_13_Acquired", 26, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_13_Release", 27, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_14_Acquired", 28, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_14_Release", 29, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_1_Release", 3, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_15_Acquired", 30, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_15_Release", 31, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_2_Acquired", 4, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_2_Release", 5, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_3_Acquired", 6, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_3_Release", 7, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_4_Acquired", 8, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_4_Release", 9, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_0", 0, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_0", 1, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_2", 10, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_2", 11, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_3", 12, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_3", 13, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_3", 14, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_3", 15, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_4", 16, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_4", 17, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_4", 18, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_4", 19, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_0", 2, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_5", 20, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_5", 21, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_5", 22, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_5", 23, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_6", 24, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_6", 25, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_6", 26, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_6", 27, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_7", 28, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_7", 29, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_0", 3, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_7", 30, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_7", 31, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_1", 4, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_1", 5, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_1", 6, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_1", 7, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_2", 8, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_2", 9, 1});
   shimTileMap["Event_Group_User_Enable", "0x00034518"].push_back({"User_Event_0", 0, 1});
   shimTileMap["Event_Group_User_Enable", "0x00034518"].push_back({"User_Event_1", 1, 1});
   shimTileMap["Event_Group_User_Enable", "0x00034518"].push_back({"User_Event_2", 2, 1});
   shimTileMap["Event_Group_User_Enable", "0x00034518"].push_back({"User_Event_3", 3, 1});
   shimTileMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   shimTileMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   shimTileMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   shimTileMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_clear", "0x0003501C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_set", "0x00035018"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_value", "0x00035020"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_clear", "0x0003504C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_set", "0x00035048"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_value", "0x00035050"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_disable_A", "0x00035008"].push_back({"Disable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_disable_B", "0x00035038"].push_back({"Disable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_A", "0x00035004"].push_back({"Enable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_B", "0x00035034"].push_back({"Enable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event1", 8, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event2", 16, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event3", 24, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event0", 0, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event1", 8, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event2", 16, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event3", 24, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event0", 0, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_no_A", "0x00035010"].push_back({"Irq_no_A", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_irq_no_B", "0x00035040"].push_back({"Irq_no_B", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_mask_A", "0x00035000"].push_back({"IRQ_Mask_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_mask_B", "0x00035030"].push_back({"IRQ_Mask_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_A", "0x0003500C"].push_back({"Status_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_B", "0x0003503C"].push_back({"Status_B", 0, 1048575});
   shimTileMap["Interrupt_controller_2nd_level_disable", "0x00015008"].push_back({"Disable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_enable", "0x00015004"].push_back({"Enable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_interrupt", "0x00015010"].push_back({"NoC_Interrupt", 0, 3});
   shimTileMap["Interrupt_controller_2nd_level_mask", "0x00015000"].push_back({"IRQ_Mask_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_status", "0x0001500C"].push_back({"Status_A", 0, 65535});
   shimTileMap["Lock0_Acquire_NV", "0x00014040"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock0_Acquire_V0", "0x00014060"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock0_Acquire_V1", "0x00014070"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock0_Release_NV", "0x00014000"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock0_Release_V0", "0x00014020"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock0_Release_V1", "0x00014030"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock10_Acquire_NV", "0x00014540"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock10_Acquire_V0", "0x00014560"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock10_Acquire_V1", "0x00014570"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock10_Release_NV", "0x00014500"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock10_Release_V0", "0x00014520"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock10_Release_V1", "0x00014530"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock11_Acquire_NV", "0x000145C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock11_Acquire_V0", "0x000145E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock11_Acquire_V1", "0x000145F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock11_Release_NV", "0x00014580"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock11_Release_V0", "0x000145A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock11_Release_V1", "0x000145B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock12_Acquire_NV", "0x00014640"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock12_Acquire_V0", "0x00014660"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock12_Acquire_V1", "0x00014670"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock12_Release_NV", "0x00014600"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock12_Release_V0", "0x00014620"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock12_Release_V1", "0x00014630"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock13_Acquire_NV", "0x000146C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock13_Acquire_V0", "0x000146E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock13_Acquire_V1", "0x000146F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock13_Release_NV", "0x00014680"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock13_Release_V0", "0x000146A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock13_Release_V1", "0x000146B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock14_Acquire_NV", "0x00014740"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock14_Acquire_V0", "0x00014760"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock14_Acquire_V1", "0x00014770"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock14_Release_NV", "0x00014700"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock14_Release_V0", "0x00014720"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock14_Release_V1", "0x00014730"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock15_Acquire_NV", "0x000147C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock15_Acquire_V0", "0x000147E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock15_Acquire_V1", "0x000147F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock15_Release_NV", "0x00014780"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock15_Release_V0", "0x000147A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock15_Release_V1", "0x000147B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock1_Acquire_NV", "0x000140C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock1_Acquire_V0", "0x000140E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock1_Acquire_V1", "0x000140F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock1_Release_NV", "0x00014080"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock1_Release_V0", "0x000140A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock1_Release_V1", "0x000140B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock2_Acquire_NV", "0x00014140"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock2_Acquire_V0", "0x00014160"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock2_Acquire_V1", "0x00014170"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock2_Release_NV", "0x00014100"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock2_Release_V0", "0x00014120"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock2_Release_V1", "0x00014130"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock3_Acquire_NV", "0x000141C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock3_Acquire_V0", "0x000141E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock3_Acquire_V1", "0x000141F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock3_Release_NV", "0x00014180"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock3_Release_V0", "0x000141A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock3_Release_V1", "0x000141B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock4_Acquire_NV", "0x00014240"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock4_Acquire_V0", "0x00014260"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock4_Acquire_V1", "0x00014270"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock4_Release_NV", "0x00014200"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock4_Release_V0", "0x00014220"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock4_Release_V1", "0x00014230"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock5_Acquire_NV", "0x000142C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock5_Acquire_V0", "0x000142E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock5_Acquire_V1", "0x000142F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock5_Release_NV", "0x00014280"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock5_Release_V0", "0x000142A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock5_Release_V1", "0x000142B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock6_Acquire_NV", "0x00014340"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock6_Acquire_V0", "0x00014360"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock6_Acquire_V1", "0x00014370"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock6_Release_NV", "0x00014300"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock6_Release_V0", "0x00014320"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock6_Release_V1", "0x00014330"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock7_Acquire_NV", "0x000143C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock7_Acquire_V0", "0x000143E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock7_Acquire_V1", "0x000143F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock7_Release_NV", "0x00014380"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock7_Release_V0", "0x000143A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock7_Release_V1", "0x000143B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock8_Acquire_NV", "0x00014440"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock8_Acquire_V0", "0x00014460"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock8_Acquire_V1", "0x00014470"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock8_Release_NV", "0x00014400"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock8_Release_V0", "0x00014420"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock8_Release_V1", "0x00014430"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock9_Acquire_NV", "0x000144C0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock9_Acquire_V0", "0x000144E0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock9_Acquire_V1", "0x000144F0"].push_back({"Acquire_Done", 0, 1});
   shimTileMap["Lock9_Release_NV", "0x00014480"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock9_Release_V0", "0x000144A0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock9_Release_V1", "0x000144B0"].push_back({"Release_Done", 0, 1});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_2_Release", 10, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_3_Acquired", 12, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_3_Release", 14, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_4_Acquired", 16, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_4_Release", 18, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_0_Acquired", 0, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_5_Acquired", 20, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_5_Release", 22, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_6_Acquired", 24, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_6_Release", 26, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_7_Acquired", 28, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_7_Release", 30, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_0_Release", 2, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_1_Acquired", 4, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_1_Release", 6, 3});
   shimTileMap["Lock_Event_Value_Control_0", "0x00014F20"].push_back({"Lock_2_Acquired", 8, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_10_Release", 10, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_11_Acquired", 12, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_11_Release", 14, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_12_Acquired", 16, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_12_Release", 18, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_8_Acquired", 0, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_13_Acquired", 20, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_13_Release", 22, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_14_Acquired", 24, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_14_Release", 26, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_15_Acquired", 28, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_15_Release", 30, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_8_Release", 2, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_9_Acquired", 4, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_9_Release", 6, 3});
   shimTileMap["Lock_Event_Value_Control_1", "0x00014F24"].push_back({"Lock_10_Acquired", 8, 3});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"Master_Sel", 0, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"Slave_Sel", 1, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"SLVERR_Block", 2, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"DECERR_Block", 3, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"reserved", 4, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"reserved", 5, 1});
   shimTileMap["ME_Shim_Reset_Enable", "0x0003604C"].push_back({"Reset", 0, 1});
   shimTileMap["ME_Tile_Column_Reset", "0x00036048"].push_back({"Reset", 0, 1});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South3", 10, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South6", 12, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South7", 14, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South2", 8, 3});
   shimTileMap["NoC_Interface_ME_to_NoC_South2", "0x0001E008"].push_back({"reserved", 10, 4095});
   shimTileMap["NoC_Interface_ME_to_NoC_South2", "0x0001E008"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South3", "0x0001E00C"].push_back({"reserved", 10, 4095});
   shimTileMap["NoC_Interface_ME_to_NoC_South3", "0x0001E00C"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South4", "0x0001E010"].push_back({"reserved", 10, 4095});
   shimTileMap["NoC_Interface_ME_to_NoC_South4", "0x0001E010"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South5", "0x0001E014"].push_back({"reserved", 10, 4095});
   shimTileMap["NoC_Interface_ME_to_NoC_South5", "0x0001E014"].push_back({"Tdest", 0, 1023});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South4", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South5", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South6", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South7", 10, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South6_South7_128_combine", 11, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South6", 9, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South3", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South4", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South5", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South6", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South7", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["Performance_Counter0", "0x00031020"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter0_Event_Value", "0x00031080"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1", "0x00031024"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1_Event_Value", "0x00031084"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Stop_Event", 8, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Start_Event", 16, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Stop_Event", 24, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Start_Event", 0, 127});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt1_Reset_Event", 8, 127});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt0_Reset_Event", 0, 127});
   shimTileMap["Reserved0", "0x00034210"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved1", "0x00034214"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved2", "0x00034218"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved3", "0x0003421C"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Spare_Reg", "0x00016000"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Spare_Reg", "0x00036050"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO1", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO1", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO1", "0x0003F008"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_FIFO1", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F00C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F010"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F014"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F018"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F01C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F020"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Config", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Config", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Config", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Config", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Config", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Config", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Config", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Config", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Config", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Config", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Config", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Config", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_1_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Config", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Config", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Config", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Config", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Config", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Config", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Config", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Config", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Config", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Config", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Config", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Config", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Config", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Config", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Config", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Config", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Config", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Config", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Config", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Config", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Config", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Config", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Config", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Config", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Config", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Config", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Config", "0x0003F15C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Config", "0x0003F15C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F370"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F370"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F370"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F370"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F370"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F374"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F374"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F374"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F374"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F374"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F378"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F378"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F378"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F378"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F378"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F37C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F37C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F37C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F37C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F37C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Config", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Config", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Config", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Config", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Config", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Config", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Config", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Config", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   shimTileMap["Tile_Clock_Control", "0x00036040"].push_back({"Clock_Buffer_Enable", 0, 1});
   shimTileMap["Tile_Clock_Control", "0x00036040"].push_back({"Next_Tile_Clock_Enable", 1, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_South", 0, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_West", 1, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_North", 2, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_East", 3, 1});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 127});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   shimTileMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   shimTileMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 127});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 127});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 127});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
}


/*************************************************************************************
 * AIE2 Registers
 *************************************************************************************/

void AIE2UsedRegisters::populateCoreModuleMap() {
   coreModuleMap["Accumulator_Control", "0x00036060"].push_back({"Input", 0, 1});
   coreModuleMap["Accumulator_Control", "0x00036060"].push_back({"Output", 1, 1});
   coreModuleMap["CSSD_Trigger", "0x00036040"].push_back({"Trigger", 0, 1});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 127});
   coreModuleMap["Core_AMHH0_Part1", "0x00030060"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH0_Part2", "0x00030070"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH1_Part1", "0x000300E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH1_Part2", "0x000300F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH2_Part1", "0x00030160"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH2_Part2", "0x00030170"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH3_Part1", "0x000301E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH3_Part2", "0x000301F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH4_Part1", "0x00030260"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH4_Part2", "0x00030270"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH5_Part1", "0x000302E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH5_Part2", "0x000302F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH6_Part1", "0x00030360"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH6_Part2", "0x00030370"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH7_Part1", "0x000303E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH7_Part2", "0x000303F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH8_Part1", "0x00030460"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHH8_Part2", "0x00030470"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL0_Part1", "0x00030040"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL0_Part2", "0x00030050"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL1_Part1", "0x000300C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL1_Part2", "0x000300D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL2_Part1", "0x00030140"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL2_Part2", "0x00030150"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL3_Part1", "0x000301C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL3_Part2", "0x000301D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL4_Part1", "0x00030240"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL4_Part2", "0x00030250"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL5_Part1", "0x000302C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL5_Part2", "0x000302D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL6_Part1", "0x00030340"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL6_Part2", "0x00030350"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL7_Part1", "0x000303C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL7_Part2", "0x000303D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL8_Part1", "0x00030440"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMHL8_Part2", "0x00030450"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH0_Part1", "0x00030020"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH0_Part2", "0x00030030"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH1_Part1", "0x000300A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH1_Part2", "0x000300B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH2_Part1", "0x00030120"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH2_Part2", "0x00030130"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH3_Part1", "0x000301A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH3_Part2", "0x000301B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH4_Part1", "0x00030220"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH4_Part2", "0x00030230"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH5_Part1", "0x000302A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH5_Part2", "0x000302B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH6_Part1", "0x00030320"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH6_Part2", "0x00030330"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH7_Part1", "0x000303A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH7_Part2", "0x000303B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH8_Part1", "0x00030420"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLH8_Part2", "0x00030430"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL0_Part1", "0x00030000"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL0_Part2", "0x00030010"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL1_Part1", "0x00030080"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL1_Part2", "0x00030090"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL2_Part1", "0x00030100"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL2_Part2", "0x00030110"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL3_Part1", "0x00030180"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL3_Part2", "0x00030190"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL4_Part1", "0x00030200"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL4_Part2", "0x00030210"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL5_Part1", "0x00030280"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL5_Part2", "0x00030290"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL6_Part1", "0x00030300"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL6_Part2", "0x00030310"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL7_Part1", "0x00030380"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL7_Part2", "0x00030390"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL8_Part1", "0x00030400"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_AMLL8_Part2", "0x00030410"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_MAC_Huge_Mask", 10, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"MCD_Enable", 11, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"SCD_Enable", 12, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Vadd_Sign", 13, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Unpack_Sign", 14, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Pack_Sign", 15, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"UPS_Sign", 16, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"SRS_Sign", 17, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Bfloat_to_Int_Zero_Mask", 18, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"reserved", 19, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Saturation_Mode", 0, 3});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Bfloat_to_Int_Invalid_Mask", 20, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Bfloat_to_Int_Tiny_Mask", 21, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Bfloat_to_Int_Huge_Mask", 22, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_to_Bfloat_Zero_Mask", 23, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_to_Bfloat_Infinity_Mask", 24, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_to_Bfloat_Invalid_Mask", 25, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_to_Bfloat_Tiny_Mask", 26, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_to_Bfloat_Huge_Mask", 27, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Round_Mode", 2, 15});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_MAC_Zero_Mask", 6, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_MAC_Infinity_Mask", 7, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_MAC_Invalid_Mask", 8, 1});
   coreModuleMap["Core_CR", "0x00031170"].push_back({"Float_MAC_Tiny_Mask", 9, 1});
   coreModuleMap["Core_Control", "0x00032000"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Control", "0x00032000"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_DC0", "0x00030F80"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC1", "0x00030F90"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC2", "0x00030FA0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC3", "0x00030FB0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC4", "0x00030FC0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC5", "0x00030FD0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC6", "0x00030FE0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC7", "0x00030FF0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ0", "0x00030F00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ1", "0x00030F10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ2", "0x00030F20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ3", "0x00030F30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ4", "0x00030F40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ5", "0x00030F50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ6", "0x00030F60"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ7", "0x00030F70"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN0", "0x00030E80"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN1", "0x00030E90"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN2", "0x00030EA0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN3", "0x00030EB0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN4", "0x00030EC0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN5", "0x00030ED0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN6", "0x00030EE0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN7", "0x00030EF0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DP", "0x00031190"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_FC", "0x00031110"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LC", "0x00031160"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_LE", "0x00031150"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LR", "0x00031130"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LS", "0x00031140"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M0", "0x00030E00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M1", "0x00030E10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M2", "0x00030E20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M3", "0x00030E30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M4", "0x00030E40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M5", "0x00030E50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M6", "0x00030E60"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M7", "0x00030E70"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P0", "0x00031000"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P1", "0x00031010"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P2", "0x00031020"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P3", "0x00031030"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P4", "0x00031040"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P5", "0x00031050"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P6", "0x00031060"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P7", "0x00031070"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_PC", "0x00031100"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_Processor_Bus", "0x00032038"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Processor_Bus", "0x00032038"].push_back({"SLVERR_On_Access", 2, 1});
   coreModuleMap["Core_Q0", "0x000310C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_Q1", "0x000310D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_Q2", "0x000310E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_Q3", "0x000310F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_R0", "0x00030C00"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R1", "0x00030C10"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R10", "0x00030CA0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R11", "0x00030CB0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R12", "0x00030CC0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R13", "0x00030CD0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R14", "0x00030CE0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R15", "0x00030CF0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R16", "0x00030D00"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R17", "0x00030D10"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R18", "0x00030D20"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R19", "0x00030D30"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R2", "0x00030C20"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R20", "0x00030D40"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R21", "0x00030D50"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R22", "0x00030D60"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R23", "0x00030D70"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R24", "0x00030D80"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R25", "0x00030D90"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R26", "0x00030DA0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R27", "0x00030DB0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R28", "0x00030DC0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R29", "0x00030DD0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R3", "0x00030C30"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R30", "0x00030DE0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R31", "0x00030DF0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R4", "0x00030C40"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R5", "0x00030C50"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R6", "0x00030C60"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R7", "0x00030C70"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R8", "0x00030C80"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R9", "0x00030C90"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_S0", "0x00031080"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S1", "0x00031090"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S2", "0x000310A0"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S3", "0x000310B0"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_SP", "0x00031120"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Carry", 0, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"SS0_Success", 1, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_MAC_Tiny_Flag", 10, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_MAC_Huge_Flag", 11, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Bfloat_to_Int_Zero_Flag", 12, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"reserved", 13, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Bfloat_to_Int_Invalid_Flag", 14, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Bfloat_to_Int_Tiny_Flag", 15, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Bfloat_to_Int_Huge_Flag", 16, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_to_Bfloat_Zero_Flag", 17, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_to_Bfloat_Infinity_Flag", 18, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_to_Bfloat_Invalid_Flag", 19, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"SS0_Tlast", 2, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_to_Bfloat_Tiny_Flag", 20, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_to_Bfloat_Huge_Flag", 21, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Sparse_Overflow", 22, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"MS0_Success", 3, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"SRS_Overflow", 4, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"UPS_Overflow", 5, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Compression_Underflow", 6, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_MAC_Zero_Flag", 7, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_MAC_Infinity_Flag", 8, 1});
   coreModuleMap["Core_SR", "0x00031180"].push_back({"Float_MAC_Invalid_Flag", 9, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_SS0", 10, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Stream_Stall_MS0", 12, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Cascade_Stall_SCD", 14, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Cascade_Stall_MCD", 15, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Debug_Halt", 16, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"ECC_Error_Stall", 17, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"ECC_Scrubbing_Stall", 18, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Error_Halt", 19, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_S", 2, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Core_Done", 20, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Core_Processor_Bus_Stall", 21, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_W", 3, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_N", 4, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Memory_Stall_E", 5, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_S", 6, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_W", 7, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_N", 8, 1});
   coreModuleMap["Core_Status", "0x00032004"].push_back({"Lock_Stall_E", 9, 1});
   coreModuleMap["Core_WH0_Part1", "0x00030820"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH0_Part2", "0x00030830"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH10_Part1", "0x00030AA0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH10_Part2", "0x00030AB0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH11_Part1", "0x00030AE0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH11_Part2", "0x00030AF0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH1_Part1", "0x00030860"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH1_Part2", "0x00030870"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH2_Part1", "0x000308A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH2_Part2", "0x000308B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH3_Part1", "0x000308E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH3_Part2", "0x000308F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH4_Part1", "0x00030920"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH4_Part2", "0x00030930"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH5_Part1", "0x00030960"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH5_Part2", "0x00030970"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH6_Part1", "0x000309A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH6_Part2", "0x000309B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH7_Part1", "0x000309E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH7_Part2", "0x000309F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH8_Part1", "0x00030A20"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH8_Part2", "0x00030A30"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH9_Part1", "0x00030A60"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WH9_Part2", "0x00030A70"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL0_Part1", "0x00030800"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL0_Part2", "0x00030810"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL10_Part1", "0x00030A80"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL10_Part2", "0x00030A90"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL11_Part1", "0x00030AC0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL11_Part2", "0x00030AD0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL1_Part1", "0x00030840"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL1_Part2", "0x00030850"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL2_Part1", "0x00030880"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL2_Part2", "0x00030890"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL3_Part1", "0x000308C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL3_Part2", "0x000308D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL4_Part1", "0x00030900"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL4_Part2", "0x00030910"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL5_Part1", "0x00030940"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL5_Part2", "0x00030950"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL6_Part1", "0x00030980"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL6_Part2", "0x00030990"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL7_Part1", "0x000309C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL7_Part2", "0x000309D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL8_Part1", "0x00030A00"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL8_Part2", "0x00030A10"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL9_Part1", "0x00030A40"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_WL9_Part2", "0x00030A50"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Debug_Control0", "0x00032010"].push_back({"Debug_Halt_Bit", 0, 1});
   coreModuleMap["Debug_Control0", "0x00032010"].push_back({"Single_Step_Count", 2, 15});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_SingleStep_Core_Event", 8, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Halt_Core_Event0", 16, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Halt_Core_Event1", 24, 127});
   coreModuleMap["Debug_Control1", "0x00032014"].push_back({"Debug_Resume_Core_Event", 0, 127});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"PC_Event_Halt", 0, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Memory_Stall_Halt", 1, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Lock_Stall_Halt", 2, 1});
   coreModuleMap["Debug_Control2", "0x00032018"].push_back({"Stream_Stall_Halt", 3, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_halted", 0, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"PC_Event_halted", 1, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Memory_Stall_Halted", 2, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Lock_Stall_Halted", 3, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Stream_stall_Halted", 4, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_Event0_Halted", 5, 1});
   coreModuleMap["Debug_Status", "0x0003201C"].push_back({"Debug_Event1_Halted", 6, 1});
   coreModuleMap["ECC_Control", "0x00032100"].push_back({"Stall_Core_Control", 0, 1});
   coreModuleMap["ECC_Control", "0x00032100"].push_back({"Unstall_Core", 1, 1});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"Access_Type", 14, 1});
   coreModuleMap["ECC_Failing_Address", "0x00032120"].push_back({"Clear_failing_address", 15, 1});
   coreModuleMap["ECC_Scrubbing_Event", "0x00032110"].push_back({"Scrubbing_Event_number", 0, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_1", 16, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_0", 0, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Disable_Event", 8, 127});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Disable_Event_occurred", 15, 1});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Enable_Event", 0, 127});
   coreModuleMap["Enable_Events", "0x00032008"].push_back({"Enable_Event_occurred", 7, 1});
   coreModuleMap["Error_Halt_Control", "0x00032030"].push_back({"Error_Halt", 0, 1});
   coreModuleMap["Error_Halt_Event", "0x00032034"].push_back({"Error_Halt_Core_Event", 0, 127});
   coreModuleMap["Event_Broadcast0", "0x00034010"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast1", "0x00034014"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast10", "0x00034038"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast11", "0x0003403C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast12", "0x00034040"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast13", "0x00034044"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast14", "0x00034048"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast15", "0x0003404C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast2", "0x00034018"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast3", "0x0003401C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast4", "0x00034020"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast5", "0x00034024"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast6", "0x00034028"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast7", "0x0003402C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast8", "0x00034030"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast9", "0x00034034"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_0", 10, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_1", 11, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt2", 4, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt3", 5, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 6, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 7, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 8, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 9, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_0", 0, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_1", 1, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_10", 10, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_11", 11, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_12", 12, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_13", 13, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_14", 14, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_15", 15, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_2", 2, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_3", 3, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_4", 4, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_5", 5, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_6", 6, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_7", 7, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_8", 8, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_9", 9, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_0", 0, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_1", 1, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Put", 10, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Acquire_req", 11, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Release_req", 12, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Call", 2, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Return", 3, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Vector", 4, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Load", 5, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Store", 6, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Get", 7, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Put", 8, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Get", 9, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Memory_Stall", 0, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Stream_Stall", 1, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Cascade_Stall", 2, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Lock_Stall", 3, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Debug", 4, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Active", 5, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Disable", 6, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Scrubbing_Stall", 7, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Error_Stall", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"SRS_Overflow", 0, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"UPS_Overflow", 1, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Huge", 2, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Decompression_underflow", 22, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Stream_Switch_Port_Parity_Error", 23, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Processor_Bus_Error", 24, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Int_FP_Zero", 3, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_INF", 5, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"reserved0", 6, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"SRS_Overflow", 0, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"UPS_Overflow", 1, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Huge", 2, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Decompression_underflow", 22, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Stream_Switch_Port_Parity_Error", 23, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Processor_Bus_Error", 24, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Int_FP_Zero", 3, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_INF", 5, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"reserved0", 6, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_0", 0, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_1", 1, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_2", 2, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_3", 3, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_0_1", 4, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_2_3", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_0", 0, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_0", 1, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_2", 10, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_2", 11, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_3", 12, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_3", 13, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_3", 14, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_3", 15, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_4", 16, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_4", 17, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_4", 18, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_4", 19, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_0", 2, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_5", 20, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_5", 21, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_5", 22, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_5", 23, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_6", 24, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_6", 25, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_6", 26, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_6", 27, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_7", 28, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_7", 29, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_0", 3, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_7", 30, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_7", 31, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_1", 4, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_1", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_1", 6, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_1", 7, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_2", 8, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_2", 9, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_0", 0, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_1", 1, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_2", 2, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_3", 3, 1});
   coreModuleMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   coreModuleMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   coreModuleMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   coreModuleMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   coreModuleMap["Memory_Control", "0x00036070"].push_back({"Memory_Zeroisation", 0, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Memory_Module_Clock_Enable", 1, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Core_Module_Clock_Enable", 2, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Stream_Switch_Adaptive_Clock_Gate", 4, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"DMA_Adaptive_Clock_Gate", 5, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Stream_Switch_Reset", 0, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Memory_Module_Reset", 1, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Core_Module_Reset", 2, 1});
   coreModuleMap["PC_Event0", "0x00032020"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event0", "0x00032020"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event1", "0x00032024"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event1", "0x00032024"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event2", "0x00032028"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event2", "0x00032028"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event3", "0x0003202C"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event3", "0x0003202C"].push_back({"Valid", 31, 1});
   coreModuleMap["Performance_Control0", "0x00031500"].push_back({"Cnt0_Stop_Event", 8, 127});
   coreModuleMap["Performance_Control0", "0x00031500"].push_back({"Cnt1_Start_Event", 16, 127});
   coreModuleMap["Performance_Control0", "0x00031500"].push_back({"Cnt1_Stop_Event", 24, 127});
   coreModuleMap["Performance_Control0", "0x00031500"].push_back({"Cnt0_Start_Event", 0, 127});
   coreModuleMap["Performance_Control1", "0x00031504"].push_back({"Cnt2_Stop_Event", 8, 127});
   coreModuleMap["Performance_Control1", "0x00031504"].push_back({"Cnt3_Start_Event", 16, 127});
   coreModuleMap["Performance_Control1", "0x00031504"].push_back({"Cnt3_Stop_Event", 24, 127});
   coreModuleMap["Performance_Control1", "0x00031504"].push_back({"Cnt2_Start_Event", 0, 127});
   coreModuleMap["Performance_Control2", "0x00031508"].push_back({"Cnt1_Reset_Event", 8, 127});
   coreModuleMap["Performance_Control2", "0x00031508"].push_back({"Cnt2_Reset_Event", 16, 127});
   coreModuleMap["Performance_Control2", "0x00031508"].push_back({"Cnt3_Reset_Event", 24, 127});
   coreModuleMap["Performance_Control2", "0x00031508"].push_back({"Cnt0_Reset_Event", 0, 127});
   coreModuleMap["Performance_Counter0", "0x00031520"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter0_Event_Value", "0x00031580"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1", "0x00031524"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1_Event_Value", "0x00031584"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2", "0x00031528"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2_Event_Value", "0x00031588"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3", "0x0003152C"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3_Event_Value", "0x0003158C"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Reserved0", "0x00030480"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved1", "0x00030490"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved10", "0x00030520"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved11", "0x00030530"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved12", "0x00030540"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved13", "0x00030550"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved14", "0x00030560"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved15", "0x00030570"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved16", "0x00030580"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved17", "0x00030590"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved18", "0x000305A0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved19", "0x000305B0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved2", "0x000304A0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved20", "0x000305C0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved21", "0x000305D0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved22", "0x000305E0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved23", "0x000305F0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved24", "0x00030600"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved25", "0x00030610"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved26", "0x00030620"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved27", "0x00030630"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved28", "0x00030640"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved29", "0x00030650"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved3", "0x000304B0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved30", "0x00030660"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved31", "0x00030670"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved32", "0x00030680"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved33", "0x00030690"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved34", "0x000306A0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved35", "0x000306B0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved36", "0x000306C0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved37", "0x000306D0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved38", "0x000306E0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved39", "0x000306F0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved4", "0x000304C0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved40", "0x00030700"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved41", "0x00030710"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved42", "0x00030720"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved43", "0x00030730"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved44", "0x00030740"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved45", "0x00030750"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved46", "0x00030760"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved47", "0x00030770"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved48", "0x00030780"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved49", "0x00030790"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved5", "0x000304D0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved50", "0x000307A0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved51", "0x000307B0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved52", "0x000307C0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved53", "0x000307D0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved54", "0x000307E0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved55", "0x000307F0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved56", "0x00030B00"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved57", "0x00030B10"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved58", "0x00030B20"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved59", "0x00030B30"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved6", "0x000304E0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved60", "0x00030B40"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved61", "0x00030B50"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved62", "0x00030B60"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved63", "0x00030B70"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved64", "0x00030B80"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved65", "0x00030B90"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved66", "0x00030BA0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved67", "0x00030BB0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved68", "0x00030BC0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved69", "0x00030BD0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved7", "0x000304F0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved70", "0x00030BE0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved71", "0x00030BF0"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved8", "0x00030500"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reserved9", "0x00030510"].push_back({"reserved", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Reset_Event", "0x0003200C"].push_back({"Reset_Event", 0, 127});
   coreModuleMap["Spare_Reg", "0x00036050"].push_back({"Spare_Reg", 0, 65535});
   coreModuleMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x0003FF38"].push_back({"Abort_Period", 0, 15});
   coreModuleMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x0003FF34"].push_back({"Active", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x0003F808"].push_back({"Enable", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_0", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_1", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_1", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_0", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_2", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_3", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_3", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_2", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x0003F818"].push_back({"Enable", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_0", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_1", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_1", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_0", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_2", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_3", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_3", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_2", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Core", 0, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_0", 1, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_1", 2, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control", 3, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"AIE_Trace", 4, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Mem_trace", 5, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Core", 0, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"DMA_0", 1, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"DMA_1", 2, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Tile_Control", 3, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Core0", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Core0", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Trace", "0x0003F15C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Trace", "0x0003F15C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_0", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_0", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_1", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_1", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_0", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_0", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_1", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_1", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_2", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_2", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_3", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_3", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Mem_Trace", "0x0003F160"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Mem_Trace", "0x0003F160"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_0", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_0", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_1", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_1", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_2", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_2", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_3", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_3", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_0", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_0", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_1", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_1", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_2", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_2", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_3", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_3", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_4", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_4", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_5", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_5", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_0", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_0", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_1", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_1", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_2", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_2", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_3", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_3", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_South", 0, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_West", 1, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_North", 2, 1});
   coreModuleMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_East", 3, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"First_Header_Parity_Error", 0, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Second_Header_Parity_Error", 1, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"SLVERR_On_Access", 2, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Tlast_Error", 3, 1});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 127});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   coreModuleMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   coreModuleMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Mode", 0, 3});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 127});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 127});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 127});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
}

void AIE2UsedRegisters::populateMemoryModuleMap() {
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane0", 0, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane1", 1, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane2", 2, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane3", 3, 1});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo2", 16, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo0", 0, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo1", 8, 3});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventB", 8, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventC", 16, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventD", 24, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventA", 0, 127});
   memModuleMap["DMA_BD0_0", "0x0001D000"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD0_0", "0x0001D000"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD0_2", "0x0001D008"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_2", "0x0001D008"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD10_0", "0x0001D140"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD10_0", "0x0001D140"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD10_2", "0x0001D148"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_2", "0x0001D148"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD11_0", "0x0001D160"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD11_0", "0x0001D160"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD11_2", "0x0001D168"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_2", "0x0001D168"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD12_0", "0x0001D180"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD12_0", "0x0001D180"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD12_2", "0x0001D188"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_2", "0x0001D188"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD13_0", "0x0001D1A0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD13_0", "0x0001D1A0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD13_2", "0x0001D1A8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_2", "0x0001D1A8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD14_0", "0x0001D1C0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD14_0", "0x0001D1C0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD14_2", "0x0001D1C8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_2", "0x0001D1C8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD15_0", "0x0001D1E0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD15_0", "0x0001D1E0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD15_2", "0x0001D1E8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_2", "0x0001D1E8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD1_0", "0x0001D020"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD1_0", "0x0001D020"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD1_2", "0x0001D028"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_2", "0x0001D028"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD2_0", "0x0001D040"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD2_0", "0x0001D040"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD2_2", "0x0001D048"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_2", "0x0001D048"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD3_0", "0x0001D060"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD3_0", "0x0001D060"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD3_2", "0x0001D068"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_2", "0x0001D068"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD4_0", "0x0001D080"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD4_0", "0x0001D080"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD4_2", "0x0001D088"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_2", "0x0001D088"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD5_0", "0x0001D0A0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD5_0", "0x0001D0A0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD5_2", "0x0001D0A8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_2", "0x0001D0A8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD6_0", "0x0001D0C0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD6_0", "0x0001D0C0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD6_2", "0x0001D0C8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_2", "0x0001D0C8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD7_0", "0x0001D0E0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD7_0", "0x0001D0E0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD7_2", "0x0001D0E8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_2", "0x0001D0E8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD8_0", "0x0001D100"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD8_0", "0x0001D100"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD8_2", "0x0001D108"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_2", "0x0001D108"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD9_0", "0x0001D120"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD9_0", "0x0001D120"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD9_2", "0x0001D128"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_2", "0x0001D128"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"reserved", 0, 1});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Compression_Enable", 4, 1});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"reserved", 0, 1});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Compression_Enable", 4, 1});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Status", 0, 3});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_TCT", 5, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Status", 0, 3});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_TCT", 5, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"reserved", 0, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"FoT_Mode", 16, 3});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Enable_Out_of_Order", 3, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Decompression_Enable", 4, 1});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"reserved", 0, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"FoT_Mode", 16, 3});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Enable_Out_of_Order", 3, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Decompression_Enable", 4, 1});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_S2MM_Current_Write_Count_0", "0x0001DF18"].push_back({"Current_Write_Count", 0, 16383});
   memModuleMap["DMA_S2MM_Current_Write_Count_1", "0x0001DF1C"].push_back({"Current_Write_Count", 0, 16383});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Write_Count", 0, 262143});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"BD_ID", 24, 63});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Last_in_Task", 30, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Valid", 31, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Write_Count", 0, 262143});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"BD_ID", 24, 63});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Last_in_Task", 30, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Valid", 31, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_BD_Unavailable", 10, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Status", 0, 3});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_BD_Unavailable", 10, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Status", 0, 3});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"Valid", 15, 1});
   memModuleMap["ECC_Scrubbing_Event", "0x00012110"].push_back({"Scrubbing_Event_number", 0, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_Event_1", 16, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_Event_0", 0, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   memModuleMap["Event_Broadcast0", "0x00014010"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast1", "0x00014014"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast10", "0x00014038"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast11", "0x0001403C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast12", "0x00014040"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast13", "0x00014044"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast14", "0x00014048"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast15", "0x0001404C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast2", "0x00014018"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast3", "0x0001401C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast4", "0x00014020"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast5", "0x00014024"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast6", "0x00014028"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast7", "0x0001402C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast8", "0x00014030"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast9", "0x00014034"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast_Block_East_Clr", "0x00014084"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Set", "0x00014080"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Value", "0x00014088"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Clr", "0x00014074"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Set", "0x00014070"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Value", "0x00014078"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Clr", "0x00014054"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Set", "0x00014050"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Value", "0x00014058"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Clr", "0x00014064"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Set", "0x00014060"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Value", "0x00014068"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Generate", "0x00014008"].push_back({"Event", 0, 127});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Sync", 0, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Value_Reached", 1, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt0_Event", 2, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt1_Event", 3, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_0", 4, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_1", 5, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_2", 6, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_3", 7, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Edge_Detection_Event_0", 8, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Edge_Detection_Event_1", 9, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_0", 0, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_1", 1, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_10", 10, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_11", 11, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_12", 12, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_13", 13, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_14", 14, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_15", 15, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_2", 2, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_3", 3, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_4", 4, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_5", 5, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_6", 6, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_7", 7, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_8", 8, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_9", 9, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_start_task", 0, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_start_task", 1, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_finished_task", 10, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_finished_task", 11, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_stream_starvation", 16, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_stream_starvation", 17, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_memory_backpressure", 18, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_memory_backpressure", 19, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_start_task", 2, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_stream_backpressure", 20, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_stream_backpressure", 21, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_memory_starvation", 22, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_memory_starvation", 23, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_start_task", 3, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_finished_BD", 4, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_finished_BD", 5, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_finished_BD", 6, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_finished_BD", 7, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_finished_task", 8, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_finished_task", 9, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_Corrected", 0, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_2bit", 1, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_0_Error", 10, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_1_Error", 11, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_0_Error", 12, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_1_Error", 13, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"Lock_Error", 14, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_Task_Token_Stall", 15, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_1bit", 2, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_2bit", 3, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_2", 4, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_3", 5, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_4", 6, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_5", 7, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_6", 8, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_7", 9, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_acq_eq", 0, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_acq_ge", 1, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_rel", 10, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_equal_to_value", 11, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_acq_eq", 12, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_acq_ge", 13, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_rel", 14, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_equal_to_value", 15, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_acq_eq", 16, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_acq_ge", 17, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_rel", 18, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_equal_to_value", 19, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_rel", 2, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_acq_eq", 20, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_acq_ge", 21, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_rel", 22, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_equal_to_value", 23, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_acq_eq", 24, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_acq_ge", 25, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_rel", 26, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_equal_to_value", 27, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_acq_eq", 28, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_acq_ge", 29, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_equal_to_value", 3, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_rel", 30, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_equal_to_value", 31, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_acq_eq", 4, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_acq_ge", 5, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_rel", 6, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_equal_to_value", 7, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_acq_eq", 8, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_acq_ge", 9, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_0", 0, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_1", 1, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_2", 2, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_3", 3, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_4", 4, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_5", 5, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_6", 6, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_7", 7, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_0", 0, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_1", 1, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_2", 2, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_3", 3, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_0", 0, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_1", 1, 1});
   memModuleMap["Event_Status0", "0x00014200"].push_back({"Event_31_0_Status", 0, 4294967295});
   memModuleMap["Event_Status1", "0x00014204"].push_back({"Event_63_32_Status", 0, 4294967295});
   memModuleMap["Event_Status2", "0x00014208"].push_back({"Event_95_64_Status", 0, 4294967295});
   memModuleMap["Event_Status3", "0x0001420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   memModuleMap["Lock0_value", "0x0001F000"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock10_value", "0x0001F0A0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock11_value", "0x0001F0B0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock12_value", "0x0001F0C0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock13_value", "0x0001F0D0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock14_value", "0x0001F0E0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock15_value", "0x0001F0F0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock1_value", "0x0001F010"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock2_value", "0x0001F020"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock3_value", "0x0001F030"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock4_value", "0x0001F040"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock5_value", "0x0001F050"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock6_value", "0x0001F060"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock7_value", "0x0001F070"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock8_value", "0x0001F080"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock9_value", "0x0001F090"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock_Request", "0x00040000"].push_back({"Request_Result", 0, 1});
   memModuleMap["Locks_Event_Selection_0", "0x0001F100"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_0", "0x0001F100"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_1", "0x0001F104"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_1", "0x0001F104"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_2", "0x0001F108"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_2", "0x0001F108"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_3", "0x0001F10C"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_3", "0x0001F10C"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_4", "0x0001F110"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_4", "0x0001F110"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_5", "0x0001F114"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_5", "0x0001F114"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_6", "0x0001F118"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_6", "0x0001F118"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_7", "0x0001F11C"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_7", "0x0001F11C"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_0", 0, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_1", 1, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_10", 10, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_11", 11, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_12", 12, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_13", 13, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_14", 14, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_15", 15, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_2", 2, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_3", 3, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_4", 4, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_5", 5, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_6", 6, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_7", 7, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_8", 8, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_9", 9, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_0", 0, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_1", 1, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_10", 10, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_11", 11, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_12", 12, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_13", 13, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_14", 14, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_15", 15, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_2", 2, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_3", 3, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_4", 4, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_5", 5, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_6", 6, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_7", 7, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_8", 8, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_9", 9, 1});
   memModuleMap["Memory_Control", "0x00016010"].push_back({"Memory_Zeroisation", 0, 1});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Parity_Error_Detection_Address", 0, 65535});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Valid", 16, 1});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Stop_Event", 8, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Start_Event", 16, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Stop_Event", 24, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Start_Event", 0, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt1_Reset_Event", 8, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt0_Reset_Event", 0, 127});
   memModuleMap["Performance_Counter0", "0x00011020"].push_back({"Counter0_Value", 0, 4294967295});
   memModuleMap["Performance_Counter0_Event_Value", "0x00011080"].push_back({"Counter0_Event_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1", "0x00011024"].push_back({"Counter1_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1_Event_Value", "0x00011084"].push_back({"Counter1_Event_Value", 0, 4294967295});
   memModuleMap["Reserved0", "0x00014210"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved1", "0x00014214"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved2", "0x00014218"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Reserved3", "0x0001421C"].push_back({"reserved", 0, 4294967295});
   memModuleMap["Spare_Reg", "0x00016000"].push_back({"Spare_Reg", 0, 65535});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset_Event", 8, 127});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset", 31, 1});
   memModuleMap["Timer_High", "0x000140FC"].push_back({"TimerHigh", 0, 4294967295});
   memModuleMap["Timer_Low", "0x000140F8"].push_back({"TimerLow", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_High_Value", "0x000140F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_Low_Value", "0x000140F0"].push_back({"TimerTrigLow", 0, 4294967295});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Start_Event", 16, 127});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Stop_Event", 24, 127});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"Packet_Type", 12, 7});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"ID", 0, 31});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event1", 8, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event2", 16, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event3", 24, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event0", 0, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event5", 8, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event6", 16, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event7", 24, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event4", 0, 127});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"Mode", 0, 7});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"State", 8, 3});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Address", 4, 4095});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"WriteStrobes", 20, 15});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Read_Access", 31, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Address", 4, 4095});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"WriteStrobes", 20, 15});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Read_Access", 31, 1});
}

void AIE2UsedRegisters::populateMemoryTileMap() {
   memTileMap["CSSD_Trigger", "0x00096040"].push_back({"Trigger", 0, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane0", 0, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane1", 1, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane2", 2, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane3", 3, 1});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo2", 16, 3});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo0", 0, 3});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo1", 8, 3});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventB", 8, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventC", 16, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventD", 24, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventA", 0, 255});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"D0_Zero_Before", 26, 63});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Zero_Before", 27, 31});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Zero_Before", 27, 15});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D0_Zero_After", 17, 63});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D1_Zero_After", 23, 31});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D2_Zero_After", 28, 15});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"S2MM_Sel1_Channel", 8, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"MM2S_Sel0_Channel", 16, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"MM2S_Sel1_Channel", 24, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"S2MM_Sel0_Channel", 0, 7});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_Current_Write_Count_0", "0x000A06B0"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_1", "0x000A06B4"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_2", "0x000A06B8"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_3", "0x000A06BC"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_4", "0x000A06C0"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_5", "0x000A06C4"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["ECC_Failing_Address", "0x00092120"].push_back({"ECC_Error_Detection_Address", 0, 524287});
   memTileMap["ECC_Failing_Address", "0x00092120"].push_back({"Valid", 19, 1});
   memTileMap["ECC_Scrubbing_Event", "0x00092110"].push_back({"Scrubbing_Event_Number", 0, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_Event_1", 16, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_Event_0", 0, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   memTileMap["Event_Broadcast0", "0x00094010"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast1", "0x00094014"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast10", "0x00094038"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast11", "0x0009403C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast12", "0x00094040"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast13", "0x00094044"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast14", "0x00094048"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast15", "0x0009404C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast2", "0x00094018"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast3", "0x0009401C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast4", "0x00094020"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast5", "0x00094024"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast6", "0x00094028"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast7", "0x0009402C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast8", "0x00094030"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast9", "0x00094034"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast_A_Block_East_Clr", "0x00094084"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_East_Set", "0x00094080"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_East_Value", "0x00094088"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Clr", "0x00094074"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Set", "0x00094070"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Value", "0x00094078"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Clr", "0x00094054"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Set", "0x00094050"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Value", "0x00094058"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Clr", "0x00094064"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Set", "0x00094060"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Value", "0x00094068"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Clr", "0x000940C4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Set", "0x000940C0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Value", "0x000940C8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Clr", "0x000940B4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Set", "0x000940B0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Value", "0x000940B8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Clr", "0x00094094"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Set", "0x00094090"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Value", "0x00094098"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Clr", "0x000940A4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Set", "0x000940A0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Value", "0x000940A8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Generate", "0x00094008"].push_back({"Event", 0, 255});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Timer_Sync", 0, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Timer_Value_Reached", 1, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Edge_Detection_Event_0", 10, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Edge_Detection_Event_1", 11, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt0_Event", 2, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt1_Event", 3, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt2_Event", 4, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt3_Event", 5, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_0", 6, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_1", 7, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_2", 8, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_3", 9, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_0", 0, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_1", 1, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_10", 10, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_11", 11, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_12", 12, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_13", 13, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_14", 14, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_15", 15, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_2", 2, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_3", 3, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_4", 4, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_5", 5, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_6", 6, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_7", 7, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_8", 8, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_9", 9, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_start_task", 0, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_start_task", 1, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_finished_task", 10, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_finished_task", 11, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_stalled_lock_acquire", 12, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_stalled_lock_acquire", 13, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_stalled_lock_acquire", 14, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_stalled_lock_acquire", 15, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_stream_starvation", 16, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_stream_starvation", 17, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_stream_backpressure", 18, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_stream_backpressure", 19, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_start_task", 2, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_memory_backpressure", 20, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_memory_backpressure", 21, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_memory_starvation", 22, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_memory_starvation", 23, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_start_task", 3, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_finished_BD", 4, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_finished_BD", 5, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_finished_BD", 6, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_finished_BD", 7, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_finished_task", 8, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_finished_task", 9, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_Scrub_Corrected", 0, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_Scrub_2bit", 1, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Lock_Error", 10, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_Task_Token_Stall", 11, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_1bit", 2, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_2bit", 3, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_S2MM_Error", 4, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_MM2S_Error", 5, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Stream_Switch_Port_Parity_Error", 6, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Stream_Pkt_Parity_Error", 7, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Control_Pkt_Error", 8, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"AXI_MM_Slave_Error", 9, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_acq_eq", 0, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_acq_ge", 1, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_rel", 10, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_equal_to_value", 11, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_acq_eq", 12, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_acq_ge", 13, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_rel", 14, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_equal_to_value", 15, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_acq_eq", 16, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_acq_ge", 17, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_rel", 18, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_equal_to_value", 19, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_rel", 2, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_acq_eq", 20, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_acq_ge", 21, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_rel", 22, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_equal_to_value", 23, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_acq_eq", 24, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_acq_ge", 25, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_rel", 26, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_equal_to_value", 27, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_acq_eq", 28, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_acq_ge", 29, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_equal_to_value", 3, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_rel", 30, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_equal_to_value", 31, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_acq_eq", 4, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_acq_ge", 5, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_rel", 6, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_equal_to_value", 7, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_acq_eq", 8, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_acq_ge", 9, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_0", 0, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_1", 1, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_10", 10, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_11", 11, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_12", 12, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_13", 13, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_14", 14, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_15", 15, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_2", 2, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_3", 3, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_4", 4, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_5", 5, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_6", 6, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_7", 7, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_8", 8, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_9", 9, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_0", 0, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_0", 1, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_2", 10, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_2", 11, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_3", 12, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_3", 13, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_3", 14, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_3", 15, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_4", 16, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_4", 17, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_4", 18, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_4", 19, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_0", 2, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_5", 20, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_5", 21, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_5", 22, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_5", 23, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_6", 24, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_6", 25, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_6", 26, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_6", 27, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_7", 28, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_7", 29, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_0", 3, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_7", 30, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_7", 31, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_1", 4, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_1", 5, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_1", 6, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_1", 7, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_2", 8, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_2", 9, 1});
   memTileMap["Event_Group_User_Event_Enable", "0x00094520"].push_back({"User_Event_0", 0, 1});
   memTileMap["Event_Group_User_Event_Enable", "0x00094520"].push_back({"User_Event_1", 1, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_0", 0, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_1", 1, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_2", 2, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_3", 3, 1});
   memTileMap["Event_Status0", "0x00094200"].push_back({"Event_31_0_Status", 0, 4294967295});
   memTileMap["Event_Status1", "0x00094204"].push_back({"Event_63_32_Status", 0, 4294967295});
   memTileMap["Event_Status2", "0x00094208"].push_back({"Event_95_64_Status", 0, 4294967295});
   memTileMap["Event_Status3", "0x0009420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   memTileMap["Event_Status4", "0x00094210"].push_back({"Event_159_128_Status", 0, 4294967295});
   memTileMap["Event_Status5", "0x00094214"].push_back({"Event_191_160_Status", 0, 4294967295});
   memTileMap["Lock0_value", "0x000C0000"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock10_value", "0x000C00A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock11_value", "0x000C00B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock12_value", "0x000C00C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock13_value", "0x000C00D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock14_value", "0x000C00E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock15_value", "0x000C00F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock16_value", "0x000C0100"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock17_value", "0x000C0110"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock18_value", "0x000C0120"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock19_value", "0x000C0130"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock1_value", "0x000C0010"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock20_value", "0x000C0140"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock21_value", "0x000C0150"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock22_value", "0x000C0160"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock23_value", "0x000C0170"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock24_value", "0x000C0180"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock25_value", "0x000C0190"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock26_value", "0x000C01A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock27_value", "0x000C01B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock28_value", "0x000C01C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock29_value", "0x000C01D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock2_value", "0x000C0020"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock30_value", "0x000C01E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock31_value", "0x000C01F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock32_value", "0x000C0200"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock33_value", "0x000C0210"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock34_value", "0x000C0220"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock35_value", "0x000C0230"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock36_value", "0x000C0240"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock37_value", "0x000C0250"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock38_value", "0x000C0260"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock39_value", "0x000C0270"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock3_value", "0x000C0030"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock40_value", "0x000C0280"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock41_value", "0x000C0290"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock42_value", "0x000C02A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock43_value", "0x000C02B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock44_value", "0x000C02C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock45_value", "0x000C02D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock46_value", "0x000C02E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock47_value", "0x000C02F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock48_value", "0x000C0300"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock49_value", "0x000C0310"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock4_value", "0x000C0040"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock50_value", "0x000C0320"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock51_value", "0x000C0330"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock52_value", "0x000C0340"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock53_value", "0x000C0350"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock54_value", "0x000C0360"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock55_value", "0x000C0370"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock56_value", "0x000C0380"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock57_value", "0x000C0390"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock58_value", "0x000C03A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock59_value", "0x000C03B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock5_value", "0x000C0050"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock60_value", "0x000C03C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock61_value", "0x000C03D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock62_value", "0x000C03E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock63_value", "0x000C03F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock6_value", "0x000C0060"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock7_value", "0x000C0070"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock8_value", "0x000C0080"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock9_value", "0x000C0090"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock_Request", "0x000D0000"].push_back({"Request_Result", 0, 1});
   memTileMap["Locks_Event_Selection_0", "0x000C0400"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_0", "0x000C0400"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_1", "0x000C0404"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_1", "0x000C0404"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_2", "0x000C0408"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_2", "0x000C0408"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_3", "0x000C040C"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_3", "0x000C040C"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_4", "0x000C0410"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_4", "0x000C0410"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_5", "0x000C0414"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_5", "0x000C0414"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_6", "0x000C0418"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_6", "0x000C0418"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_7", "0x000C041C"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_7", "0x000C041C"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_0", 0, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_1", 1, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_10", 10, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_11", 11, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_12", 12, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_13", 13, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_14", 14, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_15", 15, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_16", 16, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_17", 17, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_18", 18, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_19", 19, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_2", 2, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_20", 20, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_21", 21, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_22", 22, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_23", 23, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_24", 24, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_25", 25, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_26", 26, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_27", 27, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_28", 28, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_29", 29, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_3", 3, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_30", 30, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_31", 31, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_4", 4, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_5", 5, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_6", 6, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_7", 7, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_8", 8, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_9", 9, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_32", 0, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_33", 1, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_42", 10, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_43", 11, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_44", 12, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_45", 13, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_46", 14, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_47", 15, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_48", 16, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_49", 17, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_50", 18, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_51", 19, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_34", 2, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_52", 20, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_53", 21, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_54", 22, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_55", 23, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_56", 24, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_57", 25, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_58", 26, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_59", 27, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_60", 28, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_61", 29, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_35", 3, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_62", 30, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_63", 31, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_36", 4, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_37", 5, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_38", 6, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_39", 7, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_40", 8, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_41", 9, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_0", 0, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_1", 1, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_10", 10, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_11", 11, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_12", 12, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_13", 13, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_14", 14, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_15", 15, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_16", 16, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_17", 17, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_18", 18, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_19", 19, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_2", 2, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_20", 20, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_21", 21, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_22", 22, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_23", 23, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_24", 24, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_25", 25, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_26", 26, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_27", 27, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_28", 28, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_29", 29, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_3", 3, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_30", 30, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_31", 31, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_4", 4, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_5", 5, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_6", 6, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_7", 7, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_8", 8, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_9", 9, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_32", 0, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_33", 1, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_42", 10, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_43", 11, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_44", 12, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_45", 13, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_46", 14, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_47", 15, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_48", 16, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_49", 17, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_50", 18, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_51", 19, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_34", 2, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_52", 20, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_53", 21, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_54", 22, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_55", 23, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_56", 24, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_57", 25, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_58", 26, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_59", 27, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_60", 28, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_61", 29, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_35", 3, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_62", 30, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_63", 31, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_36", 4, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_37", 5, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_38", 6, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_39", 7, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_40", 8, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_41", 9, 1});
   memTileMap["Memory_Control", "0x00096048"].push_back({"Memory_Zeroisation", 0, 1});
   memTileMap["Memory_Control", "0x00096048"].push_back({"Memory_Interleaving", 1, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Memory_Module_Clock_Enable", 1, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Stream_Switch_Adaptive_Clock_Gate", 4, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"DMA_Adaptive_Clock_Gate", 5, 1});
   memTileMap["Module_Reset_Control", "0x000FFF10"].push_back({"Stream_Switch_Reset", 0, 1});
   memTileMap["Module_Reset_Control", "0x000FFF10"].push_back({"Memory_Reset", 1, 1});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt0_Stop_Event", 8, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt1_Start_Event", 16, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt1_Stop_Event", 24, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt0_Start_Event", 0, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt2_Stop_Event", 8, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt3_Start_Event", 16, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt3_Stop_Event", 24, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt2_Start_Event", 0, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt1_Reset_Event", 8, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt2_Reset_Event", 16, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt3_Reset_Event", 24, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt0_Reset_Event", 0, 255});
   memTileMap["Performance_Counter0", "0x00091020"].push_back({"Counter0_Value", 0, 4294967295});
   memTileMap["Performance_Counter0_Event_Value", "0x00091080"].push_back({"Counter0_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter1", "0x00091024"].push_back({"Counter1_Value", 0, 4294967295});
   memTileMap["Performance_Counter1_Event_Value", "0x00091084"].push_back({"Counter1_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter2", "0x00091028"].push_back({"Counter2_Value", 0, 4294967295});
   memTileMap["Performance_Counter2_Event_Value", "0x00091088"].push_back({"Counter2_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter3", "0x0009102C"].push_back({"Counter3_Value", 0, 4294967295});
   memTileMap["Performance_Counter3_Event_Value", "0x0009108C"].push_back({"Counter3_Event_Value", 0, 4294967295});
   memTileMap["Reserved0", "0x00094220"].push_back({"reserved", 0, 4294967295});
   memTileMap["Reserved1", "0x00094224"].push_back({"reserved", 0, 4294967295});
   memTileMap["Reserved2", "0x00094228"].push_back({"reserved", 0, 4294967295});
   memTileMap["Reserved3", "0x0009422C"].push_back({"reserved", 0, 4294967295});
   memTileMap["Spare_Reg", "0x00096000"].push_back({"Spare_Reg", 0, 65535});
   memTileMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x000B0F38"].push_back({"Abort_Period", 0, 15});
   memTileMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x000B0F34"].push_back({"Active", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x000B0808"].push_back({"Enable", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Packet_Count_0", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Slave_ID_1", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Packet_Count_1", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Slave_ID_0", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Packet_Count_2", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Slave_ID_3", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Packet_Count_3", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Slave_ID_2", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x000B0818"].push_back({"Enable", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Packet_Count_0", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Slave_ID_1", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Packet_Count_1", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Slave_ID_0", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Packet_Count_2", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Slave_ID_3", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Packet_Count_3", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Slave_ID_2", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_1_ID", 8, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_1_Master_Slave", 13, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_2_ID", 16, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_2_Master_Slave", 21, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_3_ID", 24, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_3_Master_Slave", 29, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_0_ID", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_0_Master_Slave", 5, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_5_ID", 8, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_5_Master_Slave", 13, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_6_ID", 16, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_6_Master_Slave", 21, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_7_ID", 24, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_7_Master_Slave", 29, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_4_ID", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_4_Master_Slave", 5, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_0", 0, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_1", 1, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_2", 2, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_3", 3, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_4", 4, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_5", 5, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Tile_Control", 6, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Mem_trace", 7, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_0", 0, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_1", 1, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_2", 2, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_3", 3, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_4", 4, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_5", 5, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"Tile_Control", 6, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_0", "0x000B0100"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_0", "0x000B0100"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_1", "0x000B0104"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_1", "0x000B0104"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_2", "0x000B0108"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_2", "0x000B0108"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_3", "0x000B010C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_3", "0x000B010C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_4", "0x000B0110"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_4", "0x000B0110"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_5", "0x000B0114"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_5", "0x000B0114"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_0", "0x000B0134"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_0", "0x000B0134"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_1", "0x000B0138"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_1", "0x000B0138"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_2", "0x000B013C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_2", "0x000B013C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_3", "0x000B0140"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_3", "0x000B0140"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_0", "0x000B011C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_0", "0x000B011C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_1", "0x000B0120"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_1", "0x000B0120"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_2", "0x000B0124"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_2", "0x000B0124"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_3", "0x000B0128"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_3", "0x000B0128"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_4", "0x000B012C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_4", "0x000B012C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_5", "0x000B0130"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_5", "0x000B0130"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x000B0118"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x000B0118"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_Trace", "0x000B0144"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_Trace", "0x000B0144"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"enable", 8, 1});
   memTileMap["Tile_Control", "0x00096030"].push_back({"Isolate_From_South", 0, 1});
   memTileMap["Tile_Control", "0x00096030"].push_back({"Isolate_From_West", 1, 1});
   memTileMap["Tile_Control", "0x00096030"].push_back({"Isolate_From_North", 2, 1});
   memTileMap["Tile_Control", "0x00096030"].push_back({"Isolate_From_East", 3, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"First_Header_Parity_Error", 0, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"Second_Header_Parity_Error", 1, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"SLVERR_On_Access", 2, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"Tlast_Error", 3, 1});
   memTileMap["Timer_Control", "0x00094000"].push_back({"Reset_Event", 8, 255});
   memTileMap["Timer_Control", "0x00094000"].push_back({"Reset", 31, 1});
   memTileMap["Timer_High", "0x000940FC"].push_back({"TimerHigh", 0, 4294967295});
   memTileMap["Timer_Low", "0x000940F8"].push_back({"TimerLow", 0, 4294967295});
   memTileMap["Timer_Trig_Event_High_Value", "0x000940F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   memTileMap["Timer_Trig_Event_Low_Value", "0x000940F0"].push_back({"TimerTrigLow", 0, 4294967295});
   memTileMap["Trace_Control0", "0x000940D0"].push_back({"Trace_Start_Event", 16, 255});
   memTileMap["Trace_Control0", "0x000940D0"].push_back({"Trace_Stop_Event", 24, 255});
   memTileMap["Trace_Control1", "0x000940D4"].push_back({"Packet_Type", 12, 7});
   memTileMap["Trace_Control1", "0x000940D4"].push_back({"ID", 0, 31});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event1", 8, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event2", 16, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event3", 24, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event0", 0, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event5", 8, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event6", 16, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event7", 24, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event4", 0, 255});
   memTileMap["Trace_Status", "0x000940D8"].push_back({"Mode", 0, 7});
   memTileMap["Trace_Status", "0x000940D8"].push_back({"State", 8, 3});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Address", 4, 32767});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"WriteStrobes", 20, 15});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Address", 4, 32767});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"WriteStrobes", 20, 15});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Address", 4, 32767});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"WriteStrobes", 20, 15});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Address", 4, 32767});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"WriteStrobes", 20, 15});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Read_Access", 29, 1});
}

void AIE2UsedRegisters::populateShimTileMap() {
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Trigger", 0, 1});
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Clear", 4, 1});
   shimTileMap["BISR_cache_data0", "0x00036010"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data1", "0x00036014"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data2", "0x00036018"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data3", "0x0003601C"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Done", 0, 1});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Pass", 1, 1});
   shimTileMap["BISR_test_data0", "0x00036020"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data1", "0x00036024"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data2", "0x00036028"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data3", "0x0003602C"].push_back({"Data", 0, 4294967295});
   shimTileMap["CSSD_Trigger", "0x000FFF24"].push_back({"Trigger", 0, 1});
   shimTileMap["Column_Clock_Control", "0x000FFF20"].push_back({"Clock_Buffer_Enable", 0, 1});
   shimTileMap["Column_Reset_Control", "0x000FFF28"].push_back({"Reset", 0, 1});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 127});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 127});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"First_Header_Parity_Error", 0, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Second_Header_Parity_Error", 1, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"SLVERR_On_Access", 2, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Tlast_Error", 3, 1});
   shimTileMap["DMA_BD0_0", "0x0001D000"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD0_1", "0x0001D004"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD0_1", "0x0001D004"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD0_2", "0x0001D008"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD0_2", "0x0001D008"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD0_2", "0x0001D008"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD0_2", "0x0001D008"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD0_2", "0x0001D008"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD0_3", "0x0001D00C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_3", "0x0001D00C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD0_3", "0x0001D00C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD0_4", "0x0001D010"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_4", "0x0001D010"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD0_4", "0x0001D010"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD0_5", "0x0001D014"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_5", "0x0001D014"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD0_5", "0x0001D014"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD0_5", "0x0001D014"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD0_6", "0x0001D018"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_6", "0x0001D018"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD0_6", "0x0001D018"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD0_7", "0x0001D01C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD10_0", "0x0001D140"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD10_1", "0x0001D144"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD10_1", "0x0001D144"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD10_2", "0x0001D148"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD10_2", "0x0001D148"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD10_2", "0x0001D148"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD10_2", "0x0001D148"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD10_2", "0x0001D148"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD10_3", "0x0001D14C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_3", "0x0001D14C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD10_3", "0x0001D14C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD10_4", "0x0001D150"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_4", "0x0001D150"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD10_4", "0x0001D150"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD10_5", "0x0001D154"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_5", "0x0001D154"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD10_5", "0x0001D154"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD10_5", "0x0001D154"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD10_6", "0x0001D158"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_6", "0x0001D158"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD10_6", "0x0001D158"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD10_7", "0x0001D15C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD11_0", "0x0001D160"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD11_1", "0x0001D164"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD11_1", "0x0001D164"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD11_2", "0x0001D168"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD11_2", "0x0001D168"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD11_2", "0x0001D168"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD11_2", "0x0001D168"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD11_2", "0x0001D168"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD11_3", "0x0001D16C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_3", "0x0001D16C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD11_3", "0x0001D16C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD11_4", "0x0001D170"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_4", "0x0001D170"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD11_4", "0x0001D170"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD11_5", "0x0001D174"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_5", "0x0001D174"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD11_5", "0x0001D174"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD11_5", "0x0001D174"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD11_6", "0x0001D178"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_6", "0x0001D178"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD11_6", "0x0001D178"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD11_7", "0x0001D17C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD12_0", "0x0001D180"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD12_1", "0x0001D184"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD12_1", "0x0001D184"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD12_2", "0x0001D188"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD12_2", "0x0001D188"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD12_2", "0x0001D188"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD12_2", "0x0001D188"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD12_2", "0x0001D188"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD12_3", "0x0001D18C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_3", "0x0001D18C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD12_3", "0x0001D18C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD12_4", "0x0001D190"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_4", "0x0001D190"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD12_4", "0x0001D190"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD12_5", "0x0001D194"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_5", "0x0001D194"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD12_5", "0x0001D194"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD12_5", "0x0001D194"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD12_6", "0x0001D198"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_6", "0x0001D198"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD12_6", "0x0001D198"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD12_7", "0x0001D19C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD13_0", "0x0001D1A0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD13_1", "0x0001D1A4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD13_2", "0x0001D1A8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD13_2", "0x0001D1A8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD13_2", "0x0001D1A8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD13_2", "0x0001D1A8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD13_2", "0x0001D1A8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD13_3", "0x0001D1AC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD13_4", "0x0001D1B0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_4", "0x0001D1B0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD13_5", "0x0001D1B4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_5", "0x0001D1B4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD13_5", "0x0001D1B4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD13_5", "0x0001D1B4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD13_6", "0x0001D1B8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_6", "0x0001D1B8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD13_6", "0x0001D1B8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD13_7", "0x0001D1BC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD14_0", "0x0001D1C0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD14_1", "0x0001D1C4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD14_2", "0x0001D1C8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD14_2", "0x0001D1C8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD14_2", "0x0001D1C8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD14_2", "0x0001D1C8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD14_2", "0x0001D1C8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD14_3", "0x0001D1CC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD14_4", "0x0001D1D0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_4", "0x0001D1D0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD14_5", "0x0001D1D4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_5", "0x0001D1D4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD14_5", "0x0001D1D4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD14_5", "0x0001D1D4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD14_6", "0x0001D1D8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_6", "0x0001D1D8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD14_6", "0x0001D1D8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD14_7", "0x0001D1DC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD15_0", "0x0001D1E0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD15_1", "0x0001D1E4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD15_2", "0x0001D1E8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD15_2", "0x0001D1E8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD15_2", "0x0001D1E8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD15_2", "0x0001D1E8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD15_2", "0x0001D1E8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD15_3", "0x0001D1EC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD15_4", "0x0001D1F0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_4", "0x0001D1F0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD15_5", "0x0001D1F4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_5", "0x0001D1F4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD15_5", "0x0001D1F4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD15_5", "0x0001D1F4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD15_6", "0x0001D1F8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_6", "0x0001D1F8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD15_6", "0x0001D1F8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD15_7", "0x0001D1FC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD1_0", "0x0001D020"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD1_1", "0x0001D024"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD1_1", "0x0001D024"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD1_2", "0x0001D028"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD1_2", "0x0001D028"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD1_2", "0x0001D028"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD1_2", "0x0001D028"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD1_2", "0x0001D028"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD1_3", "0x0001D02C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_3", "0x0001D02C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD1_3", "0x0001D02C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD1_4", "0x0001D030"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_4", "0x0001D030"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD1_4", "0x0001D030"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD1_5", "0x0001D034"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_5", "0x0001D034"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD1_5", "0x0001D034"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD1_5", "0x0001D034"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD1_6", "0x0001D038"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_6", "0x0001D038"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD1_6", "0x0001D038"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD1_7", "0x0001D03C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD2_0", "0x0001D040"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD2_1", "0x0001D044"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD2_1", "0x0001D044"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD2_2", "0x0001D048"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD2_2", "0x0001D048"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD2_2", "0x0001D048"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD2_2", "0x0001D048"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD2_2", "0x0001D048"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD2_3", "0x0001D04C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_3", "0x0001D04C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD2_3", "0x0001D04C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD2_4", "0x0001D050"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_4", "0x0001D050"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD2_4", "0x0001D050"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD2_5", "0x0001D054"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_5", "0x0001D054"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD2_5", "0x0001D054"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD2_5", "0x0001D054"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD2_6", "0x0001D058"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_6", "0x0001D058"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD2_6", "0x0001D058"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD2_7", "0x0001D05C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD3_0", "0x0001D060"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD3_1", "0x0001D064"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD3_1", "0x0001D064"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD3_2", "0x0001D068"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD3_2", "0x0001D068"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD3_2", "0x0001D068"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD3_2", "0x0001D068"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD3_2", "0x0001D068"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD3_3", "0x0001D06C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_3", "0x0001D06C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD3_3", "0x0001D06C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD3_4", "0x0001D070"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_4", "0x0001D070"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD3_4", "0x0001D070"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD3_5", "0x0001D074"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_5", "0x0001D074"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD3_5", "0x0001D074"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD3_5", "0x0001D074"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD3_6", "0x0001D078"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_6", "0x0001D078"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD3_6", "0x0001D078"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD3_7", "0x0001D07C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD4_0", "0x0001D080"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD4_1", "0x0001D084"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD4_1", "0x0001D084"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD4_2", "0x0001D088"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD4_2", "0x0001D088"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD4_2", "0x0001D088"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD4_2", "0x0001D088"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD4_2", "0x0001D088"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD4_3", "0x0001D08C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_3", "0x0001D08C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD4_3", "0x0001D08C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD4_4", "0x0001D090"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_4", "0x0001D090"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD4_4", "0x0001D090"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD4_5", "0x0001D094"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_5", "0x0001D094"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD4_5", "0x0001D094"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD4_5", "0x0001D094"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD4_6", "0x0001D098"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_6", "0x0001D098"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD4_6", "0x0001D098"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD4_7", "0x0001D09C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD5_0", "0x0001D0A0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD5_1", "0x0001D0A4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD5_2", "0x0001D0A8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD5_2", "0x0001D0A8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD5_2", "0x0001D0A8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD5_2", "0x0001D0A8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD5_2", "0x0001D0A8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD5_3", "0x0001D0AC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD5_4", "0x0001D0B0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_4", "0x0001D0B0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD5_5", "0x0001D0B4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_5", "0x0001D0B4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD5_5", "0x0001D0B4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD5_5", "0x0001D0B4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD5_6", "0x0001D0B8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_6", "0x0001D0B8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD5_6", "0x0001D0B8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD5_7", "0x0001D0BC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD6_0", "0x0001D0C0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD6_1", "0x0001D0C4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD6_2", "0x0001D0C8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD6_2", "0x0001D0C8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD6_2", "0x0001D0C8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD6_2", "0x0001D0C8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD6_2", "0x0001D0C8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD6_3", "0x0001D0CC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD6_4", "0x0001D0D0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_4", "0x0001D0D0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD6_5", "0x0001D0D4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_5", "0x0001D0D4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD6_5", "0x0001D0D4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD6_5", "0x0001D0D4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD6_6", "0x0001D0D8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_6", "0x0001D0D8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD6_6", "0x0001D0D8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD6_7", "0x0001D0DC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD7_0", "0x0001D0E0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD7_1", "0x0001D0E4"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD7_2", "0x0001D0E8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD7_2", "0x0001D0E8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD7_2", "0x0001D0E8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD7_2", "0x0001D0E8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD7_2", "0x0001D0E8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD7_3", "0x0001D0EC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD7_4", "0x0001D0F0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_4", "0x0001D0F0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD7_5", "0x0001D0F4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_5", "0x0001D0F4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD7_5", "0x0001D0F4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD7_5", "0x0001D0F4"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD7_6", "0x0001D0F8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_6", "0x0001D0F8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD7_6", "0x0001D0F8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD7_7", "0x0001D0FC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD8_0", "0x0001D100"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD8_1", "0x0001D104"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD8_1", "0x0001D104"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD8_2", "0x0001D108"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD8_2", "0x0001D108"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD8_2", "0x0001D108"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD8_2", "0x0001D108"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD8_2", "0x0001D108"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD8_3", "0x0001D10C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_3", "0x0001D10C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD8_3", "0x0001D10C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD8_4", "0x0001D110"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_4", "0x0001D110"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD8_4", "0x0001D110"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD8_5", "0x0001D114"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_5", "0x0001D114"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD8_5", "0x0001D114"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD8_5", "0x0001D114"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD8_6", "0x0001D118"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_6", "0x0001D118"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD8_6", "0x0001D118"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD8_7", "0x0001D11C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD9_0", "0x0001D120"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD9_1", "0x0001D124"].push_back({"reserved", 0, 3});
   shimTileMap["DMA_BD9_1", "0x0001D124"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD9_2", "0x0001D128"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD9_2", "0x0001D128"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD9_2", "0x0001D128"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD9_2", "0x0001D128"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD9_2", "0x0001D128"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD9_3", "0x0001D12C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_3", "0x0001D12C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD9_3", "0x0001D12C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD9_4", "0x0001D130"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_4", "0x0001D130"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD9_4", "0x0001D130"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD9_5", "0x0001D134"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_5", "0x0001D134"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD9_5", "0x0001D134"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD9_5", "0x0001D134"].push_back({"SMID", 28, 15});
   shimTileMap["DMA_BD9_6", "0x0001D138"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_6", "0x0001D138"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD9_6", "0x0001D138"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD9_7", "0x0001D13C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D210"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D210"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x0001D210"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x0001D214"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x0001D214"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x0001D214"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D218"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D218"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x0001D218"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0001D21C"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0001D21C"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0001D21C"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Status", 0, 3});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x0001D228"].push_back({"Stalled_TCT", 5, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Status", 0, 3});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0001D22C"].push_back({"Stalled_TCT", 5, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D200"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D200"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D200"].push_back({"FoT_Mode", 16, 3});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D200"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x0001D200"].push_back({"Enable_Out_of_Order", 3, 1});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x0001D204"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x0001D204"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x0001D204"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D208"].push_back({"Pause_Mem", 1, 1});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D208"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D208"].push_back({"FoT_Mode", 16, 3});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D208"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x0001D208"].push_back({"Enable_Out_of_Order", 3, 1});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0001D20C"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0001D20C"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0001D20C"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_S2MM_Current_Write_Count_0", "0x0001D230"].push_back({"Current_Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_Current_Write_Count_1", "0x0001D234"].push_back({"Current_Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001D238"].push_back({"Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001D238"].push_back({"BD_ID", 24, 63});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001D238"].push_back({"Last_in_Task", 30, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001D238"].push_back({"Valid", 31, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001D23C"].push_back({"Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001D23C"].push_back({"BD_ID", 24, 63});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001D23C"].push_back({"Last_in_Task", 30, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001D23C"].push_back({"Valid", 31, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Error_BD_Unavailable", 10, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Status", 0, 3});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Stalled_Stream_Starvation", 4, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x0001D220"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Error_BD_Unavailable", 10, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Status", 0, 3});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Stalled_Stream_Starvation", 4, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x0001D224"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South5", 10, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South2", 4, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South3", 6, 3});
   shimTileMap["Demux_Config", "0x0001F004"].push_back({"South4", 8, 3});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_1", 16, 127});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_0", 0, 127});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   shimTileMap["Event_Broadcast0_A", "0x00034010"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast10_A", "0x00034038"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast11_A", "0x0003403C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast12_A", "0x00034040"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast13_A", "0x00034044"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast14_A", "0x00034048"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast15_A", "0x0003404C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast1_A", "0x00034014"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast2_A", "0x00034018"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast3_A", "0x0003401C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast4_A", "0x00034020"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast5_A", "0x00034024"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast6_A", "0x00034028"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast7_A", "0x0003402C"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast8_A", "0x00034030"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast9_A", "0x00034034"].push_back({"Event", 0, 127});
   shimTileMap["Event_Broadcast_A_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Clr", "0x000340C4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Set", "0x000340C0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Value", "0x000340C8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Clr", "0x000340B4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Set", "0x000340B0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Value", "0x000340B8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Clr", "0x00034094"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Set", "0x00034090"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Value", "0x00034098"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Clr", "0x000340A4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Set", "0x000340A0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Value", "0x000340A8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 127});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 4, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 5, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 6, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 7, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_0", 8, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_1", 9, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_0", 0, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_1", 1, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_10", 10, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_11", 11, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_12", 12, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_13", 13, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_14", 14, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_15", 15, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_2", 2, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_3", 3, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_4", 4, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_5", 5, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_6", 6, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_7", 7, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_8", 8, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x00034514"].push_back({"Broadcast_A_9", 9, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_start_task", 0, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_start_task", 1, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_finished_task", 10, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_finished_task", 11, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_stream_starvation", 16, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_stream_starvation", 17, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_memory_backpressure", 18, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_memory_backpressure", 19, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_start_task", 2, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_stream_backpressure", 20, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_stream_backpressure", 21, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_memory_starvation", 22, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_memory_starvation", 23, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_start_task", 3, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_finished_BD", 4, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_finished_BD", 5, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_0_finished_BD", 6, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_MM2S_1_finished_BD", 7, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_0_finished_task", 8, 1});
   shimTileMap["Event_Group_DMA_Activity_Enable", "0x00034504"].push_back({"DMA_S2MM_1_finished_task", 9, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Slave_Tile_Error", 0, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"Control_Pkt_Error", 1, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"Lock_Error", 10, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_Task_Token_Stall", 11, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"Stream_Switch_Port_Parity_Error", 2, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Decode_NSU_Error", 3, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Slave_NSU_Error", 4, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Unsupported_Traffic", 5, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Unsecure_Access_in_Secure_Mode", 6, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"AXI_MM_Byte_Strobe_Error", 7, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_S2MM_Error", 8, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x0003450C"].push_back({"DMA_MM2S_Error", 9, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel0_acq_eq", 0, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel0_acq_ge", 1, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel2_rel", 10, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel2_equal_to_value", 11, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel3_acq_eq", 12, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel3_acq_ge", 13, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel3_rel", 14, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel3_equal_to_value", 15, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel4_acq_eq", 16, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel4_acq_ge", 17, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel4_rel", 18, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel4_equal_to_value", 19, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel0_rel", 2, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel5_acq_eq", 20, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel5_acq_ge", 21, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel5_rel", 22, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel5_equal_to_value", 23, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel0_equal_to_value", 3, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel1_acq_eq", 4, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel1_acq_ge", 5, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel1_rel", 6, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel1_equal_to_value", 7, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel2_acq_eq", 8, 1});
   shimTileMap["Event_Group_Lock_Enable", "0x00034508"].push_back({"Lock_Sel2_acq_ge", 9, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_0", 0, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_0", 1, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_2", 10, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_2", 11, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_3", 12, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_3", 13, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_3", 14, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_3", 15, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_4", 16, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_4", 17, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_4", 18, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_4", 19, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_0", 2, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_5", 20, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_5", 21, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_5", 22, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_5", 23, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_6", 24, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_6", 25, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_6", 26, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_6", 27, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_7", 28, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_7", 29, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_0", 3, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_7", 30, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_7", 31, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_1", 4, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_1", 5, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Stalled_1", 6, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_TLAST_1", 7, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Idle_2", 8, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034510"].push_back({"Port_Running_2", 9, 1});
   shimTileMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   shimTileMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   shimTileMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   shimTileMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_clear", "0x0003501C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_set", "0x00035018"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_value", "0x00035020"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_clear", "0x0003504C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_set", "0x00035048"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_value", "0x00035050"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_disable_A", "0x00035008"].push_back({"Disable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_disable_B", "0x00035038"].push_back({"Disable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_A", "0x00035004"].push_back({"Enable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_B", "0x00035034"].push_back({"Enable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event1", 8, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event2", 16, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event3", 24, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event0", 0, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event1", 8, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event2", 16, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event3", 24, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event0", 0, 127});
   shimTileMap["Interrupt_controller_1st_level_irq_no_A", "0x00035010"].push_back({"Irq_no_A", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_irq_no_B", "0x00035040"].push_back({"Irq_no_B", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_mask_A", "0x00035000"].push_back({"IRQ_Mask_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_mask_B", "0x00035030"].push_back({"IRQ_Mask_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_A", "0x0003500C"].push_back({"Status_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_B", "0x0003503C"].push_back({"Status_B", 0, 1048575});
   shimTileMap["Interrupt_controller_2nd_level_disable", "0x00015008"].push_back({"Disable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_enable", "0x00015004"].push_back({"Enable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_interrupt", "0x00015010"].push_back({"NoC_Interrupt", 0, 3});
   shimTileMap["Interrupt_controller_2nd_level_mask", "0x00015000"].push_back({"IRQ_Mask_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_status", "0x0001500C"].push_back({"Status_A", 0, 65535});
   shimTileMap["Lock0_value", "0x00014000"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock10_value", "0x000140A0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock11_value", "0x000140B0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock12_value", "0x000140C0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock13_value", "0x000140D0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock14_value", "0x000140E0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock15_value", "0x000140F0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock1_value", "0x00014010"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock2_value", "0x00014020"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock3_value", "0x00014030"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock4_value", "0x00014040"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock5_value", "0x00014050"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock6_value", "0x00014060"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock7_value", "0x00014070"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock8_value", "0x00014080"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock9_value", "0x00014090"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock_Request", "0x00040000"].push_back({"Request_Result", 0, 1});
   shimTileMap["Locks_Event_Selection_0", "0x00014100"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_0", "0x00014100"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_1", "0x00014104"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_1", "0x00014104"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_2", "0x00014108"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_2", "0x00014108"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_3", "0x0001410C"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_3", "0x0001410C"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_4", "0x00014110"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_4", "0x00014110"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_5", "0x00014114"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_5", "0x00014114"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_0", 0, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_1", 1, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_10", 10, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_11", 11, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_12", 12, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_13", 13, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_14", 14, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_15", 15, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_2", 2, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_3", 3, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_4", 4, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_5", 5, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_6", 6, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_7", 7, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_8", 8, 1});
   shimTileMap["Locks_Overflow", "0x00014120"].push_back({"Lock_Overflow_9", 9, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_0", 0, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_1", 1, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_10", 10, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_11", 11, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_12", 12, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_13", 13, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_14", 14, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_15", 15, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_2", 2, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_3", 3, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_4", 4, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_5", 5, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_6", 6, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_7", 7, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_8", 8, 1});
   shimTileMap["Locks_Underflow", "0x00014128"].push_back({"Lock_Underflow_9", 9, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"Master_Sel", 0, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"Slave_Sel", 1, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"SLVERR_Block", 2, 1});
   shimTileMap["ME_AXIMM_Config", "0x0001E020"].push_back({"DECERR_Block", 3, 1});
   shimTileMap["Module_Clock_Control_0", "0x000FFF00"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   shimTileMap["Module_Clock_Control_0", "0x000FFF00"].push_back({"PL_Interface_Clock_Enable", 1, 1});
   shimTileMap["Module_Clock_Control_0", "0x000FFF00"].push_back({"CTE_Clock_Enable", 3, 1});
   shimTileMap["Module_Clock_Control_0", "0x000FFF00"].push_back({"Stream_Switch_Adaptive_Clock_Gate", 4, 1});
   shimTileMap["Module_Clock_Control_0", "0x000FFF00"].push_back({"DMA_Adaptive_Clock_Gate", 5, 1});
   shimTileMap["Module_Clock_Control_1", "0x000FFF04"].push_back({"NoC_Module_Clock_Enable", 0, 1});
   shimTileMap["Module_Reset_Control_0", "0x000FFF10"].push_back({"Stream_Switch_Reset", 0, 1});
   shimTileMap["Module_Reset_Control_0", "0x000FFF10"].push_back({"PL_Interface_Reset", 1, 1});
   shimTileMap["Module_Reset_Control_0", "0x000FFF10"].push_back({"CTE_Module_Reset", 3, 1});
   shimTileMap["Module_Reset_Control_1", "0x000FFF14"].push_back({"NoC_Module_Reset", 0, 1});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South3", 10, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South6", 12, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South7", 14, 3});
   shimTileMap["Mux_Config", "0x0001F000"].push_back({"South2", 8, 3});
   shimTileMap["NoC_Interface_ME_to_NoC_South2", "0x0001E008"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South3", "0x0001E00C"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South4", "0x0001E010"].push_back({"Tdest", 0, 1023});
   shimTileMap["NoC_Interface_ME_to_NoC_South5", "0x0001E014"].push_back({"Tdest", 0, 1023});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South4", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South5", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003300C"].push_back({"South6", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South7", 10, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South6_South7_128_combine", 11, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00033004"].push_back({"South6", 9, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South3", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South4", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South5", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South6", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00033008"].push_back({"South7", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00033000"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["Performance_Counter0", "0x00031020"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter0_Event_Value", "0x00031080"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1", "0x00031024"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1_Event_Value", "0x00031084"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Stop_Event", 8, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Start_Event", 16, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Stop_Event", 24, 127});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Start_Event", 0, 127});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt1_Reset_Event", 8, 127});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt0_Reset_Event", 0, 127});
   shimTileMap["Reserved0", "0x00034210"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved1", "0x00034214"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved2", "0x00034218"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Reserved3", "0x0003421C"].push_back({"reserved", 0, 4294967295});
   shimTileMap["Spare_Reg", "0x00016000"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Spare_Reg", "0x000FFF30"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x0003FF38"].push_back({"Abort_Period", 0, 15});
   shimTileMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x0003FF34"].push_back({"Active", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x0003F808"].push_back({"Enable", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_0", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_1", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_1", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_0", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_2", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_3", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_3", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_2", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x0003F818"].push_back({"Enable", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_0", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_1", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_1", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_0", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_2", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_3", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_3", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_2", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_0", 0, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_1", 1, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_2", 2, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_3", 3, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_4", 4, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_5", 5, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_6", 6, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_7", 7, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control", 8, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Shim_trace", 9, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_0", 0, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_1", 1, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_2", 2, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_3", 3, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_4", 4, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_5", 5, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Tile_Control", 6, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_0", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_0", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_1", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_1", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_2", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_2", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_3", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_3", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_0", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_0", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_1", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_1", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_2", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_2", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_3", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_3", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_0", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_0", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_1", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_1", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_2", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_2", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_3", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_3", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_4", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_4", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_5", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_5", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_6", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_6", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_7", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_7", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_Trace", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_Trace", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_0", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_0", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_1", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_1", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_2", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_2", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_3", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_3", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_South", 0, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_West", 1, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_North", 2, 1});
   shimTileMap["Tile_Control", "0x00036030"].push_back({"Isolate_From_East", 3, 1});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 127});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   shimTileMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   shimTileMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 127});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 127});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 127});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 127});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 127});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
}


/*************************************************************************************
 * AIE2PS Registers
 *************************************************************************************/

void AIE2PSUsedRegisters::populateCoreModuleMap() {
   coreModuleMap["Accumulator_Control", "0x00036060"].push_back({"Input", 0, 1});
   coreModuleMap["Accumulator_Control", "0x00036060"].push_back({"Output", 1, 1});
   coreModuleMap["CSSD_Trigger", "0x00036040"].push_back({"Trigger", 0, 1});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   coreModuleMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 127});
   coreModuleMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 127});
   coreModuleMap["Core_BMHH0_Part1", "0x000300C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH0_Part2", "0x000300D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH0_Part3", "0x000300E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH0_Part4", "0x000300F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH1_Part1", "0x000301C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH1_Part2", "0x000301D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH1_Part3", "0x000301E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH1_Part4", "0x000301F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH2_Part1", "0x000302C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH2_Part2", "0x000302D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH2_Part3", "0x000302E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH2_Part4", "0x000302F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH3_Part1", "0x000303C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH3_Part2", "0x000303D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH3_Part3", "0x000303E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH3_Part4", "0x000303F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH4_Part1", "0x000304C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH4_Part2", "0x000304D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH4_Part3", "0x000304E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH4_Part4", "0x000304F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH5_Part1", "0x000305C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH5_Part2", "0x000305D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH5_Part3", "0x000305E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH5_Part4", "0x000305F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH6_Part1", "0x000306C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH6_Part2", "0x000306D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH6_Part3", "0x000306E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH6_Part4", "0x000306F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH7_Part1", "0x000307C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH7_Part2", "0x000307D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH7_Part3", "0x000307E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHH7_Part4", "0x000307F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL0_Part1", "0x00030080"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL0_Part2", "0x00030090"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL0_Part3", "0x000300A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL0_Part4", "0x000300B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL1_Part1", "0x00030180"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL1_Part2", "0x00030190"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL1_Part3", "0x000301A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL1_Part4", "0x000301B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL2_Part1", "0x00030280"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL2_Part2", "0x00030290"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL2_Part3", "0x000302A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL2_Part4", "0x000302B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL3_Part1", "0x00030380"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL3_Part2", "0x00030390"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL3_Part3", "0x000303A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL3_Part4", "0x000303B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL4_Part1", "0x00030480"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL4_Part2", "0x00030490"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL4_Part3", "0x000304A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL4_Part4", "0x000304B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL5_Part1", "0x00030580"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL5_Part2", "0x00030590"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL5_Part3", "0x000305A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL5_Part4", "0x000305B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL6_Part1", "0x00030680"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL6_Part2", "0x00030690"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL6_Part3", "0x000306A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL6_Part4", "0x000306B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL7_Part1", "0x00030780"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL7_Part2", "0x00030790"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL7_Part3", "0x000307A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMHL7_Part4", "0x000307B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH0_Part1", "0x00030040"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH0_Part2", "0x00030050"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH0_Part3", "0x00030060"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH0_Part4", "0x00030070"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH1_Part1", "0x00030140"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH1_Part2", "0x00030150"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH1_Part3", "0x00030160"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH1_Part4", "0x00030170"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH2_Part1", "0x00030240"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH2_Part2", "0x00030250"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH2_Part3", "0x00030260"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH2_Part4", "0x00030270"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH3_Part1", "0x00030340"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH3_Part2", "0x00030350"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH3_Part3", "0x00030360"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH3_Part4", "0x00030370"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH4_Part1", "0x00030440"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH4_Part2", "0x00030450"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH4_Part3", "0x00030460"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH4_Part4", "0x00030470"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH5_Part1", "0x00030540"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH5_Part2", "0x00030550"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH5_Part3", "0x00030560"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH5_Part4", "0x00030570"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH6_Part1", "0x00030640"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH6_Part2", "0x00030650"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH6_Part3", "0x00030660"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH6_Part4", "0x00030670"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH7_Part1", "0x00030740"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH7_Part2", "0x00030750"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH7_Part3", "0x00030760"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLH7_Part4", "0x00030770"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL0_Part1", "0x00030000"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL0_Part2", "0x00030010"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL0_Part3", "0x00030020"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL0_Part4", "0x00030030"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL1_Part1", "0x00030100"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL1_Part2", "0x00030110"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL1_Part3", "0x00030120"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL1_Part4", "0x00030130"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL2_Part1", "0x00030200"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL2_Part2", "0x00030210"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL2_Part3", "0x00030220"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL2_Part4", "0x00030230"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL3_Part1", "0x00030300"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL3_Part2", "0x00030310"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL3_Part3", "0x00030320"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL3_Part4", "0x00030330"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL4_Part1", "0x00030400"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL4_Part2", "0x00030410"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL4_Part3", "0x00030420"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL4_Part4", "0x00030430"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL5_Part1", "0x00030500"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL5_Part2", "0x00030510"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL5_Part3", "0x00030520"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL5_Part4", "0x00030530"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL6_Part1", "0x00030600"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL6_Part2", "0x00030610"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL6_Part3", "0x00030620"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL6_Part4", "0x00030630"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL7_Part1", "0x00030700"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL7_Part2", "0x00030710"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL7_Part3", "0x00030720"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_BMLL7_Part4", "0x00030730"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_MAC_Huge_Mask", 10, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"MCD_Enable", 11, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"SCD_Enable", 12, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Bfloat_to_Int_Zero_Mask", 18, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Saturation_Mode", 0, 3});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Bfloat_to_Int_Invalid_Mask", 20, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Bfloat_to_Int_Tiny_Mask", 21, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Bfloat_to_Int_Huge_Mask", 22, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_to_Bfloat_Zero_Mask", 23, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_to_Bfloat_Infinity_Mask", 24, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_to_Bfloat_Invalid_Mask", 25, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_to_Bfloat_Tiny_Mask", 26, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_to_Bfloat_Huge_Mask", 27, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"UnpackSize", 28, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"SRS_Mode", 29, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"UPS_Mode", 30, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"PackSize", 31, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Round_Mode", 2, 15});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_MAC_Zero_Mask", 6, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_MAC_Infinity_Mask", 7, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_MAC_Invalid_Mask", 8, 1});
   coreModuleMap["Core_CR1", "0x00032D80"].push_back({"Float_MAC_Tiny_Mask", 9, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Vadd_Sign0", 0, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Vadd_Sign1", 1, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"BF8_Mode", 16, 3});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"FP8_Mode", 18, 3});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Unpack_Sign0", 2, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"FP_Conv_Sat", 20, 3});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Unpack_Sign1", 3, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Pack_Sign0", 4, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"Pack_Sign1", 5, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"UPS_Sign0", 6, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"UPS_Sign1", 7, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"SRS_Sign0", 8, 1});
   coreModuleMap["Core_CR2", "0x00032D90"].push_back({"SRS_Sign1", 9, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Float_to_Fix_Zero_Mask", 0, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Fix_to_Float_Inexact_Mask", 13, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Zero_Mask", 16, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Infinity_Mask", 17, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Invalid_Mask", 18, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Tiny_Mask", 19, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Float_to_Fix_Invalid_Mask", 2, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Huge_Mask", 20, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Inexact_Mask", 21, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Reserved1_Mask", 22, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Nlf_Reserved2_Mask", 23, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Float_to_Bfp_Invalid_Mask", 26, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Float_to_Fix_Inexact_Mask", 5, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Float_to_Fix_Huge_Mask", 6, 1});
   coreModuleMap["Core_CR3", "0x00032DA0"].push_back({"Fix_to_Float_Zero_Mask", 8, 1});
   coreModuleMap["Core_Control", "0x00038000"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Control", "0x00038000"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_DC0", "0x00032B80"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC1", "0x00032B90"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC2", "0x00032BA0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC3", "0x00032BB0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC4", "0x00032BC0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC5", "0x00032BD0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC6", "0x00032BE0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DC7", "0x00032BF0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ0", "0x00032B00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ1", "0x00032B10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ2", "0x00032B20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ3", "0x00032B30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ4", "0x00032B40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ5", "0x00032B50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ6", "0x00032B60"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DJ7", "0x00032B70"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN0", "0x00032A80"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN1", "0x00032A90"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN2", "0x00032AA0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN3", "0x00032AB0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN4", "0x00032AC0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN5", "0x00032AD0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN6", "0x00032AE0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_DN7", "0x00032AF0"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_EG0", "0x00032600"].push_back({"G0", 64, 18446744073709551615});
   coreModuleMap["Core_EG0", "0x00032600"].push_back({"E0", 0, 18446744073709551615});
   coreModuleMap["Core_EG1", "0x00032610"].push_back({"G1", 64, 18446744073709551615});
   coreModuleMap["Core_EG1", "0x00032610"].push_back({"E1", 0, 18446744073709551615});
   coreModuleMap["Core_EG10", "0x000326A0"].push_back({"G10", 64, 18446744073709551615});
   coreModuleMap["Core_EG10", "0x000326A0"].push_back({"E10", 0, 18446744073709551615});
   coreModuleMap["Core_EG11", "0x000326B0"].push_back({"G11", 64, 18446744073709551615});
   coreModuleMap["Core_EG11", "0x000326B0"].push_back({"E11", 0, 18446744073709551615});
   coreModuleMap["Core_EG2", "0x00032620"].push_back({"G2", 64, 18446744073709551615});
   coreModuleMap["Core_EG2", "0x00032620"].push_back({"E2", 0, 18446744073709551615});
   coreModuleMap["Core_EG3", "0x00032630"].push_back({"G3", 64, 18446744073709551615});
   coreModuleMap["Core_EG3", "0x00032630"].push_back({"E3", 0, 18446744073709551615});
   coreModuleMap["Core_EG4", "0x00032640"].push_back({"G4", 64, 18446744073709551615});
   coreModuleMap["Core_EG4", "0x00032640"].push_back({"E4", 0, 18446744073709551615});
   coreModuleMap["Core_EG5", "0x00032650"].push_back({"G5", 64, 18446744073709551615});
   coreModuleMap["Core_EG5", "0x00032650"].push_back({"E5", 0, 18446744073709551615});
   coreModuleMap["Core_EG6", "0x00032660"].push_back({"G6", 64, 18446744073709551615});
   coreModuleMap["Core_EG6", "0x00032660"].push_back({"E6", 0, 18446744073709551615});
   coreModuleMap["Core_EG7", "0x00032670"].push_back({"G7", 64, 18446744073709551615});
   coreModuleMap["Core_EG7", "0x00032670"].push_back({"E7", 0, 18446744073709551615});
   coreModuleMap["Core_EG8", "0x00032680"].push_back({"G8", 64, 18446744073709551615});
   coreModuleMap["Core_EG8", "0x00032680"].push_back({"E8", 0, 18446744073709551615});
   coreModuleMap["Core_EG9", "0x00032690"].push_back({"G9", 64, 18446744073709551615});
   coreModuleMap["Core_EG9", "0x00032690"].push_back({"E9", 0, 18446744073709551615});
   coreModuleMap["Core_F0", "0x00032700"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F1", "0x00032710"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F10", "0x000327A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F11", "0x000327B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F2", "0x00032720"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F3", "0x00032730"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F4", "0x00032740"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F5", "0x00032750"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F6", "0x00032760"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F7", "0x00032770"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F8", "0x00032780"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_F9", "0x00032790"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_FC", "0x00032D10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_FIFOXTRA_Part1", "0x00032580"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_FIFOXTRA_Part2", "0x00032590"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_FIFOXTRA_Part3", "0x000325A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_FIFOXTRA_Part4", "0x000325B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LC", "0x00032D60"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_LCI", "0x00032D70"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_LDFIFOH0_Part1", "0x00032440"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH0_Part2", "0x00032450"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH0_Part3", "0x00032460"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH0_Part4", "0x00032470"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH1_Part1", "0x000324C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH1_Part2", "0x000324D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH1_Part3", "0x000324E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOH1_Part4", "0x000324F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL0_Part1", "0x00032400"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL0_Part2", "0x00032410"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL0_Part3", "0x00032420"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL0_Part4", "0x00032430"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL1_Part1", "0x00032480"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL1_Part2", "0x00032490"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL1_Part3", "0x000324A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LDFIFOL1_Part4", "0x000324B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_LE", "0x00032D50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LR", "0x00032D30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_LS", "0x00032D40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M0", "0x00032A00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M1", "0x00032A10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M2", "0x00032A20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M3", "0x00032A30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M4", "0x00032A40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M5", "0x00032A50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M6", "0x00032A60"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_M7", "0x00032A70"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P0", "0x00032C00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P1", "0x00032C10"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P2", "0x00032C20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P3", "0x00032C30"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P4", "0x00032C40"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P5", "0x00032C50"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P6", "0x00032C60"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_P7", "0x00032C70"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_PC", "0x00032D00"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_Processor_Bus", "0x00038038"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Processor_Bus", "0x00038038"].push_back({"SLVERR_On_Access", 2, 1});
   coreModuleMap["Core_R0", "0x00032800"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R1", "0x00032810"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R10", "0x000328A0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R11", "0x000328B0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R12", "0x000328C0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R13", "0x000328D0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R14", "0x000328E0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R15", "0x000328F0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R16", "0x00032900"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R17", "0x00032910"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R18", "0x00032920"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R19", "0x00032930"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R2", "0x00032820"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R20", "0x00032940"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R21", "0x00032950"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R22", "0x00032960"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R23", "0x00032970"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R24", "0x00032980"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R25", "0x00032990"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R26", "0x000329A0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R27", "0x000329B0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R28", "0x000329C0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R29", "0x000329D0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R3", "0x00032830"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R30", "0x000329E0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R31", "0x000329F0"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R4", "0x00032840"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R5", "0x00032850"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R6", "0x00032860"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R7", "0x00032870"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R8", "0x00032880"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_R9", "0x00032890"].push_back({"Register_Value", 0, 4294967295});
   coreModuleMap["Core_Reset_Defeature", "0x00060030"].push_back({"Core_Reset_Defeature", 0, 1});
   coreModuleMap["Core_S0", "0x00032C80"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S1", "0x00032C90"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S2", "0x00032CA0"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_S3", "0x00032CB0"].push_back({"Register_Value", 0, 63});
   coreModuleMap["Core_SP", "0x00032D20"].push_back({"Register_Value", 0, 1048575});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Carry", 0, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"SS0_Success", 1, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_MAC_Tiny_Flag", 10, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_MAC_Huge_Flag", 11, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Bfloat_to_Int_Zero_Flag", 12, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Bfloat_to_Int_Invalid_Flag", 14, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Bfloat_to_Int_Tiny_Flag", 15, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Bfloat_to_Int_Huge_Flag", 16, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfloat_Zero_Flag", 17, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfloat_Infinity_Flag", 18, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfloat_Invalid_Flag", 19, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"SS0_Tlast", 2, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfloat_Tiny_Flag", 20, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfloat_Huge_Flag", 21, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Sparse_Overflow", 22, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Fifo_Overflow", 23, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Fifo_Underflow", 24, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_to_Bfp_Invalid_Flag", 27, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"MS0_Success", 3, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"SRS_Overflow", 4, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"UPS_Overflow", 5, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_MAC_Zero_Flag", 7, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_MAC_Infinity_Flag", 8, 1});
   coreModuleMap["Core_SR1", "0x00032DC0"].push_back({"Float_MAC_Invalid_Flag", 9, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Float_to_Fix_Zero_Flag", 0, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Fix_to_Float_Inexact_Flag", 13, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Zero_Flag", 16, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Infinity_Flag", 17, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Invalid_Flag", 18, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Tiny_Flag", 19, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Float_to_Fix_Invalid_Flag", 2, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Huge_Flag", 20, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Inexact_Flag", 21, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Reserved1_Flag", 22, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Nlf_Reserved2_Flag", 23, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Float_to_Fix_Inexact_Flag", 5, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Float_to_Fix_Huge_Flag", 6, 1});
   coreModuleMap["Core_SR2", "0x00032DD0"].push_back({"Fix_to_Float_Zero_Flag", 8, 1});
   coreModuleMap["Core_STFIFOH_Part1", "0x00032540"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOH_Part2", "0x00032550"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOH_Part3", "0x00032560"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOH_Part4", "0x00032570"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOL_Part1", "0x00032500"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOL_Part2", "0x00032510"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOL_Part3", "0x00032520"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_STFIFOL_Part4", "0x00032530"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Enable", 0, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Reset", 1, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Stream_Stall_SS0", 10, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Stream_Stall_MS0", 12, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Cascade_Stall_SCD", 14, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Cascade_Stall_MCD", 15, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Debug_Halt", 16, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"ECC_Error_Stall", 17, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"ECC_Scrubbing_Stall", 18, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Error_Halt", 19, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Memory_Stall_S", 2, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Core_Done", 20, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Core_Processor_Bus_Stall", 21, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Memory_Stall_W", 3, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Memory_Stall_N", 4, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Memory_Stall_E", 5, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Lock_Stall_S", 6, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Lock_Stall_W", 7, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Lock_Stall_N", 8, 1});
   coreModuleMap["Core_Status", "0x00038004"].push_back({"Lock_Stall_E", 9, 1});
   coreModuleMap["Core_X0_Part1", "0x00031800"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X0_Part2", "0x00031810"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X0_Part3", "0x00031820"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X0_Part4", "0x00031830"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X10_Part1", "0x00031A80"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X10_Part2", "0x00031A90"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X10_Part3", "0x00031AA0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X10_Part4", "0x00031AB0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X11_Part1", "0x00031AC0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X11_Part2", "0x00031AD0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X11_Part3", "0x00031AE0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X11_Part4", "0x00031AF0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X1_Part1", "0x00031840"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X1_Part2", "0x00031850"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X1_Part3", "0x00031860"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X1_Part4", "0x00031870"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X2_Part1", "0x00031880"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X2_Part2", "0x00031890"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X2_Part3", "0x000318A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X2_Part4", "0x000318B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X3_Part1", "0x000318C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X3_Part2", "0x000318D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X3_Part3", "0x000318E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X3_Part4", "0x000318F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X4_Part1", "0x00031900"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X4_Part2", "0x00031910"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X4_Part3", "0x00031920"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X4_Part4", "0x00031930"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X5_Part1", "0x00031940"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X5_Part2", "0x00031950"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X5_Part3", "0x00031960"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X5_Part4", "0x00031970"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X6_Part1", "0x00031980"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X6_Part2", "0x00031990"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X6_Part3", "0x000319A0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X6_Part4", "0x000319B0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X7_Part1", "0x000319C0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X7_Part2", "0x000319D0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X7_Part3", "0x000319E0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X7_Part4", "0x000319F0"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X8_Part1", "0x00031A00"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X8_Part2", "0x00031A10"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X8_Part3", "0x00031A20"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X8_Part4", "0x00031A30"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X9_Part1", "0x00031A40"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X9_Part2", "0x00031A50"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X9_Part3", "0x00031A60"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Core_X9_Part4", "0x00031A70"].push_back({"Register_Value", 0, 340282366920938463463374607431768211455});
   coreModuleMap["Debug_Control0", "0x00038010"].push_back({"Debug_Halt_Bit", 0, 1});
   coreModuleMap["Debug_Control0", "0x00038010"].push_back({"Single_Step_Count", 2, 15});
   coreModuleMap["Debug_Control1", "0x00038014"].push_back({"Debug_SingleStep_Core_Event", 8, 127});
   coreModuleMap["Debug_Control1", "0x00038014"].push_back({"Debug_Halt_Core_Event0", 16, 127});
   coreModuleMap["Debug_Control1", "0x00038014"].push_back({"Debug_Halt_Core_Event1", 24, 127});
   coreModuleMap["Debug_Control1", "0x00038014"].push_back({"Debug_Resume_Core_Event", 0, 127});
   coreModuleMap["Debug_Control2", "0x00038018"].push_back({"PC_Event_Halt", 0, 1});
   coreModuleMap["Debug_Control2", "0x00038018"].push_back({"Memory_Stall_Halt", 1, 1});
   coreModuleMap["Debug_Control2", "0x00038018"].push_back({"Lock_Stall_Halt", 2, 1});
   coreModuleMap["Debug_Control2", "0x00038018"].push_back({"Stream_Stall_Halt", 3, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Debug_halted", 0, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"PC_Event_halted", 1, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Memory_Stall_Halted", 2, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Lock_Stall_Halted", 3, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Stream_stall_Halted", 4, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Debug_Event0_Halted", 5, 1});
   coreModuleMap["Debug_Status", "0x0003801C"].push_back({"Debug_Event1_Halted", 6, 1});
   coreModuleMap["ECC_Control", "0x00038100"].push_back({"Stall_Core_Control", 0, 1});
   coreModuleMap["ECC_Control", "0x00038100"].push_back({"Unstall_Core", 1, 1});
   coreModuleMap["ECC_Failing_Address", "0x00038120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   coreModuleMap["ECC_Failing_Address", "0x00038120"].push_back({"Access_Type", 14, 1});
   coreModuleMap["ECC_Failing_Address", "0x00038120"].push_back({"Clear_failing_address", 15, 1});
   coreModuleMap["ECC_Scrubbing_Event", "0x00038110"].push_back({"Scrubbing_Event_number", 0, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_1", 16, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_0", 0, 127});
   coreModuleMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   coreModuleMap["Enable_Events", "0x00038008"].push_back({"Disable_Event", 8, 127});
   coreModuleMap["Enable_Events", "0x00038008"].push_back({"Disable_Event_occurred", 15, 1});
   coreModuleMap["Enable_Events", "0x00038008"].push_back({"Enable_Event", 0, 127});
   coreModuleMap["Enable_Events", "0x00038008"].push_back({"Enable_Event_occurred", 7, 1});
   coreModuleMap["Error_Halt_Control", "0x00038030"].push_back({"Error_Halt", 0, 1});
   coreModuleMap["Error_Halt_Event", "0x00038034"].push_back({"Error_Halt_Core_Event", 0, 127});
   coreModuleMap["Event_Broadcast0", "0x00034010"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast1", "0x00034014"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast10", "0x00034038"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast11", "0x0003403C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast12", "0x00034040"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast13", "0x00034044"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast14", "0x00034048"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast15", "0x0003404C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast2", "0x00034018"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast3", "0x0003401C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast4", "0x00034020"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast5", "0x00034024"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast6", "0x00034028"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast7", "0x0003402C"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast8", "0x00034030"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast9", "0x00034034"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Broadcast_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   coreModuleMap["Event_Broadcast_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   coreModuleMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 127});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_0", 10, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_1", 11, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt2", 4, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt3", 5, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 6, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 7, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 8, 1});
   coreModuleMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 9, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_0", 0, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_1", 1, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_10", 10, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_11", 11, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_12", 12, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_13", 13, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_14", 14, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_15", 15, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_2", 2, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_3", 3, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_4", 4, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_5", 5, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_6", 6, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_7", 7, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_8", 8, 1});
   coreModuleMap["Event_Group_Broadcast_Enable", "0x0003451C"].push_back({"Broadcast_9", 9, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_0", 0, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Event_1", 1, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Put", 10, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Acquire_req", 11, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Lock_Release_req", 12, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Call", 2, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Return", 3, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Vector", 4, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Load", 5, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Store", 6, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Get", 7, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Stream_Put", 8, 1});
   coreModuleMap["Event_Group_Core_Program_Flow_Enable", "0x0003450C"].push_back({"Instr_Cascade_Get", 9, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Memory_Stall", 0, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Stream_Stall", 1, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Cascade_Stall", 2, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Lock_Stall", 3, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Debug", 4, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Active", 5, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"Disable", 6, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Scrubbing_Stall", 7, 1});
   coreModuleMap["Event_Group_Core_Stall_Enable", "0x00034508"].push_back({"ECC_Error_Stall", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"SRS_Overflow", 0, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"UPS_Overflow", 1, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Huge", 2, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Sparsity_Overflow", 22, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Stream_Switch_Port_Parity_Error", 23, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Processor_Bus_Error", 24, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Int_FP_Zero", 3, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"FP_INF", 5, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"reserved0", 6, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors0_Enable", "0x00034510"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"SRS_Overflow", 0, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"UPS_Overflow", 1, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"AXI_MM_Slave_Error", 10, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instruction_Decompression_Error", 11, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_address_out_of_range", 12, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_Corrected", 13, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_Scrub_2bit", 14, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_1bit", 15, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_ECC_Error_2bit", 16, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_address_out_of_range", 17, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"DM_access_to_Unavailable", 18, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Lock_Access_to_Unavailable", 19, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Huge", 2, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Warning", 20, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Instr_Error", 21, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Decompression_underflow", 22, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Stream_Switch_Port_Parity_Error", 23, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Processor_Bus_Error", 24, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Int_FP_Zero", 3, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_Invalid", 4, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"FP_INF", 5, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"reserved0", 6, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"PM_Reg_Access_Failure", 7, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Stream_Pkt_Parity_Error", 8, 1});
   coreModuleMap["Event_Group_Errors1_Enable", "0x00034514"].push_back({"Control_Pkt_Error", 9, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_0", 0, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_1", 1, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_2", 2, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_3", 3, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_0_1", 4, 1});
   coreModuleMap["Event_Group_PC_Enable", "0x00034504"].push_back({"PC_Range_2_3", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_0", 0, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_0", 1, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_2", 10, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_2", 11, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_3", 12, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_3", 13, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_3", 14, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_3", 15, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_4", 16, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_4", 17, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_4", 18, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_4", 19, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_0", 2, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_5", 20, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_5", 21, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_5", 22, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_5", 23, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_6", 24, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_6", 25, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_6", 26, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_6", 27, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_7", 28, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_7", 29, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_0", 3, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_7", 30, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_7", 31, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_1", 4, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_1", 5, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_1", 6, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_1", 7, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_2", 8, 1});
   coreModuleMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_2", 9, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_0", 0, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_1", 1, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_2", 2, 1});
   coreModuleMap["Event_Group_User_Event_Enable", "0x00034520"].push_back({"User_Event_3", 3, 1});
   coreModuleMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   coreModuleMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   coreModuleMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   coreModuleMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   coreModuleMap["Memory_Control", "0x00036070"].push_back({"Memory_Zeroisation", 0, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Memory_Module_Clock_Enable", 1, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Core_Module_Clock_Enable", 2, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"Ctrl_Pkt_Tlast_Error_Enable", 4, 1});
   coreModuleMap["Module_Clock_Control", "0x00060000"].push_back({"DMA_Adaptive_Clock_Gate", 5, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Stream_Switch_Reset", 0, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Memory_Module_Reset", 1, 1});
   coreModuleMap["Module_Reset_Control", "0x00060010"].push_back({"Core_Module_Reset", 2, 1});
   coreModuleMap["PC_Event0", "0x00038020"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event0", "0x00038020"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event1", "0x00038024"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event1", "0x00038024"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event2", "0x00038028"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event2", "0x00038028"].push_back({"Valid", 31, 1});
   coreModuleMap["PC_Event3", "0x0003802C"].push_back({"PC_Address", 0, 16383});
   coreModuleMap["PC_Event3", "0x0003802C"].push_back({"Valid", 31, 1});
   coreModuleMap["Performance_Control0", "0x00037500"].push_back({"Cnt0_Stop_Event", 8, 127});
   coreModuleMap["Performance_Control0", "0x00037500"].push_back({"Cnt1_Start_Event", 16, 127});
   coreModuleMap["Performance_Control0", "0x00037500"].push_back({"Cnt1_Stop_Event", 24, 127});
   coreModuleMap["Performance_Control0", "0x00037500"].push_back({"Cnt0_Start_Event", 0, 127});
   coreModuleMap["Performance_Control1", "0x00037504"].push_back({"Cnt2_Stop_Event", 8, 127});
   coreModuleMap["Performance_Control1", "0x00037504"].push_back({"Cnt3_Start_Event", 16, 127});
   coreModuleMap["Performance_Control1", "0x00037504"].push_back({"Cnt3_Stop_Event", 24, 127});
   coreModuleMap["Performance_Control1", "0x00037504"].push_back({"Cnt2_Start_Event", 0, 127});
   coreModuleMap["Performance_Control2", "0x00037508"].push_back({"Cnt1_Reset_Event", 8, 127});
   coreModuleMap["Performance_Control2", "0x00037508"].push_back({"Cnt2_Reset_Event", 16, 127});
   coreModuleMap["Performance_Control2", "0x00037508"].push_back({"Cnt3_Reset_Event", 24, 127});
   coreModuleMap["Performance_Control2", "0x00037508"].push_back({"Cnt0_Reset_Event", 0, 127});
   coreModuleMap["Performance_Counter0", "0x00037520"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter0_Event_Value", "0x00037580"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1", "0x00037524"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter1_Event_Value", "0x00037584"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2", "0x00037528"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter2_Event_Value", "0x00037588"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3", "0x0003752C"].push_back({"Counter0_Value", 0, 4294967295});
   coreModuleMap["Performance_Counter3_Event_Value", "0x0003758C"].push_back({"Counter_Event_Value", 0, 4294967295});
   coreModuleMap["Reset_Event", "0x0003800C"].push_back({"Reset_Event", 0, 127});
   coreModuleMap["Spare_Reg", "0x00060104"].push_back({"Spare_Reg", 0, 65535});
   coreModuleMap["Spare_Reg_Privileged", "0x00060100"].push_back({"Spare_Reg", 0, 65535});
   coreModuleMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x0003FF38"].push_back({"Abort_Period", 0, 15});
   coreModuleMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x0003FF34"].push_back({"Active", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x0003F808"].push_back({"Enable", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_0", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_1", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_1", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_0", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_2", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_3", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_3", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_2", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x0003F818"].push_back({"Enable", 0, 1});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_0", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_1", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_1", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_0", 0, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_2", 8, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_3", 16, 31});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_3", 24, 63});
   coreModuleMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_2", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   coreModuleMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_AIE_Core0", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA0", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_DMA1", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East0", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East1", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East2", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_East3", "0x0003F058"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_FIFO0", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North0", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North1", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North2", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North3", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North4", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_North5", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South0", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South1", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South2", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_South3", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West0", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West1", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West2", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Configuration", 0, 127});
   coreModuleMap["Stream_Switch_Master_Config_West3", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Core_lower", 0, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_0_lower", 1, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Core_upper", 16, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_0_upper", 17, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_1_upper", 18, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control_upper", 19, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"DMA_1_lower", 2, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"AIE_Trace_upper", 20, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Mem_trace_upper", 21, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control_lower", 3, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"AIE_Trace_lower", 4, 1});
   coreModuleMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Mem_trace_lower", 5, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Core", 0, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"DMA_0", 1, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"DMA_1", 2, 1});
   coreModuleMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Tile_Control", 3, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Core0_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot0", "0x0003F370"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot1", "0x0003F374"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot2", "0x0003F378"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_AIE_Trace_Slot3", "0x0003F37C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Core0", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Core0", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Trace", "0x0003F15C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_AIE_Trace", "0x0003F15C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_0", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_0", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_1", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_DMA_1", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_0", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_0", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_1", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_1", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_2", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_2", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_3", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_East_3", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Mem_Trace", "0x0003F160"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Mem_Trace", "0x0003F160"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_0", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_0", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_1", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_1", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_2", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_2", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_3", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_North_3", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_0", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_0", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_1", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_1", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_2", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_2", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_3", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_3", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_4", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_4", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_5", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_South_5", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_0", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_0", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_1", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_1", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_2", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_2", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_3", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   coreModuleMap["Stream_Switch_Slave_Config_West_3", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_0_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_DMA_1_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot0", "0x0003F380"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot1", "0x0003F384"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot2", "0x0003F388"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Mem_Trace_Slot3", "0x0003F38C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   coreModuleMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   coreModuleMap["Tile_Control", "0x00060020"].push_back({"Isolate_From_South", 0, 1});
   coreModuleMap["Tile_Control", "0x00060020"].push_back({"Isolate_From_West", 1, 1});
   coreModuleMap["Tile_Control", "0x00060020"].push_back({"Isolate_From_North", 2, 1});
   coreModuleMap["Tile_Control", "0x00060020"].push_back({"Isolate_From_East", 3, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"First_Header_Parity_Error", 0, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Second_Header_Parity_Error", 1, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"SLVERR_On_Access", 2, 1});
   coreModuleMap["Tile_Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Tlast_Error", 3, 1});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 127});
   coreModuleMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   coreModuleMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   coreModuleMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   coreModuleMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Mode", 0, 3});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 127});
   coreModuleMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 127});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   coreModuleMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 127});
   coreModuleMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 127});
   coreModuleMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 127});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   coreModuleMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
}

void AIE2PSUsedRegisters::populateMemoryModuleMap() {
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane0", 0, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane1", 1, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane2", 2, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane3", 3, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane4", 4, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane5", 5, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane6", 6, 1});
   memModuleMap["Checkbit_Error_Generation", "0x00012000"].push_back({"Lane7", 7, 1});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo2", 16, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo0", 0, 3});
   memModuleMap["Combo_event_control", "0x00014404"].push_back({"combo1", 8, 3});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventB", 8, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventC", 16, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventD", 24, 127});
   memModuleMap["Combo_event_inputs", "0x00014400"].push_back({"eventA", 0, 127});
   memModuleMap["DMA_BD0_0", "0x0001D000"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD0_0", "0x0001D000"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD0_1", "0x0001D004"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD0_2", "0x0001D008"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_2", "0x0001D008"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD0_3", "0x0001D00C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD0_4", "0x0001D010"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD0_5", "0x0001D014"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD10_0", "0x0001D140"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD10_0", "0x0001D140"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD10_1", "0x0001D144"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD10_2", "0x0001D148"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_2", "0x0001D148"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD10_3", "0x0001D14C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD10_4", "0x0001D150"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD10_5", "0x0001D154"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD11_0", "0x0001D160"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD11_0", "0x0001D160"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD11_1", "0x0001D164"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD11_2", "0x0001D168"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_2", "0x0001D168"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD11_3", "0x0001D16C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD11_4", "0x0001D170"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD11_5", "0x0001D174"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD12_0", "0x0001D180"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD12_0", "0x0001D180"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD12_1", "0x0001D184"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD12_2", "0x0001D188"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_2", "0x0001D188"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD12_3", "0x0001D18C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD12_4", "0x0001D190"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD12_5", "0x0001D194"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD13_0", "0x0001D1A0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD13_0", "0x0001D1A0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD13_1", "0x0001D1A4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD13_2", "0x0001D1A8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_2", "0x0001D1A8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD13_3", "0x0001D1AC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD13_4", "0x0001D1B0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD13_5", "0x0001D1B4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD14_0", "0x0001D1C0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD14_0", "0x0001D1C0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD14_1", "0x0001D1C4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD14_2", "0x0001D1C8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_2", "0x0001D1C8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD14_3", "0x0001D1CC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD14_4", "0x0001D1D0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD14_5", "0x0001D1D4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD15_0", "0x0001D1E0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD15_0", "0x0001D1E0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD15_1", "0x0001D1E4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD15_2", "0x0001D1E8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_2", "0x0001D1E8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD15_3", "0x0001D1EC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD15_4", "0x0001D1F0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD15_5", "0x0001D1F4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD1_0", "0x0001D020"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD1_0", "0x0001D020"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD1_1", "0x0001D024"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD1_2", "0x0001D028"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_2", "0x0001D028"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD1_3", "0x0001D02C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD1_4", "0x0001D030"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD1_5", "0x0001D034"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD2_0", "0x0001D040"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD2_0", "0x0001D040"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD2_1", "0x0001D044"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD2_2", "0x0001D048"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_2", "0x0001D048"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD2_3", "0x0001D04C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD2_4", "0x0001D050"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD2_5", "0x0001D054"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD3_0", "0x0001D060"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD3_0", "0x0001D060"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD3_1", "0x0001D064"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD3_2", "0x0001D068"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_2", "0x0001D068"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD3_3", "0x0001D06C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD3_4", "0x0001D070"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD3_5", "0x0001D074"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD4_0", "0x0001D080"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD4_0", "0x0001D080"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD4_1", "0x0001D084"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD4_2", "0x0001D088"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_2", "0x0001D088"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD4_3", "0x0001D08C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD4_4", "0x0001D090"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD4_5", "0x0001D094"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD5_0", "0x0001D0A0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD5_0", "0x0001D0A0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD5_1", "0x0001D0A4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD5_2", "0x0001D0A8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_2", "0x0001D0A8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD5_3", "0x0001D0AC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD5_4", "0x0001D0B0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD5_5", "0x0001D0B4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD6_0", "0x0001D0C0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD6_0", "0x0001D0C0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD6_1", "0x0001D0C4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD6_2", "0x0001D0C8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_2", "0x0001D0C8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD6_3", "0x0001D0CC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD6_4", "0x0001D0D0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD6_5", "0x0001D0D4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD7_0", "0x0001D0E0"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD7_0", "0x0001D0E0"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD7_1", "0x0001D0E4"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD7_2", "0x0001D0E8"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_2", "0x0001D0E8"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD7_3", "0x0001D0EC"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD7_4", "0x0001D0F0"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD7_5", "0x0001D0F4"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD8_0", "0x0001D100"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD8_0", "0x0001D100"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD8_1", "0x0001D104"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD8_2", "0x0001D108"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_2", "0x0001D108"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD8_3", "0x0001D10C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD8_4", "0x0001D110"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD8_5", "0x0001D114"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_BD9_0", "0x0001D120"].push_back({"Buffer_Length", 0, 16383});
   memModuleMap["DMA_BD9_0", "0x0001D120"].push_back({"Base_Address", 14, 16383});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Packet_Type", 16, 7});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Packet_ID", 19, 31});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Enable_Packet", 30, 1});
   memModuleMap["DMA_BD9_1", "0x0001D124"].push_back({"Enable_Compression", 31, 1});
   memModuleMap["DMA_BD9_2", "0x0001D128"].push_back({"D0_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_2", "0x0001D128"].push_back({"D1_Stepsize", 13, 8191});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D2_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D0_Wrap", 13, 255});
   memModuleMap["DMA_BD9_3", "0x0001D12C"].push_back({"D1_Wrap", 21, 255});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Stepsize", 0, 8191});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Wrap", 13, 63});
   memModuleMap["DMA_BD9_4", "0x0001D130"].push_back({"Iteration_Current", 19, 63});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_Value", 5, 127});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_Enable", 12, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Rel_ID", 13, 15});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Rel_Value", 18, 127});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Valid_BD", 25, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Use_Next_BD", 26, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Next_BD", 27, 15});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"TLAST_Suppress", 31, 1});
   memModuleMap["DMA_BD9_5", "0x0001D134"].push_back({"Lock_Acq_ID", 0, 15});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_MM2S_0_Ctrl", "0x0001DE10"].push_back({"Compression_Enable", 4, 1});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_MM2S_0_Start_Queue", "0x0001DE14"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_MM2S_1_Ctrl", "0x0001DE18"].push_back({"Compression_Enable", 4, 1});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_MM2S_1_Start_Queue", "0x0001DE1C"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Status", 0, 3});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memModuleMap["DMA_MM2S_Status_0", "0x0001DF10"].push_back({"Stalled_TCT", 5, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Status", 0, 3});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memModuleMap["DMA_MM2S_Status_1", "0x0001DF14"].push_back({"Stalled_TCT", 5, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"FoT_Mode", 16, 3});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Enable_Out_of_Order", 3, 1});
   memModuleMap["DMA_S2MM_0_Ctrl", "0x0001DE00"].push_back({"Decompression_Enable", 4, 1});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_S2MM_0_Start_Queue", "0x0001DE04"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Reset", 1, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Controller_ID", 8, 255});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"FoT_Mode", 16, 3});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Enable_Out_of_Order", 3, 1});
   memModuleMap["DMA_S2MM_1_Ctrl", "0x0001DE08"].push_back({"Decompression_Enable", 4, 1});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Repeat_Count", 16, 255});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Enable_Token_Issue", 31, 1});
   memModuleMap["DMA_S2MM_1_Start_Queue", "0x0001DE0C"].push_back({"Start_BD_ID", 0, 15});
   memModuleMap["DMA_S2MM_Current_Write_Count_0", "0x0001DF18"].push_back({"Current_Write_Count", 0, 16383});
   memModuleMap["DMA_S2MM_Current_Write_Count_1", "0x0001DF1C"].push_back({"Current_Write_Count", 0, 16383});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Write_Count", 0, 262143});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"BD_ID", 24, 63});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Last_in_Task", 30, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x0001DF20"].push_back({"Valid", 31, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Write_Count", 0, 262143});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"BD_ID", 24, 63});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Last_in_Task", 30, 1});
   memModuleMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0001DF24"].push_back({"Valid", 31, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_BD_Unavailable", 10, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Status", 0, 3});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memModuleMap["DMA_S2MM_Status_0", "0x0001DF00"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_BD_Unavailable", 10, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_BD_Invalid", 11, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Task_Queue_Overflow", 18, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Channel_Running", 19, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Status", 0, 3});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Lock_Acq", 2, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Task_Queue_Size", 20, 7});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Cur_BD", 24, 15});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Lock_Rel", 3, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memModuleMap["DMA_S2MM_Status_1", "0x0001DF04"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"ECC_Error_Detection_Address", 0, 16383});
   memModuleMap["ECC_Failing_Address", "0x00012120"].push_back({"Valid", 15, 1});
   memModuleMap["ECC_Scrubbing_Event", "0x00012110"].push_back({"Scrubbing_Event_number", 0, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_Event_1", 16, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_Event_0", 0, 127});
   memModuleMap["Edge_Detection_event_control", "0x00014408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   memModuleMap["Event_Broadcast0", "0x00014010"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast1", "0x00014014"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast10", "0x00014038"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast11", "0x0001403C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast12", "0x00014040"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast13", "0x00014044"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast14", "0x00014048"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast15", "0x0001404C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast2", "0x00014018"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast3", "0x0001401C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast4", "0x00014020"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast5", "0x00014024"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast6", "0x00014028"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast7", "0x0001402C"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast8", "0x00014030"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast9", "0x00014034"].push_back({"Event", 0, 127});
   memModuleMap["Event_Broadcast_Block_East_Clr", "0x00014084"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Set", "0x00014080"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_East_Value", "0x00014088"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Clr", "0x00014074"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Set", "0x00014070"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_North_Value", "0x00014078"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Clr", "0x00014054"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Set", "0x00014050"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_South_Value", "0x00014058"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Clr", "0x00014064"].push_back({"Clear", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Set", "0x00014060"].push_back({"Set", 0, 65535});
   memModuleMap["Event_Broadcast_Block_West_Value", "0x00014068"].push_back({"Value", 0, 65535});
   memModuleMap["Event_Generate", "0x00014008"].push_back({"Event", 0, 127});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Sync", 0, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Timer_Value_Reached", 1, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt0_Event", 2, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Perf_Cnt1_Event", 3, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_0", 4, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_1", 5, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_2", 6, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Combo_Event_3", 7, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Edge_Detection_Event_0", 8, 1});
   memModuleMap["Event_Group_0_Enable", "0x00014500"].push_back({"Edge_Detection_Event_1", 9, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_0", 0, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_1", 1, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_10", 10, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_11", 11, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_12", 12, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_13", 13, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_14", 14, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_15", 15, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_2", 2, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_3", 3, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_4", 4, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_5", 5, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_6", 6, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_7", 7, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_8", 8, 1});
   memModuleMap["Event_Group_Broadcast_Enable", "0x00014518"].push_back({"Broadcast_9", 9, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_start_task", 0, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_start_task", 1, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_finished_task", 10, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_finished_task", 11, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_stream_starvation", 16, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_stream_starvation", 17, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_memory_backpressure", 18, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_memory_backpressure", 19, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_start_task", 2, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_stream_backpressure", 20, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_stream_backpressure", 21, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_memory_starvation", 22, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_memory_starvation", 23, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_start_task", 3, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_finished_BD", 4, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_finished_BD", 5, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_0_finished_BD", 6, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_MM2S_1_finished_BD", 7, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_0_finished_task", 8, 1});
   memModuleMap["Event_Group_DMA_Enable", "0x00014508"].push_back({"DMA_S2MM_1_finished_task", 9, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_Corrected", 0, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_Scrub_2bit", 1, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_0_Error", 10, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_S2MM_1_Error", 11, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_0_Error", 12, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_MM2S_1_Error", 13, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"Lock_Error", 14, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DMA_Task_Token_Stall", 15, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_1bit", 2, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_ECC_Error_2bit", 3, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_2", 4, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_3", 5, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_4", 6, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_5", 7, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_6", 8, 1});
   memModuleMap["Event_Group_Error_Enable", "0x00014514"].push_back({"DM_Parity_Error_Bank_7", 9, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_acq_eq", 0, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_acq_ge", 1, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_rel", 10, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_equal_to_value", 11, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_acq_eq", 12, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_acq_ge", 13, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_rel", 14, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel3_equal_to_value", 15, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_acq_eq", 16, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_acq_ge", 17, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_rel", 18, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel4_equal_to_value", 19, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_rel", 2, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_acq_eq", 20, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_acq_ge", 21, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_rel", 22, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel5_equal_to_value", 23, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_acq_eq", 24, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_acq_ge", 25, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_rel", 26, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel6_equal_to_value", 27, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_acq_eq", 28, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_acq_ge", 29, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel0_equal_to_value", 3, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_rel", 30, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel7_equal_to_value", 31, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_acq_eq", 4, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_acq_ge", 5, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_rel", 6, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel1_equal_to_value", 7, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_acq_eq", 8, 1});
   memModuleMap["Event_Group_Lock_Enable", "0x0001450C"].push_back({"Lock_Sel2_acq_ge", 9, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_0", 0, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_1", 1, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_2", 2, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_3", 3, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_4", 4, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_5", 5, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_6", 6, 1});
   memModuleMap["Event_Group_Memory_Conflict_Enable", "0x00014510"].push_back({"Conflict_DM_Bank_7", 7, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_0", 0, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_1", 1, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_2", 2, 1});
   memModuleMap["Event_Group_User_Event_Enable", "0x0001451C"].push_back({"User_Event_3", 3, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_0", 0, 1});
   memModuleMap["Event_Group_Watchpoint_Enable", "0x00014504"].push_back({"Watchpoint_1", 1, 1});
   memModuleMap["Event_Status0", "0x00014200"].push_back({"Event_31_0_Status", 0, 4294967295});
   memModuleMap["Event_Status1", "0x00014204"].push_back({"Event_63_32_Status", 0, 4294967295});
   memModuleMap["Event_Status2", "0x00014208"].push_back({"Event_95_64_Status", 0, 4294967295});
   memModuleMap["Event_Status3", "0x0001420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   memModuleMap["Lock0_value", "0x0001F000"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock10_value", "0x0001F0A0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock11_value", "0x0001F0B0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock12_value", "0x0001F0C0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock13_value", "0x0001F0D0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock14_value", "0x0001F0E0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock15_value", "0x0001F0F0"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock1_value", "0x0001F010"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock2_value", "0x0001F020"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock3_value", "0x0001F030"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock4_value", "0x0001F040"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock5_value", "0x0001F050"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock6_value", "0x0001F060"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock7_value", "0x0001F070"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock8_value", "0x0001F080"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock9_value", "0x0001F090"].push_back({"Lock_value", 0, 63});
   memModuleMap["Lock_Request", "0x00040000"].push_back({"Request_Result", 0, 1});
   memModuleMap["Locks_Event_Selection_0", "0x0001F100"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_0", "0x0001F100"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_1", "0x0001F104"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_1", "0x0001F104"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_2", "0x0001F108"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_2", "0x0001F108"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_3", "0x0001F10C"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_3", "0x0001F10C"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_4", "0x0001F110"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_4", "0x0001F110"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_5", "0x0001F114"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_5", "0x0001F114"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_6", "0x0001F118"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_6", "0x0001F118"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Event_Selection_7", "0x0001F11C"].push_back({"Lock_Select", 16, 15});
   memModuleMap["Locks_Event_Selection_7", "0x0001F11C"].push_back({"Lock_Value", 0, 63});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_0", 0, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_1", 1, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_10", 10, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_11", 11, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_12", 12, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_13", 13, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_14", 14, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_15", 15, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_2", 2, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_3", 3, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_4", 4, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_5", 5, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_6", 6, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_7", 7, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_8", 8, 1});
   memModuleMap["Locks_Overflow", "0x0001F120"].push_back({"Lock_Overflow_9", 9, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_0", 0, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_1", 1, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_10", 10, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_11", 11, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_12", 12, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_13", 13, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_14", 14, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_15", 15, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_2", 2, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_3", 3, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_4", 4, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_5", 5, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_6", 6, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_7", 7, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_8", 8, 1});
   memModuleMap["Locks_Underflow", "0x0001F128"].push_back({"Lock_Underflow_9", 9, 1});
   memModuleMap["Memory_Control", "0x00016010"].push_back({"Memory_Zeroisation", 0, 1});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Parity_Error_Detection_Address", 0, 65535});
   memModuleMap["Parity_Failing_Address", "0x00012124"].push_back({"Valid", 16, 1});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Stop_Event", 8, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Start_Event", 16, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt1_Stop_Event", 24, 127});
   memModuleMap["Performance_Control0", "0x00011000"].push_back({"Cnt0_Start_Event", 0, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt1_Reset_Event", 8, 127});
   memModuleMap["Performance_Control1", "0x00011008"].push_back({"Cnt0_Reset_Event", 0, 127});
   memModuleMap["Performance_Control2", "0x0001100C"].push_back({"Cnt2_Stop_Event", 8, 127});
   memModuleMap["Performance_Control2", "0x0001100C"].push_back({"Cnt3_Start_Event", 16, 127});
   memModuleMap["Performance_Control2", "0x0001100C"].push_back({"Cnt3_Stop_Event", 24, 127});
   memModuleMap["Performance_Control2", "0x0001100C"].push_back({"Cnt2_Start_Event", 0, 127});
   memModuleMap["Performance_Control3", "0x00011010"].push_back({"Cnt3_Reset_Event", 8, 127});
   memModuleMap["Performance_Control3", "0x00011010"].push_back({"Cnt2_Reset_Event", 0, 127});
   memModuleMap["Performance_Counter0", "0x00011020"].push_back({"Counter0_Value", 0, 4294967295});
   memModuleMap["Performance_Counter0_Event_Value", "0x00011080"].push_back({"Counter0_Event_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1", "0x00011024"].push_back({"Counter1_Value", 0, 4294967295});
   memModuleMap["Performance_Counter1_Event_Value", "0x00011084"].push_back({"Counter1_Event_Value", 0, 4294967295});
   memModuleMap["Performance_Counter2", "0x00011028"].push_back({"Counter2_Value", 0, 4294967295});
   memModuleMap["Performance_Counter3", "0x0001102C"].push_back({"Counter3_Value", 0, 4294967295});
   memModuleMap["Spare_Reg", "0x00016000"].push_back({"Spare_Reg", 0, 65535});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset_Event", 8, 127});
   memModuleMap["Timer_Control", "0x00014000"].push_back({"Reset", 31, 1});
   memModuleMap["Timer_High", "0x000140FC"].push_back({"TimerHigh", 0, 4294967295});
   memModuleMap["Timer_Low", "0x000140F8"].push_back({"TimerLow", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_High_Value", "0x000140F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   memModuleMap["Timer_Trig_Event_Low_Value", "0x000140F0"].push_back({"TimerTrigLow", 0, 4294967295});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Start_Event", 16, 127});
   memModuleMap["Trace_Control0", "0x000140D0"].push_back({"Trace_Stop_Event", 24, 127});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"Packet_Type", 12, 7});
   memModuleMap["Trace_Control1", "0x000140D4"].push_back({"ID", 0, 31});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event1", 8, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event2", 16, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event3", 24, 127});
   memModuleMap["Trace_Event0", "0x000140E0"].push_back({"Trace_Event0", 0, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event5", 8, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event6", 16, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event7", 24, 127});
   memModuleMap["Trace_Event1", "0x000140E4"].push_back({"Trace_Event4", 0, 127});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"Mode", 0, 7});
   memModuleMap["Trace_Status", "0x000140D8"].push_back({"State", 8, 3});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Address", 0, 2047});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"WriteStrobeMask", 16, 255});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint0", "0x00014100"].push_back({"Read_Access", 31, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Address", 0, 2047});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"WriteStrobeMask", 16, 255});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"South_Access", 24, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"West_Access", 25, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"North_Access", 26, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"East_Access", 27, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"DMA_Access", 28, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"AXI_Access", 29, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Write_Access", 30, 1});
   memModuleMap["WatchPoint1", "0x00014104"].push_back({"Read_Access", 31, 1});
}

void AIE2PSUsedRegisters::populateMemoryTileMap() {
   memTileMap["CSSD_Trigger", "0x00096040"].push_back({"Trigger", 0, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane0", 0, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane1", 1, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane2", 2, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane3", 3, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane4", 4, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane5", 5, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane6", 6, 1});
   memTileMap["Checkbit_Error_Generation", "0x00092000"].push_back({"Lane7", 7, 1});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo2", 16, 3});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo0", 0, 3});
   memTileMap["Combo_event_control", "0x00094404"].push_back({"combo1", 8, 3});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventB", 8, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventC", 16, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventD", 24, 255});
   memTileMap["Combo_event_inputs", "0x00094400"].push_back({"eventA", 0, 255});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD0_0", "0x000A0000"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD0_1", "0x000A0004"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD0_2", "0x000A0008"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD0_3", "0x000A000C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD0_4", "0x000A0010"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD0_5", "0x000A0014"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD0_6", "0x000A0018"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD0_7", "0x000A001C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD10_0", "0x000A0140"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD10_1", "0x000A0144"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD10_2", "0x000A0148"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD10_3", "0x000A014C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD10_4", "0x000A0150"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD10_5", "0x000A0154"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD10_6", "0x000A0158"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD10_7", "0x000A015C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD11_0", "0x000A0160"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD11_1", "0x000A0164"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD11_2", "0x000A0168"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD11_3", "0x000A016C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD11_4", "0x000A0170"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD11_5", "0x000A0174"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD11_6", "0x000A0178"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD11_7", "0x000A017C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD12_0", "0x000A0180"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD12_1", "0x000A0184"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD12_2", "0x000A0188"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD12_3", "0x000A018C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD12_4", "0x000A0190"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD12_5", "0x000A0194"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD12_6", "0x000A0198"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD12_7", "0x000A019C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD13_0", "0x000A01A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD13_1", "0x000A01A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD13_2", "0x000A01A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD13_3", "0x000A01AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD13_4", "0x000A01B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD13_5", "0x000A01B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD13_6", "0x000A01B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD13_7", "0x000A01BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD14_0", "0x000A01C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD14_1", "0x000A01C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD14_2", "0x000A01C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD14_3", "0x000A01CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD14_4", "0x000A01D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD14_5", "0x000A01D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD14_6", "0x000A01D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD14_7", "0x000A01DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD15_0", "0x000A01E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD15_1", "0x000A01E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD15_2", "0x000A01E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD15_3", "0x000A01EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD15_4", "0x000A01F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD15_5", "0x000A01F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD15_6", "0x000A01F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD15_7", "0x000A01FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD16_0", "0x000A0200"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD16_1", "0x000A0204"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD16_2", "0x000A0208"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD16_3", "0x000A020C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD16_4", "0x000A0210"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD16_5", "0x000A0214"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD16_6", "0x000A0218"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD16_7", "0x000A021C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD17_0", "0x000A0220"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD17_1", "0x000A0224"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD17_2", "0x000A0228"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD17_3", "0x000A022C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD17_4", "0x000A0230"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD17_5", "0x000A0234"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD17_6", "0x000A0238"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD17_7", "0x000A023C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD18_0", "0x000A0240"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD18_1", "0x000A0244"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD18_2", "0x000A0248"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD18_3", "0x000A024C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD18_4", "0x000A0250"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD18_5", "0x000A0254"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD18_6", "0x000A0258"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD18_7", "0x000A025C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD19_0", "0x000A0260"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD19_1", "0x000A0264"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD19_2", "0x000A0268"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD19_3", "0x000A026C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD19_4", "0x000A0270"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD19_5", "0x000A0274"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD19_6", "0x000A0278"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD19_7", "0x000A027C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD1_0", "0x000A0020"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD1_1", "0x000A0024"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD1_2", "0x000A0028"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD1_3", "0x000A002C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD1_4", "0x000A0030"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD1_5", "0x000A0034"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD1_6", "0x000A0038"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD1_7", "0x000A003C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD20_0", "0x000A0280"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD20_1", "0x000A0284"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD20_2", "0x000A0288"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD20_3", "0x000A028C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD20_4", "0x000A0290"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD20_5", "0x000A0294"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD20_6", "0x000A0298"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD20_7", "0x000A029C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD21_0", "0x000A02A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD21_1", "0x000A02A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD21_2", "0x000A02A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD21_3", "0x000A02AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD21_4", "0x000A02B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD21_5", "0x000A02B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD21_6", "0x000A02B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD21_7", "0x000A02BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD22_0", "0x000A02C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD22_1", "0x000A02C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD22_2", "0x000A02C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD22_3", "0x000A02CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD22_4", "0x000A02D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD22_5", "0x000A02D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD22_6", "0x000A02D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD22_7", "0x000A02DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD23_0", "0x000A02E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD23_1", "0x000A02E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD23_2", "0x000A02E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD23_3", "0x000A02EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD23_4", "0x000A02F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD23_5", "0x000A02F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD23_6", "0x000A02F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD23_7", "0x000A02FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD24_0", "0x000A0300"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD24_1", "0x000A0304"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD24_2", "0x000A0308"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD24_3", "0x000A030C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD24_4", "0x000A0310"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD24_5", "0x000A0314"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD24_6", "0x000A0318"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD24_7", "0x000A031C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD25_0", "0x000A0320"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD25_1", "0x000A0324"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD25_2", "0x000A0328"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD25_3", "0x000A032C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD25_4", "0x000A0330"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD25_5", "0x000A0334"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD25_6", "0x000A0338"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD25_7", "0x000A033C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD26_0", "0x000A0340"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD26_1", "0x000A0344"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD26_2", "0x000A0348"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD26_3", "0x000A034C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD26_4", "0x000A0350"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD26_5", "0x000A0354"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD26_6", "0x000A0358"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD26_7", "0x000A035C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD27_0", "0x000A0360"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD27_1", "0x000A0364"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD27_2", "0x000A0368"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD27_3", "0x000A036C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD27_4", "0x000A0370"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD27_5", "0x000A0374"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD27_6", "0x000A0378"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD27_7", "0x000A037C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD28_0", "0x000A0380"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD28_1", "0x000A0384"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD28_2", "0x000A0388"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD28_3", "0x000A038C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD28_4", "0x000A0390"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD28_5", "0x000A0394"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD28_6", "0x000A0398"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD28_7", "0x000A039C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD29_0", "0x000A03A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD29_1", "0x000A03A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD29_2", "0x000A03A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD29_3", "0x000A03AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD29_4", "0x000A03B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD29_5", "0x000A03B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD29_6", "0x000A03B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD29_7", "0x000A03BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD2_0", "0x000A0040"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD2_1", "0x000A0044"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD2_2", "0x000A0048"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD2_3", "0x000A004C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD2_4", "0x000A0050"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD2_5", "0x000A0054"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD2_6", "0x000A0058"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD2_7", "0x000A005C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD30_0", "0x000A03C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD30_1", "0x000A03C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD30_2", "0x000A03C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD30_3", "0x000A03CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD30_4", "0x000A03D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD30_5", "0x000A03D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD30_6", "0x000A03D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD30_7", "0x000A03DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD31_0", "0x000A03E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD31_1", "0x000A03E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD31_2", "0x000A03E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD31_3", "0x000A03EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD31_4", "0x000A03F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD31_5", "0x000A03F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD31_6", "0x000A03F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD31_7", "0x000A03FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD32_0", "0x000A0400"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD32_1", "0x000A0404"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD32_2", "0x000A0408"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD32_3", "0x000A040C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD32_4", "0x000A0410"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD32_5", "0x000A0414"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD32_6", "0x000A0418"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD32_7", "0x000A041C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD33_0", "0x000A0420"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD33_1", "0x000A0424"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD33_2", "0x000A0428"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD33_3", "0x000A042C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD33_4", "0x000A0430"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD33_5", "0x000A0434"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD33_6", "0x000A0438"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD33_7", "0x000A043C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD34_0", "0x000A0440"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD34_1", "0x000A0444"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD34_2", "0x000A0448"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD34_3", "0x000A044C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD34_4", "0x000A0450"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD34_5", "0x000A0454"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD34_6", "0x000A0458"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD34_7", "0x000A045C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD35_0", "0x000A0460"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD35_1", "0x000A0464"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD35_2", "0x000A0468"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD35_3", "0x000A046C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD35_4", "0x000A0470"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD35_5", "0x000A0474"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD35_6", "0x000A0478"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD35_7", "0x000A047C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD36_0", "0x000A0480"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD36_1", "0x000A0484"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD36_2", "0x000A0488"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD36_3", "0x000A048C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD36_4", "0x000A0490"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD36_5", "0x000A0494"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD36_6", "0x000A0498"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD36_7", "0x000A049C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD37_0", "0x000A04A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD37_1", "0x000A04A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD37_2", "0x000A04A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD37_3", "0x000A04AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD37_4", "0x000A04B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD37_5", "0x000A04B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD37_6", "0x000A04B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD37_7", "0x000A04BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD38_0", "0x000A04C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD38_1", "0x000A04C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD38_2", "0x000A04C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD38_3", "0x000A04CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD38_4", "0x000A04D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD38_5", "0x000A04D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD38_6", "0x000A04D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD38_7", "0x000A04DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD39_0", "0x000A04E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD39_1", "0x000A04E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD39_2", "0x000A04E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD39_3", "0x000A04EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD39_4", "0x000A04F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD39_5", "0x000A04F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD39_6", "0x000A04F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD39_7", "0x000A04FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD3_0", "0x000A0060"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD3_1", "0x000A0064"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD3_2", "0x000A0068"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD3_3", "0x000A006C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD3_4", "0x000A0070"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD3_5", "0x000A0074"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD3_6", "0x000A0078"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD3_7", "0x000A007C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD40_0", "0x000A0500"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD40_1", "0x000A0504"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD40_2", "0x000A0508"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD40_3", "0x000A050C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD40_4", "0x000A0510"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD40_5", "0x000A0514"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD40_6", "0x000A0518"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD40_7", "0x000A051C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD41_0", "0x000A0520"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD41_1", "0x000A0524"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD41_2", "0x000A0528"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD41_3", "0x000A052C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD41_4", "0x000A0530"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD41_5", "0x000A0534"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD41_6", "0x000A0538"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD41_7", "0x000A053C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD42_0", "0x000A0540"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD42_1", "0x000A0544"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD42_2", "0x000A0548"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD42_3", "0x000A054C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD42_4", "0x000A0550"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD42_5", "0x000A0554"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD42_6", "0x000A0558"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD42_7", "0x000A055C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD43_0", "0x000A0560"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD43_1", "0x000A0564"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD43_2", "0x000A0568"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD43_3", "0x000A056C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD43_4", "0x000A0570"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD43_5", "0x000A0574"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD43_6", "0x000A0578"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD43_7", "0x000A057C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD44_0", "0x000A0580"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD44_1", "0x000A0584"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD44_2", "0x000A0588"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD44_3", "0x000A058C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD44_4", "0x000A0590"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD44_5", "0x000A0594"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD44_6", "0x000A0598"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD44_7", "0x000A059C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD45_0", "0x000A05A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD45_1", "0x000A05A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD45_2", "0x000A05A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD45_3", "0x000A05AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD45_4", "0x000A05B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD45_5", "0x000A05B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD45_6", "0x000A05B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD45_7", "0x000A05BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD46_0", "0x000A05C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD46_1", "0x000A05C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD46_2", "0x000A05C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD46_3", "0x000A05CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD46_4", "0x000A05D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD46_5", "0x000A05D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD46_6", "0x000A05D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD46_7", "0x000A05DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD47_0", "0x000A05E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD47_1", "0x000A05E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD47_2", "0x000A05E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD47_3", "0x000A05EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD47_4", "0x000A05F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD47_5", "0x000A05F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD47_6", "0x000A05F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD47_7", "0x000A05FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD4_0", "0x000A0080"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD4_1", "0x000A0084"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD4_2", "0x000A0088"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD4_3", "0x000A008C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD4_4", "0x000A0090"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD4_5", "0x000A0094"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD4_6", "0x000A0098"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD4_7", "0x000A009C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD5_0", "0x000A00A0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD5_1", "0x000A00A4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD5_2", "0x000A00A8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD5_3", "0x000A00AC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD5_4", "0x000A00B0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD5_5", "0x000A00B4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD5_6", "0x000A00B8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD5_7", "0x000A00BC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD6_0", "0x000A00C0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD6_1", "0x000A00C4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD6_2", "0x000A00C8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD6_3", "0x000A00CC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD6_4", "0x000A00D0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD6_5", "0x000A00D4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD6_6", "0x000A00D8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD6_7", "0x000A00DC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD7_0", "0x000A00E0"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD7_1", "0x000A00E4"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD7_2", "0x000A00E8"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD7_3", "0x000A00EC"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD7_4", "0x000A00F0"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD7_5", "0x000A00F4"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD7_6", "0x000A00F8"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD7_7", "0x000A00FC"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD8_0", "0x000A0100"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD8_1", "0x000A0104"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD8_2", "0x000A0108"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD8_3", "0x000A010C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD8_4", "0x000A0110"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD8_5", "0x000A0114"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD8_6", "0x000A0118"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD8_7", "0x000A011C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Buffer_Length", 0, 131071});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Out_Of_Order_BD_ID", 17, 63});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Packet_ID", 23, 31});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Packet_Type", 28, 7});
   memTileMap["DMA_BD9_0", "0x000A0120"].push_back({"Enable_Packet", 31, 1});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Base_Address", 0, 524287});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Use_Next_BD", 19, 1});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"Next_BD", 20, 63});
   memTileMap["DMA_BD9_1", "0x000A0124"].push_back({"D0_Pad_Before", 26, 63});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D0_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D0_Wrap", 17, 1023});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D1_Pad_Before_High", 27, 1});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D2_Pad_Before_High", 28, 3});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"D3_Stepsize_Zero", 30, 1});
   memTileMap["DMA_BD9_2", "0x000A0128"].push_back({"TLAST_Suppress", 31, 1});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Wrap", 17, 1023});
   memTileMap["DMA_BD9_3", "0x000A012C"].push_back({"D1_Pad_Before", 27, 31});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Wrap", 17, 1023});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"D2_Pad_Before", 27, 15});
   memTileMap["DMA_BD9_4", "0x000A0130"].push_back({"Enable_Compression", 31, 1});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D3_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D0_Pad_After", 17, 63});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D1_Pad_After", 23, 31});
   memTileMap["DMA_BD9_5", "0x000A0134"].push_back({"D2_Pad_After", 28, 15});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Stepsize", 0, 131071});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Wrap", 17, 63});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"Iteration_Current", 23, 63});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"D1_Pad_After_High", 29, 1});
   memTileMap["DMA_BD9_6", "0x000A0138"].push_back({"D2_Pad_After_High", 30, 3});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_Value", 8, 127});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_Enable", 15, 1});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Rel_ID", 16, 255});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Rel_Value", 24, 127});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Valid_BD", 31, 1});
   memTileMap["DMA_BD9_7", "0x000A013C"].push_back({"Lock_Acq_ID", 0, 255});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"S2MM_Sel1_Channel", 8, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"MM2S_Sel0_Channel", 16, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"MM2S_Sel1_Channel", 24, 7});
   memTileMap["DMA_Event_Channel_Selection", "0x000A06A0"].push_back({"S2MM_Sel0_Channel", 0, 7});
   memTileMap["DMA_MM2S_0_Constant_Pad_Value", "0x000A06E0"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_0_Ctrl", "0x000A0630"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_0_Start_Queue", "0x000A0634"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_1_Constant_Pad_Value", "0x000A06E4"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_1_Ctrl", "0x000A0638"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_1_Start_Queue", "0x000A063C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_2_Constant_Pad_Value", "0x000A06E8"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_2_Ctrl", "0x000A0640"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_2_Start_Queue", "0x000A0644"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_3_Constant_Pad_Value", "0x000A06EC"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_3_Ctrl", "0x000A0648"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_3_Start_Queue", "0x000A064C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_4_Constant_Pad_Value", "0x000A06F0"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_4_Ctrl", "0x000A0650"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_4_Start_Queue", "0x000A0654"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_5_Constant_Pad_Value", "0x000A06F4"].push_back({"Constant_Pad_Value", 0, 4294967295});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Reset", 1, 1});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_MM2S_5_Ctrl", "0x000A0658"].push_back({"Compression_Enable", 4, 1});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_MM2S_5_Start_Queue", "0x000A065C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_0", "0x000A0680"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_1", "0x000A0684"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_2", "0x000A0688"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_3", "0x000A068C"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_4", "0x000A0690"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Status", 0, 3});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Stalled_TCT", 5, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_MM2S_Status_5", "0x000A0694"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_0_Ctrl", "0x000A0600"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_0_Start_Queue", "0x000A0604"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_1_Ctrl", "0x000A0608"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_1_Start_Queue", "0x000A060C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_2_Ctrl", "0x000A0610"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_2_Start_Queue", "0x000A0614"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_3_Ctrl", "0x000A0618"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_3_Start_Queue", "0x000A061C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_4_Ctrl", "0x000A0620"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_4_Start_Queue", "0x000A0624"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Reset", 1, 1});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Controller_ID", 8, 255});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"FoT_Mode", 16, 3});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Enable_Out_of_Order", 3, 1});
   memTileMap["DMA_S2MM_5_Ctrl", "0x000A0628"].push_back({"Decompression_Enable", 4, 1});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Repeat_Count", 16, 255});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Enable_Token_Issue", 31, 1});
   memTileMap["DMA_S2MM_5_Start_Queue", "0x000A062C"].push_back({"Start_BD_ID", 0, 63});
   memTileMap["DMA_S2MM_Current_Write_Count_0", "0x000A06B0"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_1", "0x000A06B4"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_2", "0x000A06B8"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_3", "0x000A06BC"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_4", "0x000A06C0"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_Current_Write_Count_5", "0x000A06C4"].push_back({"Current_Write_Count", 0, 131071});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x000A06C8"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x000A06CC"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_2", "0x000A06D0"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_3", "0x000A06D4"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_4", "0x000A06D8"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Write_Count", 0, 262143});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"BD_ID", 24, 63});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Last_in_Task", 30, 1});
   memTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_5", "0x000A06DC"].push_back({"Valid", 31, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_0", "0x000A0660"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_1", "0x000A0664"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_2", "0x000A0668"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_3", "0x000A066C"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_4", "0x000A0670"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_BD_Unavailable", 10, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_BD_Invalid", 11, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Task_Queue_Overflow", 18, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Channel_Running", 19, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Status", 0, 3});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Lock_Acq", 2, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Task_Queue_Size", 20, 7});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Cur_BD", 24, 63});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Lock_Rel", 3, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_Stream_Starvation", 4, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_Lock_Access_to_Unavailable", 8, 1});
   memTileMap["DMA_S2MM_Status_5", "0x000A0674"].push_back({"Error_DM_Access_to_Unavailable", 9, 1});
   memTileMap["ECC_Failing_Address", "0x00092120"].push_back({"ECC_Error_Detection_Address", 0, 524287});
   memTileMap["ECC_Failing_Address", "0x00092120"].push_back({"Valid", 19, 1});
   memTileMap["ECC_Scrubbing_Event", "0x00092110"].push_back({"Scrubbing_Event_Number", 0, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_Event_1", 16, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_Event_0", 0, 255});
   memTileMap["Edge_Detection_event_control", "0x00094408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   memTileMap["Event_Broadcast0", "0x00094010"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast1", "0x00094014"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast10", "0x00094038"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast11", "0x0009403C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast12", "0x00094040"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast13", "0x00094044"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast14", "0x00094048"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast15", "0x0009404C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast2", "0x00094018"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast3", "0x0009401C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast4", "0x00094020"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast5", "0x00094024"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast6", "0x00094028"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast7", "0x0009402C"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast8", "0x00094030"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast9", "0x00094034"].push_back({"Event", 0, 255});
   memTileMap["Event_Broadcast_A_Block_East_Clr", "0x00094084"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_East_Set", "0x00094080"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_East_Value", "0x00094088"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Clr", "0x00094074"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Set", "0x00094070"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_North_Value", "0x00094078"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Clr", "0x00094054"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Set", "0x00094050"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_South_Value", "0x00094058"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Clr", "0x00094064"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Set", "0x00094060"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_A_Block_West_Value", "0x00094068"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Clr", "0x000940C4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Set", "0x000940C0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_East_Value", "0x000940C8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Clr", "0x000940B4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Set", "0x000940B0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_North_Value", "0x000940B8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Clr", "0x00094094"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Set", "0x00094090"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_South_Value", "0x00094098"].push_back({"Value", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Clr", "0x000940A4"].push_back({"Clear", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Set", "0x000940A0"].push_back({"Set", 0, 65535});
   memTileMap["Event_Broadcast_B_Block_West_Value", "0x000940A8"].push_back({"Value", 0, 65535});
   memTileMap["Event_Generate", "0x00094008"].push_back({"Event", 0, 255});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Timer_Sync", 0, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Timer_Value_Reached", 1, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Edge_Detection_Event_0", 10, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Edge_Detection_Event_1", 11, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt0_Event", 2, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt1_Event", 3, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt2_Event", 4, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Perf_Cnt3_Event", 5, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_0", 6, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_1", 7, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_2", 8, 1});
   memTileMap["Event_Group_0_Enable", "0x00094500"].push_back({"Combo_Event_3", 9, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_0", 0, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_1", 1, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_10", 10, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_11", 11, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_12", 12, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_13", 13, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_14", 14, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_15", 15, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_2", 2, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_3", 3, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_4", 4, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_5", 5, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_6", 6, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_7", 7, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_8", 8, 1});
   memTileMap["Event_Group_Broadcast_Enable", "0x0009451C"].push_back({"Broadcast_A_9", 9, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_start_task", 0, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_start_task", 1, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_finished_task", 10, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_finished_task", 11, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_stalled_lock_acquire", 12, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_stalled_lock_acquire", 13, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_stalled_lock_acquire", 14, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_stalled_lock_acquire", 15, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_stream_starvation", 16, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_stream_starvation", 17, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_stream_backpressure", 18, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_stream_backpressure", 19, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_start_task", 2, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_memory_backpressure", 20, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_memory_backpressure", 21, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_memory_starvation", 22, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_memory_starvation", 23, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_start_task", 3, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_finished_BD", 4, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_finished_BD", 5, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel0_finished_BD", 6, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_MM2S_Sel1_finished_BD", 7, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel0_finished_task", 8, 1});
   memTileMap["Event_Group_DMA_Enable", "0x00094508"].push_back({"DMA_S2MM_Sel1_finished_task", 9, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_Scrub_Corrected", 0, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_Scrub_2bit", 1, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Lock_Error", 10, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_Task_Token_Stall", 11, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_1bit", 2, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DM_ECC_Error_2bit", 3, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_S2MM_Error", 4, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"DMA_MM2S_Error", 5, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Stream_Switch_Port_Parity_Error", 6, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Stream_Pkt_Parity_Error", 7, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"Control_Pkt_Error", 8, 1});
   memTileMap["Event_Group_Error_Enable", "0x00094518"].push_back({"AXI_MM_Slave_Error", 9, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_acq_eq", 0, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_acq_ge", 1, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_rel", 10, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_equal_to_value", 11, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_acq_eq", 12, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_acq_ge", 13, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_rel", 14, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel3_equal_to_value", 15, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_acq_eq", 16, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_acq_ge", 17, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_rel", 18, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel4_equal_to_value", 19, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_rel", 2, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_acq_eq", 20, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_acq_ge", 21, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_rel", 22, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel5_equal_to_value", 23, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_acq_eq", 24, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_acq_ge", 25, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_rel", 26, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel6_equal_to_value", 27, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_acq_eq", 28, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_acq_ge", 29, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel0_equal_to_value", 3, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_rel", 30, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel7_equal_to_value", 31, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_acq_eq", 4, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_acq_ge", 5, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_rel", 6, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel1_equal_to_value", 7, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_acq_eq", 8, 1});
   memTileMap["Event_Group_Lock_Enable", "0x0009450C"].push_back({"Lock_Sel2_acq_ge", 9, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_0", 0, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_1", 1, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_2", 2, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_3", 3, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_4", 4, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_5", 5, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_6", 6, 1});
   memTileMap["Event_Group_Memory_Conflict_Enable", "0x00094514"].push_back({"Conflict_DM_Bank_7", 7, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_0", 0, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_0", 1, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_2", 10, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_2", 11, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_3", 12, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_3", 13, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_3", 14, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_3", 15, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_4", 16, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_4", 17, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_4", 18, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_4", 19, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_0", 2, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_5", 20, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_5", 21, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_5", 22, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_5", 23, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_6", 24, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_6", 25, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_6", 26, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_6", 27, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_7", 28, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_7", 29, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_0", 3, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_7", 30, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_7", 31, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_1", 4, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_1", 5, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Stalled_1", 6, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_TLAST_1", 7, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Idle_2", 8, 1});
   memTileMap["Event_Group_Stream_Switch_Enable", "0x00094510"].push_back({"Port_Running_2", 9, 1});
   memTileMap["Event_Group_User_Event_Enable", "0x00094520"].push_back({"User_Event_0", 0, 1});
   memTileMap["Event_Group_User_Event_Enable", "0x00094520"].push_back({"User_Event_1", 1, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_0", 0, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_1", 1, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_2", 2, 1});
   memTileMap["Event_Group_Watchpoint_Enable", "0x00094504"].push_back({"Watchpoint_3", 3, 1});
   memTileMap["Event_Status0", "0x00094200"].push_back({"Event_31_0_Status", 0, 4294967295});
   memTileMap["Event_Status1", "0x00094204"].push_back({"Event_63_32_Status", 0, 4294967295});
   memTileMap["Event_Status2", "0x00094208"].push_back({"Event_95_64_Status", 0, 4294967295});
   memTileMap["Event_Status3", "0x0009420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   memTileMap["Event_Status4", "0x00094210"].push_back({"Event_159_128_Status", 0, 4294967295});
   memTileMap["Event_Status5", "0x00094214"].push_back({"Event_191_160_Status", 0, 4294967295});
   memTileMap["Lock0_value", "0x000C0000"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock10_value", "0x000C00A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock11_value", "0x000C00B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock12_value", "0x000C00C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock13_value", "0x000C00D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock14_value", "0x000C00E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock15_value", "0x000C00F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock16_value", "0x000C0100"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock17_value", "0x000C0110"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock18_value", "0x000C0120"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock19_value", "0x000C0130"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock1_value", "0x000C0010"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock20_value", "0x000C0140"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock21_value", "0x000C0150"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock22_value", "0x000C0160"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock23_value", "0x000C0170"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock24_value", "0x000C0180"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock25_value", "0x000C0190"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock26_value", "0x000C01A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock27_value", "0x000C01B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock28_value", "0x000C01C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock29_value", "0x000C01D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock2_value", "0x000C0020"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock30_value", "0x000C01E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock31_value", "0x000C01F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock32_value", "0x000C0200"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock33_value", "0x000C0210"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock34_value", "0x000C0220"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock35_value", "0x000C0230"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock36_value", "0x000C0240"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock37_value", "0x000C0250"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock38_value", "0x000C0260"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock39_value", "0x000C0270"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock3_value", "0x000C0030"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock40_value", "0x000C0280"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock41_value", "0x000C0290"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock42_value", "0x000C02A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock43_value", "0x000C02B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock44_value", "0x000C02C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock45_value", "0x000C02D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock46_value", "0x000C02E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock47_value", "0x000C02F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock48_value", "0x000C0300"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock49_value", "0x000C0310"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock4_value", "0x000C0040"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock50_value", "0x000C0320"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock51_value", "0x000C0330"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock52_value", "0x000C0340"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock53_value", "0x000C0350"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock54_value", "0x000C0360"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock55_value", "0x000C0370"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock56_value", "0x000C0380"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock57_value", "0x000C0390"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock58_value", "0x000C03A0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock59_value", "0x000C03B0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock5_value", "0x000C0050"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock60_value", "0x000C03C0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock61_value", "0x000C03D0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock62_value", "0x000C03E0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock63_value", "0x000C03F0"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock6_value", "0x000C0060"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock7_value", "0x000C0070"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock8_value", "0x000C0080"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock9_value", "0x000C0090"].push_back({"Lock_value", 0, 63});
   memTileMap["Lock_Request", "0x000D0000"].push_back({"Request_Result", 0, 1});
   memTileMap["Locks_Event_Selection_0", "0x000C0400"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_0", "0x000C0400"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_1", "0x000C0404"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_1", "0x000C0404"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_2", "0x000C0408"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_2", "0x000C0408"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_3", "0x000C040C"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_3", "0x000C040C"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_4", "0x000C0410"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_4", "0x000C0410"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_5", "0x000C0414"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_5", "0x000C0414"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_6", "0x000C0418"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_6", "0x000C0418"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Event_Selection_7", "0x000C041C"].push_back({"Lock_Select", 16, 63});
   memTileMap["Locks_Event_Selection_7", "0x000C041C"].push_back({"Lock_Value", 0, 63});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_0", 0, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_1", 1, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_10", 10, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_11", 11, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_12", 12, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_13", 13, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_14", 14, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_15", 15, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_16", 16, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_17", 17, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_18", 18, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_19", 19, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_2", 2, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_20", 20, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_21", 21, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_22", 22, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_23", 23, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_24", 24, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_25", 25, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_26", 26, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_27", 27, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_28", 28, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_29", 29, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_3", 3, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_30", 30, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_31", 31, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_4", 4, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_5", 5, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_6", 6, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_7", 7, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_8", 8, 1});
   memTileMap["Locks_Overflow_0", "0x000C0420"].push_back({"Lock_Overflow_9", 9, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_32", 0, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_33", 1, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_42", 10, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_43", 11, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_44", 12, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_45", 13, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_46", 14, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_47", 15, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_48", 16, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_49", 17, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_50", 18, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_51", 19, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_34", 2, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_52", 20, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_53", 21, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_54", 22, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_55", 23, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_56", 24, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_57", 25, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_58", 26, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_59", 27, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_60", 28, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_61", 29, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_35", 3, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_62", 30, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_63", 31, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_36", 4, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_37", 5, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_38", 6, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_39", 7, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_40", 8, 1});
   memTileMap["Locks_Overflow_1", "0x000C0424"].push_back({"Lock_Overflow_41", 9, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_0", 0, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_1", 1, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_10", 10, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_11", 11, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_12", 12, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_13", 13, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_14", 14, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_15", 15, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_16", 16, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_17", 17, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_18", 18, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_19", 19, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_2", 2, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_20", 20, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_21", 21, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_22", 22, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_23", 23, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_24", 24, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_25", 25, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_26", 26, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_27", 27, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_28", 28, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_29", 29, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_3", 3, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_30", 30, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_31", 31, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_4", 4, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_5", 5, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_6", 6, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_7", 7, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_8", 8, 1});
   memTileMap["Locks_Underflow_0", "0x000C0428"].push_back({"Lock_Underflow_9", 9, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_32", 0, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_33", 1, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_42", 10, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_43", 11, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_44", 12, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_45", 13, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_46", 14, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_47", 15, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_48", 16, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_49", 17, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_50", 18, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_51", 19, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_34", 2, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_52", 20, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_53", 21, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_54", 22, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_55", 23, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_56", 24, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_57", 25, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_58", 26, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_59", 27, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_60", 28, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_61", 29, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_35", 3, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_62", 30, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_63", 31, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_36", 4, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_37", 5, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_38", 6, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_39", 7, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_40", 8, 1});
   memTileMap["Locks_Underflow_1", "0x000C042C"].push_back({"Lock_Underflow_41", 9, 1});
   memTileMap["Memory_Control", "0x00096048"].push_back({"Memory_Zeroisation", 0, 1});
   memTileMap["Memory_Control", "0x00096048"].push_back({"Memory_Interleaving", 1, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Memory_Module_Clock_Enable", 1, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"Ctrl_Pkt_Tlast_Error_Enable", 4, 1});
   memTileMap["Module_Clock_Control", "0x000FFF00"].push_back({"DMA_Adaptive_Clock_Gate", 5, 1});
   memTileMap["Module_Reset_Control", "0x000FFF10"].push_back({"Stream_Switch_Reset", 0, 1});
   memTileMap["Module_Reset_Control", "0x000FFF10"].push_back({"Memory_Reset", 1, 1});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt0_Stop_Event", 8, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt1_Start_Event", 16, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt1_Stop_Event", 24, 255});
   memTileMap["Performance_Control0", "0x00091000"].push_back({"Cnt0_Start_Event", 0, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt2_Stop_Event", 8, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt3_Start_Event", 16, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt3_Stop_Event", 24, 255});
   memTileMap["Performance_Control1", "0x00091004"].push_back({"Cnt2_Start_Event", 0, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt1_Reset_Event", 8, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt2_Reset_Event", 16, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt3_Reset_Event", 24, 255});
   memTileMap["Performance_Control2", "0x00091008"].push_back({"Cnt0_Reset_Event", 0, 255});
   memTileMap["Performance_Control3", "0x0009100C"].push_back({"Cnt4_Stop_Event", 8, 255});
   memTileMap["Performance_Control3", "0x0009100C"].push_back({"Cnt5_Start_Event", 16, 255});
   memTileMap["Performance_Control3", "0x0009100C"].push_back({"Cnt5_Stop_Event", 24, 255});
   memTileMap["Performance_Control3", "0x0009100C"].push_back({"Cnt4_Start_Event", 0, 255});
   memTileMap["Performance_Control4", "0x00091010"].push_back({"Cnt5_Reset_Event", 8, 255});
   memTileMap["Performance_Control4", "0x00091010"].push_back({"Cnt4_Reset_Event", 0, 255});
   memTileMap["Performance_Counter0", "0x00091020"].push_back({"Counter0_Value", 0, 4294967295});
   memTileMap["Performance_Counter0_Event_Value", "0x00091080"].push_back({"Counter0_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter1", "0x00091024"].push_back({"Counter1_Value", 0, 4294967295});
   memTileMap["Performance_Counter1_Event_Value", "0x00091084"].push_back({"Counter1_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter2", "0x00091028"].push_back({"Counter2_Value", 0, 4294967295});
   memTileMap["Performance_Counter2_Event_Value", "0x00091088"].push_back({"Counter2_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter3", "0x0009102C"].push_back({"Counter3_Value", 0, 4294967295});
   memTileMap["Performance_Counter3_Event_Value", "0x0009108C"].push_back({"Counter3_Event_Value", 0, 4294967295});
   memTileMap["Performance_Counter4", "0x00091030"].push_back({"Counter4_Value", 0, 4294967295});
   memTileMap["Performance_Counter5", "0x00091034"].push_back({"Counter5_Value", 0, 4294967295});
   memTileMap["Spare_Reg", "0x000FFFF4"].push_back({"Spare_Reg", 0, 65535});
   memTileMap["Spare_Reg_Privileged", "0x000FFFF0"].push_back({"Spare_Reg", 0, 65535});
   memTileMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x000B0F38"].push_back({"Abort_Period", 0, 15});
   memTileMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x000B0F34"].push_back({"Active", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x000B0808"].push_back({"Enable", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Packet_Count_0", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Slave_ID_1", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Packet_Count_1", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x000B0800"].push_back({"Slave_ID_0", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Packet_Count_2", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Slave_ID_3", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Packet_Count_3", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x000B0804"].push_back({"Slave_ID_2", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x000B0818"].push_back({"Enable", 0, 1});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Packet_Count_0", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Slave_ID_1", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Packet_Count_1", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x000B0810"].push_back({"Slave_ID_0", 0, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Packet_Count_2", 8, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Slave_ID_3", 16, 31});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Packet_Count_3", 24, 63});
   memTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x000B0814"].push_back({"Slave_ID_2", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_1_ID", 8, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_1_Master_Slave", 13, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_2_ID", 16, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_2_Master_Slave", 21, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_3_ID", 24, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_3_Master_Slave", 29, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_0_ID", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_0", "0x000B0F00"].push_back({"Port_0_Master_Slave", 5, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_5_ID", 8, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_5_Master_Slave", 13, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_6_ID", 16, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_6_Master_Slave", 21, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_7_ID", 24, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_7_Master_Slave", 29, 1});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_4_ID", 0, 31});
   memTileMap["Stream_Switch_Event_Port_Selection_1", "0x000B0F04"].push_back({"Port_4_Master_Slave", 5, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA0", "0x000B0000"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA1", "0x000B0004"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA2", "0x000B0008"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA3", "0x000B000C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA4", "0x000B0010"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_DMA5", "0x000B0014"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North0", "0x000B002C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North1", "0x000B0030"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North2", "0x000B0034"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North3", "0x000B0038"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North4", "0x000B003C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_North5", "0x000B0040"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South0", "0x000B001C"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South1", "0x000B0020"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South2", "0x000B0024"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_South3", "0x000B0028"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Master_Enable", 31, 1});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Configuration", 0, 127});
   memTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x000B0018"].push_back({"Drop_Header", 7, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_0_lower", 0, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_1_lower", 1, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_0_upper", 16, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_1_upper", 17, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_2_upper", 18, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_3_upper", 19, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_2_lower", 2, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_4_upper", 20, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_5_upper", 21, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Tile_Control_upper", 22, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Mem_trace_upper", 23, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_3_lower", 3, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_4_lower", 4, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"DMA_5_lower", 5, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Tile_Control_lower", 6, 1});
   memTileMap["Stream_Switch_Parity_Injection", "0x000B0F20"].push_back({"Mem_trace_lower", 7, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_0", 0, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_1", 1, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_2", 2, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_3", 3, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_4", 4, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"DMA_5", 5, 1});
   memTileMap["Stream_Switch_Parity_Status", "0x000B0F10"].push_back({"Tile_Control", 6, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_0", "0x000B0100"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_0", "0x000B0100"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_1", "0x000B0104"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_1", "0x000B0104"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_2", "0x000B0108"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_2", "0x000B0108"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_3", "0x000B010C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_3", "0x000B010C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_4", "0x000B0110"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_4", "0x000B0110"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_5", "0x000B0114"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_DMA_5", "0x000B0114"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_0", "0x000B0134"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_0", "0x000B0134"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_1", "0x000B0138"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_1", "0x000B0138"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_2", "0x000B013C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_2", "0x000B013C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_North_3", "0x000B0140"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_North_3", "0x000B0140"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_0", "0x000B011C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_0", "0x000B011C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_1", "0x000B0120"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_1", "0x000B0120"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_2", "0x000B0124"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_2", "0x000B0124"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_3", "0x000B0128"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_3", "0x000B0128"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_4", "0x000B012C"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_4", "0x000B012C"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_South_5", "0x000B0130"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_South_5", "0x000B0130"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x000B0118"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x000B0118"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_Config_Trace", "0x000B0144"].push_back({"Packet_Enable", 30, 1});
   memTileMap["Stream_Switch_Slave_Config_Trace", "0x000B0144"].push_back({"Slave_Enable", 31, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot0", "0x000B0200"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot1", "0x000B0204"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot2", "0x000B0208"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_0_Slot3", "0x000B020C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot0", "0x000B0210"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot1", "0x000B0214"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot2", "0x000B0218"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_1_Slot3", "0x000B021C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot0", "0x000B0220"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot1", "0x000B0224"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot2", "0x000B0228"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_2_Slot3", "0x000B022C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot0", "0x000B0230"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot1", "0x000B0234"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot2", "0x000B0238"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_3_Slot3", "0x000B023C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot0", "0x000B0240"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot1", "0x000B0244"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot2", "0x000B0248"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_4_Slot3", "0x000B024C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot0", "0x000B0250"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot1", "0x000B0254"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot2", "0x000B0258"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_DMA_5_Slot3", "0x000B025C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot0", "0x000B02D0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot1", "0x000B02D4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot2", "0x000B02D8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_0_Slot3", "0x000B02DC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot0", "0x000B02E0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot1", "0x000B02E4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot2", "0x000B02E8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_1_Slot3", "0x000B02EC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot0", "0x000B02F0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot1", "0x000B02F4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot2", "0x000B02F8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_2_Slot3", "0x000B02FC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot0", "0x000B0300"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot1", "0x000B0304"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot2", "0x000B0308"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_North_3_Slot3", "0x000B030C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot0", "0x000B0270"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot1", "0x000B0274"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot2", "0x000B0278"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_0_Slot3", "0x000B027C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot0", "0x000B0280"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot1", "0x000B0284"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot2", "0x000B0288"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_1_Slot3", "0x000B028C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot0", "0x000B0290"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot1", "0x000B0294"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot2", "0x000B0298"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_2_Slot3", "0x000B029C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot0", "0x000B02A0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot1", "0x000B02A4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot2", "0x000B02A8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_3_Slot3", "0x000B02AC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot0", "0x000B02B0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot1", "0x000B02B4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot2", "0x000B02B8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_4_Slot3", "0x000B02BC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot0", "0x000B02C0"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot1", "0x000B02C4"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot2", "0x000B02C8"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_South_5_Slot3", "0x000B02CC"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x000B0260"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x000B0264"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x000B0268"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x000B026C"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot0", "0x000B0310"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot1", "0x000B0314"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot2", "0x000B0318"].push_back({"enable", 8, 1});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"mask", 16, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"id", 24, 31});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"arbit", 0, 7});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"msel", 4, 3});
   memTileMap["Stream_Switch_Slave_Trace_Slot3", "0x000B031C"].push_back({"enable", 8, 1});
   memTileMap["Tile_Control", "0x000FFF20"].push_back({"Isolate_From_South", 0, 1});
   memTileMap["Tile_Control", "0x000FFF20"].push_back({"Isolate_From_West", 1, 1});
   memTileMap["Tile_Control", "0x000FFF20"].push_back({"Isolate_From_North", 2, 1});
   memTileMap["Tile_Control", "0x000FFF20"].push_back({"Isolate_From_East", 3, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"First_Header_Parity_Error", 0, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"Second_Header_Parity_Error", 1, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"SLVERR_On_Access", 2, 1});
   memTileMap["Tile_Control_Packet_Handler_Status", "0x000B0F30"].push_back({"Tlast_Error", 3, 1});
   memTileMap["Timer_Control", "0x00094000"].push_back({"Reset_Event", 8, 255});
   memTileMap["Timer_Control", "0x00094000"].push_back({"Reset", 31, 1});
   memTileMap["Timer_High", "0x000940FC"].push_back({"TimerHigh", 0, 4294967295});
   memTileMap["Timer_Low", "0x000940F8"].push_back({"TimerLow", 0, 4294967295});
   memTileMap["Timer_Trig_Event_High_Value", "0x000940F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   memTileMap["Timer_Trig_Event_Low_Value", "0x000940F0"].push_back({"TimerTrigLow", 0, 4294967295});
   memTileMap["Trace_Control0", "0x000940D0"].push_back({"Trace_Start_Event", 16, 255});
   memTileMap["Trace_Control0", "0x000940D0"].push_back({"Trace_Stop_Event", 24, 255});
   memTileMap["Trace_Control1", "0x000940D4"].push_back({"Packet_Type", 12, 7});
   memTileMap["Trace_Control1", "0x000940D4"].push_back({"ID", 0, 31});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event1", 8, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event2", 16, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event3", 24, 255});
   memTileMap["Trace_Event0", "0x000940E0"].push_back({"Trace_Event0", 0, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event5", 8, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event6", 16, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event7", 24, 255});
   memTileMap["Trace_Event1", "0x000940E4"].push_back({"Trace_Event4", 0, 255});
   memTileMap["Trace_Status", "0x000940D8"].push_back({"Mode", 0, 7});
   memTileMap["Trace_Status", "0x000940D8"].push_back({"State", 8, 3});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Address", 0, 16383});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"WriteStrobeMask", 16, 255});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint0", "0x00094100"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Address", 0, 16383});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"WriteStrobeMask", 16, 255});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint1", "0x00094104"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Address", 0, 16383});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"WriteStrobeMask", 16, 255});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint2", "0x00094108"].push_back({"Read_Access", 29, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Address", 0, 16383});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"WriteStrobeMask", 16, 255});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"West_Access", 24, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"East_Access", 25, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"DMA_Access", 26, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"AXI_Access", 27, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Write_Access", 28, 1});
   memTileMap["WatchPoint3", "0x0009410C"].push_back({"Read_Access", 29, 1});
}

void AIE2PSUsedRegisters::populateShimTileMap() {
   shimTileMap["AXI_MM_Outstanding_Transactions", "0x00002120"].push_back({"NoC_Module_To_NMU", 0, 1});
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Trigger", 0, 1});
   shimTileMap["BISR_cache_ctrl", "0x00036000"].push_back({"Clear", 4, 1});
   shimTileMap["BISR_cache_data0", "0x00036010"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data1", "0x00036014"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data2", "0x00036018"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data3", "0x0003601C"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data4", "0x00036020"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data5", "0x00036024"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data6", "0x00036028"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_data7", "0x0003602C"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Done", 0, 1});
   shimTileMap["BISR_cache_status", "0x00036008"].push_back({"Pass", 1, 1});
   shimTileMap["BISR_test_data0", "0x00036030"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data1", "0x00036034"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data2", "0x00036038"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data3", "0x0003603C"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data4", "0x00036040"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data5", "0x00036044"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data6", "0x00036048"].push_back({"Data", 0, 4294967295});
   shimTileMap["BISR_test_data7", "0x0003604C"].push_back({"Data", 0, 4294967295});
   shimTileMap["CSSD_Trigger", "0x0007FF4C"].push_back({"Trigger", 0, 1});
   shimTileMap["Column_Clock_Control", "0x0007FF20"].push_back({"Clock_Buffer_Enable", 0, 1});
   shimTileMap["Column_Clock_Control", "0x0007FF20"].push_back({"Column_SRAMs_Sleep", 1, 1});
   shimTileMap["Column_Reset_Control", "0x0007FF28"].push_back({"Reset", 0, 1});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo2", 16, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo0", 0, 3});
   shimTileMap["Combo_event_control", "0x00034404"].push_back({"combo1", 8, 3});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventB", 8, 255});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventC", 16, 255});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventD", 24, 255});
   shimTileMap["Combo_event_inputs", "0x00034400"].push_back({"eventA", 0, 255});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"First_Header_Parity_Error", 0, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Second_Header_Parity_Error", 1, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"SLVERR_On_Access", 2, 1});
   shimTileMap["Control_Packet_Handler_Status", "0x0003FF30"].push_back({"Tlast_Error", 3, 1});
   shimTileMap["Core_Control", "0x000C0004"].push_back({"Wakeup", 0, 1});
   shimTileMap["Core_Control", "0x000C0004"].push_back({"Go_To_Sleep", 1, 1});
   shimTileMap["Core_Interrupt_Status", "0x000C0008"].push_back({"Go_To_Sleep", 0, 1});
   shimTileMap["Core_Interrupt_Status", "0x000C0008"].push_back({"Event_Action", 1, 1});
   shimTileMap["Core_Status", "0x000C0000"].push_back({"Sleep", 0, 1});
   shimTileMap["Core_Status", "0x000C0000"].push_back({"Interrupt", 1, 1});
   shimTileMap["DMA_BD0_0", "0x00009000"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD0_1", "0x00009004"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD0_2", "0x00009008"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD0_2", "0x00009008"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD0_2", "0x00009008"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD0_2", "0x00009008"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD0_2", "0x00009008"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD0_3", "0x0000900C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_3", "0x0000900C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD0_3", "0x0000900C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD0_4", "0x00009010"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_4", "0x00009010"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD0_4", "0x00009010"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD0_5", "0x00009014"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_5", "0x00009014"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD0_5", "0x00009014"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD0_6", "0x00009018"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD0_6", "0x00009018"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD0_6", "0x00009018"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD0_7", "0x0000901C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD0_8", "0x00009020"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD10_0", "0x000091E0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD10_1", "0x000091E4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD10_2", "0x000091E8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD10_2", "0x000091E8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD10_2", "0x000091E8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD10_2", "0x000091E8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD10_2", "0x000091E8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD10_3", "0x000091EC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_3", "0x000091EC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD10_3", "0x000091EC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD10_4", "0x000091F0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_4", "0x000091F0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD10_4", "0x000091F0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD10_5", "0x000091F4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_5", "0x000091F4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD10_5", "0x000091F4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD10_6", "0x000091F8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD10_6", "0x000091F8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD10_6", "0x000091F8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD10_7", "0x000091FC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD10_8", "0x00009200"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD11_0", "0x00009210"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD11_1", "0x00009214"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD11_2", "0x00009218"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD11_2", "0x00009218"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD11_2", "0x00009218"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD11_2", "0x00009218"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD11_2", "0x00009218"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD11_3", "0x0000921C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_3", "0x0000921C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD11_3", "0x0000921C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD11_4", "0x00009220"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_4", "0x00009220"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD11_4", "0x00009220"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD11_5", "0x00009224"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_5", "0x00009224"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD11_5", "0x00009224"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD11_6", "0x00009228"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD11_6", "0x00009228"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD11_6", "0x00009228"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD11_7", "0x0000922C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD11_8", "0x00009230"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD12_0", "0x00009240"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD12_1", "0x00009244"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD12_2", "0x00009248"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD12_2", "0x00009248"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD12_2", "0x00009248"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD12_2", "0x00009248"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD12_2", "0x00009248"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD12_3", "0x0000924C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_3", "0x0000924C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD12_3", "0x0000924C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD12_4", "0x00009250"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_4", "0x00009250"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD12_4", "0x00009250"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD12_5", "0x00009254"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_5", "0x00009254"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD12_5", "0x00009254"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD12_6", "0x00009258"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD12_6", "0x00009258"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD12_6", "0x00009258"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD12_7", "0x0000925C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD12_8", "0x00009260"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD13_0", "0x00009270"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD13_1", "0x00009274"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD13_2", "0x00009278"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD13_2", "0x00009278"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD13_2", "0x00009278"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD13_2", "0x00009278"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD13_2", "0x00009278"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD13_3", "0x0000927C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_3", "0x0000927C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD13_3", "0x0000927C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD13_4", "0x00009280"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_4", "0x00009280"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD13_4", "0x00009280"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD13_5", "0x00009284"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_5", "0x00009284"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD13_5", "0x00009284"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD13_6", "0x00009288"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD13_6", "0x00009288"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD13_6", "0x00009288"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD13_7", "0x0000928C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD13_8", "0x00009290"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD14_0", "0x000092A0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD14_1", "0x000092A4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD14_2", "0x000092A8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD14_2", "0x000092A8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD14_2", "0x000092A8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD14_2", "0x000092A8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD14_2", "0x000092A8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD14_3", "0x000092AC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_3", "0x000092AC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD14_3", "0x000092AC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD14_4", "0x000092B0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_4", "0x000092B0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD14_4", "0x000092B0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD14_5", "0x000092B4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_5", "0x000092B4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD14_5", "0x000092B4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD14_6", "0x000092B8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD14_6", "0x000092B8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD14_6", "0x000092B8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD14_7", "0x000092BC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD14_8", "0x000092C0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD15_0", "0x000092D0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD15_1", "0x000092D4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD15_2", "0x000092D8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD15_2", "0x000092D8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD15_2", "0x000092D8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD15_2", "0x000092D8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD15_2", "0x000092D8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD15_3", "0x000092DC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_3", "0x000092DC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD15_3", "0x000092DC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD15_4", "0x000092E0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_4", "0x000092E0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD15_4", "0x000092E0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD15_5", "0x000092E4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_5", "0x000092E4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD15_5", "0x000092E4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD15_6", "0x000092E8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD15_6", "0x000092E8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD15_6", "0x000092E8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD15_7", "0x000092EC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD15_8", "0x000092F0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD1_0", "0x00009030"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD1_1", "0x00009034"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD1_2", "0x00009038"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD1_2", "0x00009038"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD1_2", "0x00009038"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD1_2", "0x00009038"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD1_2", "0x00009038"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD1_3", "0x0000903C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_3", "0x0000903C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD1_3", "0x0000903C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD1_4", "0x00009040"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_4", "0x00009040"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD1_4", "0x00009040"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD1_5", "0x00009044"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_5", "0x00009044"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD1_5", "0x00009044"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD1_6", "0x00009048"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD1_6", "0x00009048"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD1_6", "0x00009048"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD1_7", "0x0000904C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD1_8", "0x00009050"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD2_0", "0x00009060"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD2_1", "0x00009064"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD2_2", "0x00009068"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD2_2", "0x00009068"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD2_2", "0x00009068"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD2_2", "0x00009068"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD2_2", "0x00009068"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD2_3", "0x0000906C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_3", "0x0000906C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD2_3", "0x0000906C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD2_4", "0x00009070"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_4", "0x00009070"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD2_4", "0x00009070"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD2_5", "0x00009074"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_5", "0x00009074"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD2_5", "0x00009074"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD2_6", "0x00009078"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD2_6", "0x00009078"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD2_6", "0x00009078"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD2_7", "0x0000907C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD2_8", "0x00009080"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD3_0", "0x00009090"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD3_1", "0x00009094"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD3_2", "0x00009098"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD3_2", "0x00009098"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD3_2", "0x00009098"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD3_2", "0x00009098"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD3_2", "0x00009098"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD3_3", "0x0000909C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_3", "0x0000909C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD3_3", "0x0000909C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD3_4", "0x000090A0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_4", "0x000090A0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD3_4", "0x000090A0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD3_5", "0x000090A4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_5", "0x000090A4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD3_5", "0x000090A4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD3_6", "0x000090A8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD3_6", "0x000090A8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD3_6", "0x000090A8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD3_7", "0x000090AC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD3_8", "0x000090B0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD4_0", "0x000090C0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD4_1", "0x000090C4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD4_2", "0x000090C8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD4_2", "0x000090C8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD4_2", "0x000090C8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD4_2", "0x000090C8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD4_2", "0x000090C8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD4_3", "0x000090CC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_3", "0x000090CC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD4_3", "0x000090CC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD4_4", "0x000090D0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_4", "0x000090D0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD4_4", "0x000090D0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD4_5", "0x000090D4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_5", "0x000090D4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD4_5", "0x000090D4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD4_6", "0x000090D8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD4_6", "0x000090D8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD4_6", "0x000090D8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD4_7", "0x000090DC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD4_8", "0x000090E0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD5_0", "0x000090F0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD5_1", "0x000090F4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD5_2", "0x000090F8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD5_2", "0x000090F8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD5_2", "0x000090F8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD5_2", "0x000090F8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD5_2", "0x000090F8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD5_3", "0x000090FC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_3", "0x000090FC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD5_3", "0x000090FC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD5_4", "0x00009100"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_4", "0x00009100"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD5_4", "0x00009100"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD5_5", "0x00009104"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_5", "0x00009104"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD5_5", "0x00009104"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD5_6", "0x00009108"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD5_6", "0x00009108"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD5_6", "0x00009108"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD5_7", "0x0000910C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD5_8", "0x00009110"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD6_0", "0x00009120"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD6_1", "0x00009124"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD6_2", "0x00009128"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD6_2", "0x00009128"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD6_2", "0x00009128"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD6_2", "0x00009128"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD6_2", "0x00009128"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD6_3", "0x0000912C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_3", "0x0000912C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD6_3", "0x0000912C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD6_4", "0x00009130"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_4", "0x00009130"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD6_4", "0x00009130"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD6_5", "0x00009134"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_5", "0x00009134"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD6_5", "0x00009134"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD6_6", "0x00009138"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD6_6", "0x00009138"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD6_6", "0x00009138"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD6_7", "0x0000913C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD6_8", "0x00009140"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD7_0", "0x00009150"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD7_1", "0x00009154"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD7_2", "0x00009158"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD7_2", "0x00009158"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD7_2", "0x00009158"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD7_2", "0x00009158"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD7_2", "0x00009158"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD7_3", "0x0000915C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_3", "0x0000915C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD7_3", "0x0000915C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD7_4", "0x00009160"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_4", "0x00009160"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD7_4", "0x00009160"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD7_5", "0x00009164"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_5", "0x00009164"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD7_5", "0x00009164"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD7_6", "0x00009168"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD7_6", "0x00009168"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD7_6", "0x00009168"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD7_7", "0x0000916C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD7_8", "0x00009170"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD8_0", "0x00009180"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD8_1", "0x00009184"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD8_2", "0x00009188"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD8_2", "0x00009188"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD8_2", "0x00009188"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD8_2", "0x00009188"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD8_2", "0x00009188"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD8_3", "0x0000918C"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_3", "0x0000918C"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD8_3", "0x0000918C"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD8_4", "0x00009190"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_4", "0x00009190"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD8_4", "0x00009190"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD8_5", "0x00009194"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_5", "0x00009194"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD8_5", "0x00009194"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD8_6", "0x00009198"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD8_6", "0x00009198"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD8_6", "0x00009198"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD8_7", "0x0000919C"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD8_8", "0x000091A0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_BD9_0", "0x000091B0"].push_back({"Buffer_Length", 0, 4294967295});
   shimTileMap["DMA_BD9_1", "0x000091B4"].push_back({"Base_Address_Low", 2, 1073741823});
   shimTileMap["DMA_BD9_2", "0x000091B8"].push_back({"Base_Address_High", 0, 65535});
   shimTileMap["DMA_BD9_2", "0x000091B8"].push_back({"Packet_Type", 16, 7});
   shimTileMap["DMA_BD9_2", "0x000091B8"].push_back({"Packet_ID", 19, 31});
   shimTileMap["DMA_BD9_2", "0x000091B8"].push_back({"Out_Of_Order_BD_ID", 24, 63});
   shimTileMap["DMA_BD9_2", "0x000091B8"].push_back({"Enable_Packet", 30, 1});
   shimTileMap["DMA_BD9_3", "0x000091BC"].push_back({"D0_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_3", "0x000091BC"].push_back({"D0_Wrap", 20, 1023});
   shimTileMap["DMA_BD9_3", "0x000091BC"].push_back({"Secure_Access", 30, 1});
   shimTileMap["DMA_BD9_4", "0x000091C0"].push_back({"D1_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_4", "0x000091C0"].push_back({"D1_Wrap", 20, 1023});
   shimTileMap["DMA_BD9_4", "0x000091C0"].push_back({"Burst_Length", 30, 3});
   shimTileMap["DMA_BD9_5", "0x000091C4"].push_back({"D2_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_5", "0x000091C4"].push_back({"AxQoS", 20, 15});
   shimTileMap["DMA_BD9_5", "0x000091C4"].push_back({"AxCache", 24, 15});
   shimTileMap["DMA_BD9_6", "0x000091C8"].push_back({"Iteration_Stepsize", 0, 1048575});
   shimTileMap["DMA_BD9_6", "0x000091C8"].push_back({"Iteration_Wrap", 20, 63});
   shimTileMap["DMA_BD9_6", "0x000091C8"].push_back({"Iteration_Current", 26, 63});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Lock_Acq_Value", 5, 127});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Lock_Acq_Enable", 12, 1});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Lock_Rel_ID", 13, 15});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Lock_Rel_Value", 18, 127});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Valid_BD", 25, 1});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Use_Next_BD", 26, 1});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Next_BD", 27, 15});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"TLAST_Suppress", 31, 1});
   shimTileMap["DMA_BD9_7", "0x000091CC"].push_back({"Lock_Acq_ID", 0, 15});
   shimTileMap["DMA_BD9_8", "0x000091D0"].push_back({"Base_Address_56_48", 0, 511});
   shimTileMap["DMA_DM2MM_AXI_Control", "0x000C0108"].push_back({"AxQOS", 0, 15});
   shimTileMap["DMA_DM2MM_AXI_Control", "0x000C0108"].push_back({"AxCACHE", 4, 15});
   shimTileMap["DMA_DM2MM_AXI_Control", "0x000C0108"].push_back({"Burst_Length", 8, 3});
   shimTileMap["DMA_DM2MM_Control", "0x000C0104"].push_back({"Reset", 0, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Running", 0, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Error_BD_Invalid", 1, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Task_Queue_Size", 8, 31});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Error_Local_address_out_of_range", 2, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Response_Queue_Size", 16, 31});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"AXI_MM_SLVERR", 3, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"AXI_MM_DECERR", 4, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Error_ECC_DED", 5, 1});
   shimTileMap["DMA_DM2MM_Status", "0x000C0100"].push_back({"Task_Queue_Overflow", 6, 1});
   shimTileMap["DMA_MM2DM_AXI_Control", "0x000C0118"].push_back({"AxQOS", 0, 15});
   shimTileMap["DMA_MM2DM_AXI_Control", "0x000C0118"].push_back({"AxCACHE", 4, 15});
   shimTileMap["DMA_MM2DM_AXI_Control", "0x000C0118"].push_back({"Burst_Length", 8, 3});
   shimTileMap["DMA_MM2DM_Control", "0x000C0114"].push_back({"Reset", 0, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Running", 0, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Error_BD_Invalid", 1, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Task_Queue_Size", 8, 31});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Error_Local_address_out_of_range", 2, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Response_Queue_Size", 16, 31});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"AXI_MM_SLVERR", 3, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"AXI_MM_DECERR", 4, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Error_ECC_DED", 5, 1});
   shimTileMap["DMA_MM2DM_Status", "0x000C0110"].push_back({"Task_Queue_Overflow", 6, 1});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x00009310"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_MM2S_0_Ctrl", "0x00009310"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_0_Response_FIFO_Parity_Error_Injection", "0x00009340"].push_back({"Parity_Injection", 0, 15});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x00009314"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x00009314"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_MM2S_0_Task_Queue", "0x00009314"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x00009318"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_MM2S_1_Ctrl", "0x00009318"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_MM2S_1_Response_FIFO_Parity_Error_Injection", "0x00009344"].push_back({"Parity_Injection", 0, 15});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0000931C"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0000931C"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_MM2S_1_Task_Queue", "0x0000931C"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Status", 0, 3});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Task_Queue_Size", 20, 31});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Cur_BD", 25, 15});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   shimTileMap["DMA_MM2S_Status_0", "0x00009328"].push_back({"Stalled_TCT", 5, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Status", 0, 3});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Task_Queue_Size", 20, 31});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Cur_BD", 25, 15});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Stalled_Stream_Backpressure", 4, 1});
   shimTileMap["DMA_MM2S_Status_1", "0x0000932C"].push_back({"Stalled_TCT", 5, 1});
   shimTileMap["DMA_Pause", "0x00009348"].push_back({"S2MM_0", 0, 1});
   shimTileMap["DMA_Pause", "0x00009348"].push_back({"S2MM_1", 1, 1});
   shimTileMap["DMA_Pause", "0x00009348"].push_back({"MM2S_0", 2, 1});
   shimTileMap["DMA_Pause", "0x00009348"].push_back({"MM2S_1", 3, 1});
   shimTileMap["DMA_Pause", "0x000C0120"].push_back({"DM2MM", 0, 1});
   shimTileMap["DMA_Pause", "0x000C0120"].push_back({"MM2DM", 1, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x00009300"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x00009300"].push_back({"FoT_Mode", 16, 3});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x00009300"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_0_Ctrl", "0x00009300"].push_back({"Enable_Out_of_Order", 3, 1});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x00009304"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x00009304"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_S2MM_0_Task_Queue", "0x00009304"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x00009308"].push_back({"Controller_ID", 8, 255});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x00009308"].push_back({"FoT_Mode", 16, 3});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x00009308"].push_back({"Pause_Stream", 2, 1});
   shimTileMap["DMA_S2MM_1_Ctrl", "0x00009308"].push_back({"Enable_Out_of_Order", 3, 1});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0000930C"].push_back({"Repeat_Count", 16, 255});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0000930C"].push_back({"Enable_Token_Issue", 31, 1});
   shimTileMap["DMA_S2MM_1_Task_Queue", "0x0000930C"].push_back({"Start_BD_ID", 0, 15});
   shimTileMap["DMA_S2MM_Current_Write_Count_0", "0x00009330"].push_back({"Current_Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_Current_Write_Count_1", "0x00009334"].push_back({"Current_Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x00009338"].push_back({"Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x00009338"].push_back({"BD_ID", 24, 63});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x00009338"].push_back({"Last_in_Task", 30, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_0", "0x00009338"].push_back({"Valid", 31, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0000933C"].push_back({"Write_Count", 0, 262143});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0000933C"].push_back({"BD_ID", 24, 63});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0000933C"].push_back({"Last_in_Task", 30, 1});
   shimTileMap["DMA_S2MM_FoT_Count_FIFO_Pop_1", "0x0000933C"].push_back({"Valid", 31, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Error_BD_Unavailable", 10, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Status", 0, 3});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Stalled_Stream_Starvation", 4, 1});
   shimTileMap["DMA_S2MM_Status_0", "0x00009320"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Error_BD_Unavailable", 10, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Error_BD_Invalid", 11, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Error_FoT_Length_Exceeded", 12, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Error_FoT_BDs_per_Task", 13, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"AXI_MM_Decode_Error", 16, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"AXI_MM_Slave_Error", 17, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Task_Queue_Overflow", 18, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Channel_Running", 19, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Status", 0, 3});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Stalled_Lock_Acq", 2, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Task_Queue_Size", 20, 7});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Cur_BD", 24, 15});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Stalled_Lock_Rel", 3, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Stalled_Stream_Starvation", 4, 1});
   shimTileMap["DMA_S2MM_Status_1", "0x00009324"].push_back({"Stalled_TCT_or_Count_FIFO_Full", 5, 1});
   shimTileMap["Demux_Config", "0x00002108"].push_back({"South5", 10, 3});
   shimTileMap["Demux_Config", "0x00002108"].push_back({"South1", 2, 3});
   shimTileMap["Demux_Config", "0x00002108"].push_back({"South2", 4, 3});
   shimTileMap["Demux_Config", "0x00002108"].push_back({"South3", 6, 3});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Falling", 10, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_1", 16, 255});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Rising", 25, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_1_Trigger_Falling", 26, 1});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_Event_0", 0, 255});
   shimTileMap["Edge_Detection_event_control", "0x00034408"].push_back({"Edge_Detection_0_Trigger_Rising", 9, 1});
   shimTileMap["Event_Broadcast0_A", "0x00034010"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast10_A", "0x00034038"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast11_A", "0x0003403C"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast12_A", "0x00034040"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast13_A", "0x00034044"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast14_A", "0x00034048"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast15_A", "0x0003404C"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast1_A", "0x00034014"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast2_A", "0x00034018"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast3_A", "0x0003401C"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast4_A", "0x00034020"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast5_A", "0x00034024"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast6_A", "0x00034028"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast7_A", "0x0003402C"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast8_A", "0x00034030"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast9_A", "0x00034034"].push_back({"Event", 0, 255});
   shimTileMap["Event_Broadcast_A_Block_East_Clr", "0x00034084"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Set", "0x00034080"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_East_Value", "0x00034088"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Clr", "0x00034074"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Set", "0x00034070"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_North_Value", "0x00034078"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Clr", "0x00034054"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Set", "0x00034050"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_South_Value", "0x00034058"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Clr", "0x00034064"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Set", "0x00034060"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_A_Block_West_Value", "0x00034068"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Clr", "0x000340C4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Set", "0x000340C0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_East_Value", "0x000340C8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Clr", "0x000340B4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Set", "0x000340B0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_North_Value", "0x000340B8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Clr", "0x00034094"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Set", "0x00034090"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_South_Value", "0x00034098"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Clr", "0x000340A4"].push_back({"Clear", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Set", "0x000340A0"].push_back({"Set", 0, 65535});
   shimTileMap["Event_Broadcast_B_Block_West_Value", "0x000340A8"].push_back({"Value", 0, 65535});
   shimTileMap["Event_Generate", "0x00034008"].push_back({"Event", 0, 255});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Sync", 0, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Timer_Value_Reached", 1, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt0", 2, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Perf_Cnt1", 3, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_0", 4, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_1", 5, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_2", 6, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Combo_Event_3", 7, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_0", 8, 1});
   shimTileMap["Event_Group_0_Enable", "0x00034500"].push_back({"Edge_Detection_Event_1", 9, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_0", 0, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_1", 1, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_10", 10, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_11", 11, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_12", 12, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_13", 13, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_14", 14, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_15", 15, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_2", 2, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_3", 3, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_4", 4, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_5", 5, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_6", 6, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_7", 7, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_8", 8, 1});
   shimTileMap["Event_Group_Broadcast_A_Enable", "0x0003451C"].push_back({"Broadcast_A_9", 9, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Slave_Tile_Error", 0, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"Control_Pkt_Error", 1, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_0_DMA_MM2S_Error", 10, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_1_DMA_MM2S_Error", 11, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_0_Lock_Error", 12, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_1_Lock_Error", 13, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_0_DMA_Task_Token_Stall", 14, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_1_DMA_Task_Token_Stall", 15, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_0_DMA_HW_Error", 16, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_1_DMA_HW_Error", 17, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"Stream_Switch_Port_Parity_Error", 2, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Decode_NSU_Error", 3, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Slave_NSU_Error", 4, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Unsupported_Traffic", 5, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Unsecure_Access_in_Secure_Mode", 6, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"AXI_MM_Byte_Strobe_Error", 7, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_0_DMA_S2MM_Error", 8, 1});
   shimTileMap["Event_Group_Errors_Enable", "0x00034514"].push_back({"NoC_1_DMA_S2MM_Error", 9, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_start_task", 0, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_start_task", 1, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_finished_task", 10, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_finished_task", 11, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_stream_starvation", 16, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_stream_starvation", 17, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_memory_backpressure", 18, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_memory_backpressure", 19, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_start_task", 2, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_stream_backpressure", 20, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_stream_backpressure", 21, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_memory_starvation", 22, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_memory_starvation", 23, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_start_task", 3, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_finished_BD", 4, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_finished_BD", 5, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_0_finished_BD", 6, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_MM2S_1_finished_BD", 7, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_0_finished_task", 8, 1});
   shimTileMap["Event_Group_NoC_0_DMA_Activity_Enable", "0x00034504"].push_back({"NoC_0_DMA_S2MM_1_finished_task", 9, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel0_acq_eq", 0, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel0_acq_ge", 1, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel2_rel", 10, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel2_equal_to_value", 11, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel3_acq_eq", 12, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel3_acq_ge", 13, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel3_rel", 14, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel3_equal_to_value", 15, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel4_acq_eq", 16, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel4_acq_ge", 17, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel4_rel", 18, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel4_equal_to_value", 19, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel0_rel", 2, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel5_acq_eq", 20, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel5_acq_ge", 21, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel5_rel", 22, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel5_equal_to_value", 23, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel0_equal_to_value", 3, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel1_acq_eq", 4, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel1_acq_ge", 5, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel1_rel", 6, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel1_equal_to_value", 7, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel2_acq_eq", 8, 1});
   shimTileMap["Event_Group_NoC_0_Lock_Enable", "0x0003450C"].push_back({"NoC_0_Lock_Sel2_acq_ge", 9, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_start_task", 0, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_start_task", 1, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_finished_task", 10, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_finished_task", 11, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_stalled_lock_acquire", 12, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_stalled_lock_acquire", 13, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_stalled_lock_acquire", 14, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_stalled_lock_acquire", 15, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_stream_starvation", 16, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_stream_starvation", 17, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_memory_backpressure", 18, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_memory_backpressure", 19, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_start_task", 2, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_stream_backpressure", 20, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_stream_backpressure", 21, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_memory_starvation", 22, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_memory_starvation", 23, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_start_task", 3, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_finished_BD", 4, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_finished_BD", 5, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_0_finished_BD", 6, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_MM2S_1_finished_BD", 7, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_0_finished_task", 8, 1});
   shimTileMap["Event_Group_NoC_1_DMA_Activity_Enable", "0x00034508"].push_back({"NoC_1_DMA_S2MM_1_finished_task", 9, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel0_acq_eq", 0, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel0_acq_ge", 1, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel2_rel", 10, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel2_equal_to_value", 11, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel3_acq_eq", 12, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel3_acq_ge", 13, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel3_rel", 14, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel3_equal_to_value", 15, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel4_acq_eq", 16, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel4_acq_ge", 17, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel4_rel", 18, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel4_equal_to_value", 19, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel0_rel", 2, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel5_acq_eq", 20, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel5_acq_ge", 21, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel5_rel", 22, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel5_equal_to_value", 23, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel0_equal_to_value", 3, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel1_acq_eq", 4, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel1_acq_ge", 5, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel1_rel", 6, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel1_equal_to_value", 7, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel2_acq_eq", 8, 1});
   shimTileMap["Event_Group_NoC_1_Lock_Enable", "0x00034510"].push_back({"NoC_1_Lock_Sel2_acq_ge", 9, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_0", 0, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_0", 1, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_2", 10, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_2", 11, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_3", 12, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_3", 13, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_3", 14, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_3", 15, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_4", 16, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_4", 17, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_4", 18, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_4", 19, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_0", 2, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_5", 20, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_5", 21, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_5", 22, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_5", 23, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_6", 24, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_6", 25, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_6", 26, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_6", 27, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_7", 28, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_7", 29, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_0", 3, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_7", 30, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_7", 31, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_1", 4, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_1", 5, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Stalled_1", 6, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_TLAST_1", 7, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Idle_2", 8, 1});
   shimTileMap["Event_Group_Stream_Switch_Enable", "0x00034518"].push_back({"Port_Running_2", 9, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Sleep", 0, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Interrupt", 1, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Jump_Taken", 10, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Jump_Hit", 11, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Data_Read", 12, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Data_Write", 13, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Pipeline_Halted_Debug", 14, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Stream_Get", 15, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Stream_Put", 16, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Debug_Sys_Rst", 2, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Debug_Wakeup", 3, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Timer1_Interrupt", 4, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Timer2_Interrupt", 5, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Timer3_Interrupt", 6, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Timer4_Interrupt", 7, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Reg_Write", 8, 1});
   shimTileMap["Event_Group_uC_Core_Program_Flow_Enable", "0x0003452C"].push_back({"uC_Core_Exception_Taken", 9, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Master_Idle", 0, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Master_Running", 1, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Master_Stalled", 2, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Master_TLAST", 3, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Slave_Idle", 4, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Slave_Running", 5, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Slave_Stalled", 6, 1});
   shimTileMap["Event_Group_uC_Core_Streams_Enable", "0x00034528"].push_back({"AXIS_Slave_TLAST", 7, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_DM2MM_start_task", 0, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_MM2DM_start_task", 1, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_DM2MM_finished_BD", 2, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_MM2DM_finished_BD", 3, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_DM2MM_finished_task", 4, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_MM2DM_finished_task", 5, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_DM2MM_local_memory_starvation", 6, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_DM2MM_remote_memory_backpressure", 7, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_MM2DM_local_memory_backpressure", 8, 1});
   shimTileMap["Event_Group_uC_DMA_Activity_Enable", "0x00034520"].push_back({"DMA_MM2DM_remote_memory_starvation", 9, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"AXI_MM_uC_Core_Master_Decode_Error", 0, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"AXI_MM_uC_DMA_Master_Decode_Error", 1, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"Shared_DM_ECC_Error_1bit", 10, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"Shared_DM_ECC_Error_2bit", 11, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"AXI_MM_uC_Core_Master_Slave_Error", 2, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"AXI_MM_uC_DMA_Master_Slave_Error", 3, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"DMA_DM2MM_Error", 4, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"DMA_MM2DM_Error", 5, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"PM_ECC_Error_1bit", 6, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"PM_ECC_Error_2bit", 7, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"Private_DM_ECC_Error_1bit", 8, 1});
   shimTileMap["Event_Group_uC_Module_Errors_Enable", "0x00034524"].push_back({"Private_DM_ECC_Error_2bit", 9, 1});
   shimTileMap["Event_Status0", "0x00034200"].push_back({"Event_31_0_Status", 0, 4294967295});
   shimTileMap["Event_Status1", "0x00034204"].push_back({"Event_63_32_Status", 0, 4294967295});
   shimTileMap["Event_Status2", "0x00034208"].push_back({"Event_95_64_Status", 0, 4294967295});
   shimTileMap["Event_Status3", "0x0003420C"].push_back({"Event_127_96_Status", 0, 4294967295});
   shimTileMap["Event_Status4", "0x00034210"].push_back({"Event_159_128_Status", 0, 4294967295});
   shimTileMap["Event_Status5", "0x00034214"].push_back({"Event_191_160_Status", 0, 4294967295});
   shimTileMap["Event_Status6", "0x00034218"].push_back({"Event_223_192_Status", 0, 4294967295});
   shimTileMap["Event_Status7", "0x0003421C"].push_back({"Event_255_224_Status", 0, 4294967295});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_clear", "0x0003501C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_set", "0x00035018"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_A_value", "0x00035020"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_clear", "0x0003504C"].push_back({"Clear", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_set", "0x00035048"].push_back({"Set", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_block_north_in_B_value", "0x00035050"].push_back({"Value", 0, 65535});
   shimTileMap["Interrupt_controller_1st_level_disable_A", "0x00035008"].push_back({"Disable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_disable_B", "0x00035038"].push_back({"Disable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_A", "0x00035004"].push_back({"Enable_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_enable_B", "0x00035034"].push_back({"Enable_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event1", 8, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event2", 16, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event3", 24, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_A", "0x00035014"].push_back({"IRQ_Event0", 0, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event1", 8, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event2", 16, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event3", 24, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_event_B", "0x00035044"].push_back({"IRQ_Event0", 0, 255});
   shimTileMap["Interrupt_controller_1st_level_irq_no_A", "0x00035010"].push_back({"Irq_no_A", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_irq_no_B", "0x00035040"].push_back({"Irq_no_B", 0, 15});
   shimTileMap["Interrupt_controller_1st_level_mask_A", "0x00035000"].push_back({"IRQ_Mask_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_mask_B", "0x00035030"].push_back({"IRQ_Mask_B", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_A", "0x0003500C"].push_back({"Status_A", 0, 1048575});
   shimTileMap["Interrupt_controller_1st_level_status_B", "0x0003503C"].push_back({"Status_B", 0, 1048575});
   shimTileMap["Interrupt_controller_2nd_level_disable", "0x00001008"].push_back({"Disable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_disable", "0x00001008"].push_back({"Disable_uC_Core", 16, 1});
   shimTileMap["Interrupt_controller_2nd_level_enable", "0x00001004"].push_back({"Enable_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_enable", "0x00001004"].push_back({"Enable_uC_Core", 16, 1});
   shimTileMap["Interrupt_controller_2nd_level_interrupt", "0x00001010"].push_back({"NoC_Interrupt", 0, 3});
   shimTileMap["Interrupt_controller_2nd_level_mask", "0x00001000"].push_back({"IRQ_Mask_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_mask", "0x00001000"].push_back({"IRQ_Mask_uC_Core", 16, 1});
   shimTileMap["Interrupt_controller_2nd_level_status", "0x0000100C"].push_back({"Status_A", 0, 65535});
   shimTileMap["Interrupt_controller_2nd_level_status", "0x0000100C"].push_back({"Status_uC_Core", 16, 1});
   shimTileMap["Interrupt_controller_Hw_Error_interrupt", "0x0007FF58"].push_back({"NoC_Interrupt", 0, 3});
   shimTileMap["Interrupt_controller_Hw_Error_mask", "0x0007FF50"].push_back({"Hw_Uncorrectable_Errors", 0, 1});
   shimTileMap["Interrupt_controller_Hw_Error_mask", "0x0007FF50"].push_back({"Hw_Correctable_Errors", 1, 1});
   shimTileMap["Interrupt_controller_Hw_Error_mask", "0x0007FF50"].push_back({"AXI_Errors", 2, 1});
   shimTileMap["Interrupt_controller_Hw_Error_status", "0x0007FF54"].push_back({"Hw_Uncorrectable_Errors", 0, 1});
   shimTileMap["Interrupt_controller_Hw_Error_status", "0x0007FF54"].push_back({"Hw_Correctable_Errors", 1, 1});
   shimTileMap["Interrupt_controller_Hw_Error_status", "0x0007FF54"].push_back({"AXI_Errors", 2, 1});
   shimTileMap["Lock0_value", "0x00000000"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock10_value", "0x000000A0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock11_value", "0x000000B0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock12_value", "0x000000C0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock13_value", "0x000000D0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock14_value", "0x000000E0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock15_value", "0x000000F0"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock1_value", "0x00000010"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock2_value", "0x00000020"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock3_value", "0x00000030"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock4_value", "0x00000040"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock5_value", "0x00000050"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock6_value", "0x00000060"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock7_value", "0x00000070"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock8_value", "0x00000080"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock9_value", "0x00000090"].push_back({"Lock_value", 0, 63});
   shimTileMap["Lock_Request", "0x0000C000"].push_back({"Request_Result", 0, 1});
   shimTileMap["Locks_Event_Selection_0", "0x00000100"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_0", "0x00000100"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_1", "0x00000104"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_1", "0x00000104"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_2", "0x00000108"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_2", "0x00000108"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_3", "0x0000010C"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_3", "0x0000010C"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_4", "0x00000110"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_4", "0x00000110"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Event_Selection_5", "0x00000114"].push_back({"Lock_Select", 16, 15});
   shimTileMap["Locks_Event_Selection_5", "0x00000114"].push_back({"Lock_Value", 0, 63});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_0", 0, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_1", 1, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_10", 10, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_11", 11, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_12", 12, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_13", 13, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_14", 14, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_15", 15, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_2", 2, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_3", 3, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_4", 4, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_5", 5, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_6", 6, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_7", 7, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_8", 8, 1});
   shimTileMap["Locks_Overflow", "0x00000120"].push_back({"Lock_Overflow_9", 9, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_0", 0, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_1", 1, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_10", 10, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_11", 11, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_12", 12, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_13", 13, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_14", 14, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_15", 15, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_2", 2, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_3", 3, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_4", 4, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_5", 5, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_6", 6, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_7", 7, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_8", 8, 1});
   shimTileMap["Locks_Underflow", "0x00000128"].push_back({"Lock_Underflow_9", 9, 1});
   shimTileMap["MDM_Dbg_Ctrl_Status", "0x000B0010"].push_back({"Bit_Size_0_Access_Lock", 0, 1});
   shimTileMap["MDM_Dbg_Ctrl_Status", "0x000B0010"].push_back({"MDM_Command", 9, 255});
   shimTileMap["MDM_Dbg_Ctrl_Status", "0x000B0010"].push_back({"Access_MDM", 17, 1});
   shimTileMap["MDM_Dbg_Ctrl_Status", "0x000B0010"].push_back({"Access_Lock_Type", 18, 3});
   shimTileMap["MDM_Dbg_Ctrl_Status", "0x000B0010"].push_back({"Bit_Size_8_1", 1, 255});
   shimTileMap["MDM_Dbg_Data", "0x000B0014"].push_back({"Debug_Data", 0, 4294967295});
   shimTileMap["MDM_Dbg_Lock", "0x000B0018"].push_back({"Debug_Lock", 0, 65535});
   shimTileMap["MDM_PCCMDR", "0x000B5480"].push_back({"Reset", 0, 1});
   shimTileMap["MDM_PCCMDR", "0x000B5480"].push_back({"Sample", 1, 1});
   shimTileMap["MDM_PCCMDR", "0x000B5480"].push_back({"Stop", 2, 1});
   shimTileMap["MDM_PCCMDR", "0x000B5480"].push_back({"Start", 3, 1});
   shimTileMap["MDM_PCCMDR", "0x000B5480"].push_back({"Clear", 4, 1});
   shimTileMap["MDM_PCCTRLR", "0x000B5440"].push_back({"Event", 0, 255});
   shimTileMap["MDM_PCDRR", "0x000B5580"].push_back({"PCDRR", 0, 4294967295});
   shimTileMap["MDM_PCSR", "0x000B54C0"].push_back({"Full", 0, 1});
   shimTileMap["MDM_PCSR", "0x000B54C0"].push_back({"Overflow", 1, 1});
   shimTileMap["MDM_PCWR", "0x000B55C0"].push_back({"PCWR", 0, 4294967295});
   shimTileMap["ME_AXIMM_Config", "0x00002100"].push_back({"SLVERR_Block", 2, 1});
   shimTileMap["ME_AXIMM_Config", "0x00002100"].push_back({"DECERR_Block", 3, 1});
   shimTileMap["Memory_DM_ECC_Error_Generation", "0x000C003C"].push_back({"Inhibit_Checkbit", 0, 1});
   shimTileMap["Memory_DM_ECC_Scrubbing_Period", "0x000C0038"].push_back({"Scrubbing_Period_Log2_Cycles", 0, 31});
   shimTileMap["Memory_Privileged", "0x000C0034"].push_back({"Memory_Privileged", 0, 1});
   shimTileMap["Memory_Zeroization", "0x000C0030"].push_back({"PM_Zeroization", 0, 1});
   shimTileMap["Memory_Zeroization", "0x000C0030"].push_back({"Private_DM_Zeroization", 1, 1});
   shimTileMap["Memory_Zeroization", "0x000C0030"].push_back({"DM_Zeroization", 2, 1});
   shimTileMap["Module_AXIMM_Offset", "0x000C0020"].push_back({"AXIMM_Offset", 0, 4294967295});
   shimTileMap["Module_AXI_MM_Outstanding_Transactions", "0x000C0024"].push_back({"uC_DMA_To_NMU", 0, 1});
   shimTileMap["Module_AXI_MM_Outstanding_Transactions", "0x000C0024"].push_back({"uC_Module_To_Array", 1, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"Stream_Switch_Clock_Enable", 0, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"PL_Interface_Clock_Enable", 1, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"uController_Clock_Enable", 2, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"CTE_Clock_Enable", 3, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"Ctrl_Pkt_Tlast_Error_Enable", 4, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"NoC_Module_0_DMA_Adaptive_Clock_Gate", 5, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"NoC_Module_1_DMA_Adaptive_Clock_Gate", 6, 1});
   shimTileMap["Module_Clock_Control_0", "0x0007FF00"].push_back({"uController_SRAMs_Sleep", 7, 1});
   shimTileMap["Module_Clock_Control_1", "0x0007FF04"].push_back({"NoC_Module_0_Clock_Enable", 0, 1});
   shimTileMap["Module_Clock_Control_1", "0x0007FF04"].push_back({"NoC_Module_1_Clock_Enable", 1, 1});
   shimTileMap["Module_Clock_Control_1", "0x0007FF04"].push_back({"Shim_DMA_SRAMs_Sleep", 2, 1});
   shimTileMap["Module_Reset_Control_0", "0x0007FF10"].push_back({"Stream_Switch_Reset", 0, 1});
   shimTileMap["Module_Reset_Control_0", "0x0007FF10"].push_back({"PL_Interface_Reset", 1, 1});
   shimTileMap["Module_Reset_Control_0", "0x0007FF10"].push_back({"uController_Reset", 2, 1});
   shimTileMap["Module_Reset_Control_0", "0x0007FF10"].push_back({"CTE_Module_Reset", 3, 1});
   shimTileMap["Module_Reset_Control_1", "0x0007FF14"].push_back({"NoC_Module_0_Reset", 0, 1});
   shimTileMap["Module_Reset_Control_1", "0x0007FF14"].push_back({"NoC_Module_1_Reset", 1, 1});
   shimTileMap["Mux_Config", "0x00002104"].push_back({"South3", 10, 3});
   shimTileMap["Mux_Config", "0x00002104"].push_back({"South5", 12, 3});
   shimTileMap["Mux_Config", "0x00002104"].push_back({"South7", 14, 3});
   shimTileMap["Mux_Config", "0x00002104"].push_back({"South1", 8, 3});
   shimTileMap["NMU_Switches_Config", "0x0007FF48"].push_back({"NMU_0", 0, 1});
   shimTileMap["NMU_Switches_Config", "0x0007FF48"].push_back({"NMU_1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South4", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South5", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Bypass", "0x0003000C"].push_back({"South6", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South7", 10, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South6_South7_128_combine", 11, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["PL_Interface_Downsizer_Config", "0x00030004"].push_back({"South6", 9, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South2", 2, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South3", 3, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South4", 4, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South5", 5, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South6", 6, 1});
   shimTileMap["PL_Interface_Downsizer_Enable", "0x00030008"].push_back({"South7", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South0", 0, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South1", 1, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South0_South1_128_combine", 2, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South2", 3, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South3", 4, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South2_South3_128_combine", 5, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South4", 6, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South5", 7, 1});
   shimTileMap["PL_Interface_Upsizer_Config", "0x00030000"].push_back({"South4_South5_128_combine", 8, 1});
   shimTileMap["Performance_Counter0", "0x00031020"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter0_Event_Value", "0x00031080"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1", "0x00031024"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter1_Event_Value", "0x00031084"].push_back({"Counter_Event_Value", 0, 4294967295});
   shimTileMap["Performance_Counter2", "0x00031028"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter3", "0x0003102C"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter4", "0x00031030"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Counter5", "0x00031034"].push_back({"Counter0_Value", 0, 4294967295});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Stop_Event", 8, 255});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Start_Event", 16, 255});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt1_Stop_Event", 24, 255});
   shimTileMap["Performance_Ctrl0", "0x00031000"].push_back({"Cnt0_Start_Event", 0, 255});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt1_Reset_Event", 8, 255});
   shimTileMap["Performance_Ctrl1", "0x00031008"].push_back({"Cnt0_Reset_Event", 0, 255});
   shimTileMap["Performance_Ctrl2", "0x0003100C"].push_back({"Cnt2_Stop_Event", 8, 255});
   shimTileMap["Performance_Ctrl2", "0x0003100C"].push_back({"Cnt3_Start_Event", 16, 255});
   shimTileMap["Performance_Ctrl2", "0x0003100C"].push_back({"Cnt3_Stop_Event", 24, 255});
   shimTileMap["Performance_Ctrl2", "0x0003100C"].push_back({"Cnt2_Start_Event", 0, 255});
   shimTileMap["Performance_Ctrl3", "0x00031010"].push_back({"Cnt3_Reset_Event", 8, 255});
   shimTileMap["Performance_Ctrl3", "0x00031010"].push_back({"Cnt2_Reset_Event", 0, 255});
   shimTileMap["Performance_Ctrl4", "0x00031014"].push_back({"Cnt4_Stop_Event", 8, 255});
   shimTileMap["Performance_Ctrl4", "0x00031014"].push_back({"Cnt5_Start_Event", 16, 255});
   shimTileMap["Performance_Ctrl4", "0x00031014"].push_back({"Cnt5_Stop_Event", 24, 255});
   shimTileMap["Performance_Ctrl4", "0x00031014"].push_back({"Cnt4_Start_Event", 0, 255});
   shimTileMap["Performance_Ctrl5", "0x00031018"].push_back({"Cnt5_Reset_Event", 8, 255});
   shimTileMap["Performance_Ctrl5", "0x00031018"].push_back({"Cnt4_Reset_Event", 0, 255});
   shimTileMap["SMID", "0x00003000"].push_back({"SMID", 0, 1023});
   shimTileMap["Spare_Reg", "0x00002000"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Spare_Reg", "0x0007FF34"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Spare_Reg_Privileged", "0x0007FF30"].push_back({"Spare_Reg", 0, 65535});
   shimTileMap["Stream_Switch_Adaptive_Clock_Gate_Abort_Period", "0x0003FF38"].push_back({"Abort_Period", 0, 15});
   shimTileMap["Stream_Switch_Adaptive_Clock_Gate_Status", "0x0003FF34"].push_back({"Active", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_ctrl", "0x0003F808"].push_back({"Enable", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_0", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_1", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Packet_Count_1", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave0_1", "0x0003F800"].push_back({"Slave_ID_0", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_2", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_3", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Packet_Count_3", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb0_slave2_3", "0x0003F804"].push_back({"Slave_ID_2", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_ctrl", "0x0003F818"].push_back({"Enable", 0, 1});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_0", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_1", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Packet_Count_1", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave0_1", "0x0003F810"].push_back({"Slave_ID_0", 0, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_2", 8, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_3", 16, 31});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Packet_Count_3", 24, 63});
   shimTileMap["Stream_Switch_Deterministic_Merge_arb1_slave2_3", "0x0003F814"].push_back({"Slave_ID_2", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_1_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_2_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_3_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_0", "0x0003FF00"].push_back({"Port_0_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_ID", 8, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_5_Master_Slave", 13, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_ID", 16, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_6_Master_Slave", 21, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_ID", 24, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_7_Master_Slave", 29, 1});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_ID", 0, 31});
   shimTileMap["Stream_Switch_Event_Port_Selection_1", "0x0003FF04"].push_back({"Port_4_Master_Slave", 5, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East0", "0x0003F048"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East1", "0x0003F04C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East2", "0x0003F050"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_East3", "0x0003F054"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_FIFO0", "0x0003F004"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North0", "0x0003F030"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North1", "0x0003F034"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North2", "0x0003F038"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North3", "0x0003F03C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North4", "0x0003F040"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_North5", "0x0003F044"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South0", "0x0003F008"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South1", "0x0003F00C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South2", "0x0003F010"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South3", "0x0003F014"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South4", "0x0003F018"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_South5", "0x0003F01C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_Tile_Ctrl", "0x0003F000"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West0", "0x0003F020"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West1", "0x0003F024"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West2", "0x0003F028"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_West3", "0x0003F02C"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Master_Config_uController", "0x0003F058"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Master_Config_uController", "0x0003F058"].push_back({"Master_Enable", 31, 1});
   shimTileMap["Stream_Switch_Master_Config_uController", "0x0003F058"].push_back({"Configuration", 0, 127});
   shimTileMap["Stream_Switch_Master_Config_uController", "0x0003F058"].push_back({"Drop_Header", 7, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_0_lower", 0, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_1_lower", 1, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"uController_lower", 10, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_0_upper", 16, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_1_upper", 17, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_2_upper", 18, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_3_upper", 19, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_2_lower", 2, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_4_upper", 20, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_5_upper", 21, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_6_upper", 22, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_7_upper", 23, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control_upper", 24, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Shim_trace_upper", 25, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"uController_upper", 26, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_3_lower", 3, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_4_lower", 4, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_5_lower", 5, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_6_lower", 6, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"South_7_lower", 7, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Tile_Control_lower", 8, 1});
   shimTileMap["Stream_Switch_Parity_Injection", "0x0003FF20"].push_back({"Shim_trace_lower", 9, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_0", 0, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_1", 1, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_2", 2, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_3", 3, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_4", 4, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"South_5", 5, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"Tile_Control", 6, 1});
   shimTileMap["Stream_Switch_Parity_Status", "0x0003FF10"].push_back({"uController", 7, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_0", "0x0003F148"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_0", "0x0003F148"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_1", "0x0003F14C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_1", "0x0003F14C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_2", "0x0003F150"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_2", "0x0003F150"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_3", "0x0003F154"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_East_3", "0x0003F154"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F104"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_FIFO_0", "0x0003F104"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_0", "0x0003F138"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_0", "0x0003F138"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_1", "0x0003F13C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_1", "0x0003F13C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_2", "0x0003F140"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_2", "0x0003F140"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_3", "0x0003F144"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_North_3", "0x0003F144"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_0", "0x0003F108"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_0", "0x0003F108"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_1", "0x0003F10C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_1", "0x0003F10C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_2", "0x0003F110"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_2", "0x0003F110"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_3", "0x0003F114"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_3", "0x0003F114"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_4", "0x0003F118"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_4", "0x0003F118"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_5", "0x0003F11C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_5", "0x0003F11C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_6", "0x0003F120"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_6", "0x0003F120"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_7", "0x0003F124"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_South_7", "0x0003F124"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F100"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_Tile_Ctrl", "0x0003F100"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_Trace", "0x0003F158"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_Trace", "0x0003F158"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_0", "0x0003F128"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_0", "0x0003F128"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_1", "0x0003F12C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_1", "0x0003F12C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_2", "0x0003F130"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_2", "0x0003F130"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_3", "0x0003F134"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_West_3", "0x0003F134"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_Config_uController", "0x0003F15C"].push_back({"Packet_Enable", 30, 1});
   shimTileMap["Stream_Switch_Slave_Config_uController", "0x0003F15C"].push_back({"Slave_Enable", 31, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot0", "0x0003F320"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot1", "0x0003F324"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot2", "0x0003F328"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_0_Slot3", "0x0003F32C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot0", "0x0003F330"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot1", "0x0003F334"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot2", "0x0003F338"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_1_Slot3", "0x0003F33C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot0", "0x0003F340"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot1", "0x0003F344"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot2", "0x0003F348"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_2_Slot3", "0x0003F34C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot0", "0x0003F350"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot1", "0x0003F354"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot2", "0x0003F358"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_East_3_Slot3", "0x0003F35C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot0", "0x0003F210"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot1", "0x0003F214"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot2", "0x0003F218"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_FIFO_0_Slot3", "0x0003F21C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot0", "0x0003F2E0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot1", "0x0003F2E4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot2", "0x0003F2E8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_0_Slot3", "0x0003F2EC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot0", "0x0003F2F0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot1", "0x0003F2F4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot2", "0x0003F2F8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_1_Slot3", "0x0003F2FC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot0", "0x0003F300"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot1", "0x0003F304"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot2", "0x0003F308"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_2_Slot3", "0x0003F30C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot0", "0x0003F310"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot1", "0x0003F314"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot2", "0x0003F318"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_North_3_Slot3", "0x0003F31C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot0", "0x0003F220"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot1", "0x0003F224"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot2", "0x0003F228"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_0_Slot3", "0x0003F22C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot0", "0x0003F230"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot1", "0x0003F234"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot2", "0x0003F238"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_1_Slot3", "0x0003F23C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot0", "0x0003F240"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot1", "0x0003F244"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot2", "0x0003F248"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_2_Slot3", "0x0003F24C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot0", "0x0003F250"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot1", "0x0003F254"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot2", "0x0003F258"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_3_Slot3", "0x0003F25C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot0", "0x0003F260"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot1", "0x0003F264"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot2", "0x0003F268"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_4_Slot3", "0x0003F26C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot0", "0x0003F270"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot1", "0x0003F274"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot2", "0x0003F278"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_5_Slot3", "0x0003F27C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot0", "0x0003F280"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot1", "0x0003F284"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot2", "0x0003F288"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_6_Slot3", "0x0003F28C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot0", "0x0003F290"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot1", "0x0003F294"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot2", "0x0003F298"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_South_7_Slot3", "0x0003F29C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot0", "0x0003F200"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot1", "0x0003F204"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot2", "0x0003F208"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Tile_Ctrl_Slot3", "0x0003F20C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot0", "0x0003F360"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot1", "0x0003F364"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot2", "0x0003F368"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_Trace_Slot3", "0x0003F36C"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot0", "0x0003F2A0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot1", "0x0003F2A4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot2", "0x0003F2A8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_0_Slot3", "0x0003F2AC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot0", "0x0003F2B0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot1", "0x0003F2B4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot2", "0x0003F2B8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_1_Slot3", "0x0003F2BC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot0", "0x0003F2C0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot1", "0x0003F2C4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot2", "0x0003F2C8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_2_Slot3", "0x0003F2CC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot0", "0x0003F2D0"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot1", "0x0003F2D4"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot2", "0x0003F2D8"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_West_3_Slot3", "0x0003F2DC"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_uController_Slot0", "0x0003F370"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot0", "0x0003F370"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot0", "0x0003F370"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_uController_Slot0", "0x0003F370"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_uController_Slot0", "0x0003F370"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_uController_Slot1", "0x0003F374"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot1", "0x0003F374"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot1", "0x0003F374"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_uController_Slot1", "0x0003F374"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_uController_Slot1", "0x0003F374"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_uController_Slot2", "0x0003F378"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot2", "0x0003F378"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot2", "0x0003F378"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_uController_Slot2", "0x0003F378"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_uController_Slot2", "0x0003F378"].push_back({"enable", 8, 1});
   shimTileMap["Stream_Switch_Slave_uController_Slot3", "0x0003F37C"].push_back({"mask", 16, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot3", "0x0003F37C"].push_back({"id", 24, 31});
   shimTileMap["Stream_Switch_Slave_uController_Slot3", "0x0003F37C"].push_back({"arbit", 0, 7});
   shimTileMap["Stream_Switch_Slave_uController_Slot3", "0x0003F37C"].push_back({"msel", 4, 3});
   shimTileMap["Stream_Switch_Slave_uController_Slot3", "0x0003F37C"].push_back({"enable", 8, 1});
   shimTileMap["Tile_Control", "0x0007FF40"].push_back({"Isolate_From_South", 0, 1});
   shimTileMap["Tile_Control", "0x0007FF40"].push_back({"Isolate_From_West", 1, 1});
   shimTileMap["Tile_Control", "0x0007FF40"].push_back({"Isolate_From_North", 2, 1});
   shimTileMap["Tile_Control", "0x0007FF40"].push_back({"Isolate_From_East", 3, 1});
   shimTileMap["Tile_Control_AXI_MM", "0x0007FF44"].push_back({"Isolate_From_West", 1, 1});
   shimTileMap["Tile_Control_AXI_MM", "0x0007FF44"].push_back({"Isolate_From_East", 3, 1});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset_Event", 8, 255});
   shimTileMap["Timer_Control", "0x00034000"].push_back({"Reset", 31, 1});
   shimTileMap["Timer_High", "0x000340FC"].push_back({"TimerHigh", 0, 4294967295});
   shimTileMap["Timer_Low", "0x000340F8"].push_back({"TimerLow", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_High_Value", "0x000340F4"].push_back({"TimerTrigHigh", 0, 4294967295});
   shimTileMap["Timer_Trig_Event_Low_Value", "0x000340F0"].push_back({"TimerTrigLow", 0, 4294967295});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Start_Event", 16, 255});
   shimTileMap["Trace_Control0", "0x000340D0"].push_back({"Trace_Stop_Event", 24, 255});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"Packet_Type", 12, 7});
   shimTileMap["Trace_Control1", "0x000340D4"].push_back({"ID", 0, 31});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event1", 8, 255});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event2", 16, 255});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event3", 24, 255});
   shimTileMap["Trace_Event0", "0x000340E0"].push_back({"Trace_Event0", 0, 255});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event5", 8, 255});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event6", 16, 255});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event7", 24, 255});
   shimTileMap["Trace_Event1", "0x000340E4"].push_back({"Trace_Event4", 0, 255});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"Mode", 0, 7});
   shimTileMap["Trace_Status", "0x000340D8"].push_back({"State", 8, 3});
   shimTileMap["uC_Core_Interrupt_Event", "0x00034600"].push_back({"Event", 0, 255});
}

} // end namespace xdp

