<rdf:RDF xmlns:api="http://www.elsevier.com/xml/svapi/rdf/dtd/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949104470"><dc:identifier>https://api.elsevier.com/content/abstract/eid/2-s2.0-70949104470</dc:identifier><api:scopusId>70949104470</api:scopusId><api:eid>2-s2.0-70949104470</api:eid><api:pui>355733180</api:pui><prism:doi>10.1145/1601896.1601964</prism:doi><dc:title>Design validation of multithreaded architectures using concurrent threads evolution</dc:title><prism:isbn>9781605587059</prism:isbn><prism:contentType>Abstract</prism:contentType><prism:aggregationType>Conference Proceeding</prism:aggregationType><api:srctype>p</api:srctype><api:subtype>cp</api:subtype><api:subtypeDescription>Conference Paper</api:subtypeDescription><api:citedbyCount>3</api:citedbyCount><api:articleNumber>53</api:articleNumber><prism:publicationName>Proceedings of the 22nd Symposium on Integrated Circuits and Systems Design, SBCCI 2009</prism:publicationName><api:sourceId>19400158820</api:sourceId><prism:coverDate>2009-12-07</prism:coverDate><prism:copyrightYear>2009</prism:copyrightYear><dc:creator><rdf:Seq><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/23975045100"><api:authid>23975045100</api:authid><api:surname>Ravotto</api:surname><api:givenName>D.</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/9272229000"><api:authid>9272229000</api:authid><api:surname>Sanchez</api:surname><api:givenName>E.</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/57188717230"><api:authid>57188717230</api:authid><api:surname>Reorda</api:surname><api:givenName>M. Sonza</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/6603399894"><api:authid>6603399894</api:authid><api:surname>Squillero</api:surname><api:givenName>G.</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"/></api:Author></rdf:li></rdf:Seq></dc:creator><dc:subject rdf:resource="http://data.elsevier.com/vocabulary/ASJC/1708"/><dc:subject rdf:resource="http://data.elsevier.com/vocabulary/ASJC/2208"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949086008"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/77951139654"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0032656331"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0033684177"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949085868"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/1942436273"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949100648"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949100895"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949096876"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949098996"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949095878"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949106031"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949104999"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/34247629721"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949089284"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0035392814"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/1942532276"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/29244453993"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/70949096585"/><prism:keyword>Functional validation</prism:keyword><prism:keyword>Simulation based techniques</prism:keyword><api:scopusPage rdf:resource="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=70949104470&amp;origin=inward"/></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60012162"><api:afid>60012162</api:afid><skos:prefLabel>Politecnico di Torino</skos:prefLabel></rdf:Description><rdf:Description rdf:about="http://data.elsevier.com/vocabulary/ASJC/1708"><api:code>1708</api:code><api:abbrev>COMP</api:abbrev><skos:prefLabel>Hardware and Architecture</skos:prefLabel><skos:altLabel>Computer Science</skos:altLabel></rdf:Description><rdf:Description rdf:about="http://data.elsevier.com/vocabulary/ASJC/2208"><api:code>2208</api:code><api:abbrev>ENGI</api:abbrev><skos:prefLabel>Electrical and Electronic Engineering</skos:prefLabel><skos:altLabel>Engineering</skos:altLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949086008"><api:scopusId>70949086008</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/77951139654"><api:scopusId>77951139654</api:scopusId><dc:title>Verifying a Simple Pipelined Microprocessor Using Maude</dc:title><prism:publicationName>Lecture Notes in Computer Science</prism:publicationName><prism:publicationYear>2001</prism:publicationYear><prism:volume>2267</prism:volume><prism:startingPage>128</prism:startingPage><prism:endingPage>142</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0032656331"><api:scopusId>0032656331</api:scopusId><dc:title>High-Level Test Generation for Design Verification of Pipelined Microprocessors</dc:title><prism:publicationName>Proc. 36th Design Automation Conf. (DAC</prism:publicationName><prism:publicationYear>1999</prism:publicationYear><prism:volume>99</prism:volume><prism:startingPage>185</prism:startingPage><prism:endingPage>188</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0033684177"><api:scopusId>0033684177</api:scopusId><dc:title>Formal Verification of Superscalar Microprocessors with Multicycle Functional Units, Exception, and Branch Prediction</dc:title><prism:publicationName>Proc. 37th Design Automation Conf</prism:publicationName><prism:publicationYear>2000</prism:publicationYear><prism:startingPage>112</prism:startingPage><prism:endingPage>117</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949085868"><api:scopusId>70949085868</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/1942436273"><api:scopusId>1942436273</api:scopusId><dc:title>Genesys-Pro: Innovations in test program generation for functional processor verification</dc:title><prism:publicationName>Design &amp; Test of Computers, IEEE</prism:publicationName><prism:publicationYear>2004</prism:publicationYear><prism:volume>21</prism:volume><prism:startingPage>84</prism:startingPage><prism:endingPage>93</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949100648"><api:scopusId>70949100648</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949100895"><api:scopusId>70949100895</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949096876"><api:scopusId>70949096876</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949098996"><api:scopusId>70949098996</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949095878"><api:scopusId>70949095878</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949106031"><api:scopusId>70949106031</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949104999"><api:scopusId>70949104999</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/34247629721"><api:scopusId>34247629721</api:scopusId><dc:title>Microprocessor Verification via Feedback-Adjusted Markov Models</dc:title><prism:publicationName>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on</prism:publicationName><prism:publicationYear>2007</prism:publicationYear><prism:volume>26</prism:volume><prism:startingPage>1126</prism:startingPage><prism:endingPage>1138</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949089284"><api:scopusId>70949089284</api:scopusId></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0035392814"><api:scopusId>0035392814</api:scopusId><dc:title>Coverage metrics for functional validation of hardware designs</dc:title><prism:publicationName>Design &amp; Test of Computers, IEEE</prism:publicationName><prism:publicationYear>2001</prism:publicationYear><prism:volume>18</prism:volume><prism:startingPage>36</prism:startingPage><prism:endingPage>45</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/1942532276"><api:scopusId>1942532276</api:scopusId><dc:title>Automatic test program generation: A case study</dc:title><prism:publicationName>Design &amp; Test of Computers, IEEE</prism:publicationName><prism:publicationYear>2004</prism:publicationYear><prism:volume>21</prism:volume><prism:startingPage>102</prism:startingPage><prism:endingPage>109</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/29244453993"><api:scopusId>29244453993</api:scopusId><dc:title>Evolving assembly programs: How games help microprocessor validation</dc:title><prism:publicationName>Evolutionary Computation, IEEE Transactions on</prism:publicationName><prism:publicationYear>2005</prism:publicationYear><prism:volume>9</prism:volume><prism:startingPage>695</prism:startingPage><prism:endingPage>706</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/70949096585"><api:scopusId>70949096585</api:scopusId><prism:publicationName>OpenSPARC™ T2 Core Microarchitecture Specification</prism:publicationName></rdf:Description></rdf:RDF>