#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar  5 22:51:28 2025
# Process ID         : 23844
# Current directory  : C:/Users/samridh/PWM_Generator_Project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3888 C:\Users\samridh\PWM_Generator_Project\PWM_Generator_Project.xpr
# Log file           : C:/Users/samridh/PWM_Generator_Project/vivado.log
# Journal file       : C:/Users/samridh/PWM_Generator_Project\vivado.jou
# Running On         : PCSAM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i3-1005G1 CPU @ 1.20GHz
# CPU Frequency      : 1190 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 8262 MB
# Swap memory        : 13308 MB
# Total Virtual      : 21571 MB
# Available Virtual  : 4396 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.398 ; gain = 44.168
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_PWM_Generator'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PWM_Generator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PWM_Generator_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_Generator_behav xil_defaultlib.tb_PWM_Generator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_Generator_behav xil_defaultlib.tb_PWM_Generator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/samridh/PWM_Generator_Project/PWM_Generator_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PWM_Generator_behav -key {Behavioral:sim_1:Functional:tb_PWM_Generator} -tclbatch {tb_PWM_Generator.tcl} -view {C:/Users/samridh/PWM_Generator_Project/tb_PWM_Generator_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/samridh/PWM_Generator_Project/tb_PWM_Generator_behav.wcfg
source tb_PWM_Generator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PWM_Generator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1187.742 ; gain = 21.262
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 22:52:32 2025...
