

================================================================
== Vivado HLS Report for 'data_HNN_SPP'
================================================================
* Date:           Mon Jul 19 19:34:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        data_HNN_SPP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.442 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91| 0.910 us | 0.910 us |   91|   91|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%U_1_addr = getelementptr [64 x float]* %U_1, i64 0, i64 1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 93 'getelementptr' 'U_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 94 'load' 'U_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 95 'load' 'U_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%U_1_addr_1 = getelementptr [64 x float]* %U_1, i64 0, i64 2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 96 'getelementptr' 'U_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%U_1_load_1 = load float* %U_1_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 97 'load' 'U_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast float %U_1_load to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 98 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i32 %bitcast_ln27, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 99 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %xor_ln27 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 100 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.floatP(float* %l) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 101 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 102 [4/4] (6.88ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 102 'fmul' 'x_assign' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%U_1_load_1 = load float* %U_1_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 103 'load' 'U_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%U_1_addr_2 = getelementptr [64 x float]* %U_1, i64 0, i64 3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 104 'getelementptr' 'U_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%U_1_load_2 = load float* %U_1_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 105 'load' 'U_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.88>
ST_4 : Operation 106 [3/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 106 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast float %U_1_load_1 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 107 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.99ns)   --->   "%xor_ln27_1 = xor i32 %bitcast_ln27_2, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 108 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %xor_ln27_1 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 109 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [4/4] (6.88ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 110 'fmul' 'x_assign_1' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%U_1_load_2 = load float* %U_1_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 111 'load' 'U_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%U_1_addr_3 = getelementptr [64 x float]* %U_1, i64 0, i64 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 112 'getelementptr' 'U_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%U_1_load_3 = load float* %U_1_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 113 'load' 'U_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.88>
ST_5 : Operation 114 [2/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 114 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [3/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 115 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast float %U_1_load_2 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 116 'bitcast' 'bitcast_ln27_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.99ns)   --->   "%xor_ln27_2 = xor i32 %bitcast_ln27_4, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 117 'xor' 'xor_ln27_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i32 %xor_ln27_2 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 118 'bitcast' 'bitcast_ln27_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [4/4] (6.88ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 119 'fmul' 'x_assign_2' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%U_1_load_3 = load float* %U_1_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 120 'load' 'U_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%U_1_addr_4 = getelementptr [64 x float]* %U_1, i64 0, i64 5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 121 'getelementptr' 'U_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%U_1_load_4 = load float* %U_1_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 122 'load' 'U_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.88>
ST_6 : Operation 123 [1/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 123 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 124 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [3/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 125 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast float %U_1_load_3 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 126 'bitcast' 'bitcast_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.99ns)   --->   "%xor_ln27_3 = xor i32 %bitcast_ln27_6, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 127 'xor' 'xor_ln27_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %xor_ln27_3 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 128 'bitcast' 'bitcast_ln27_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [4/4] (6.88ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 129 'fmul' 'x_assign_3' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/2] (3.25ns)   --->   "%U_1_load_4 = load float* %U_1_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 130 'load' 'U_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%U_1_addr_5 = getelementptr [64 x float]* %U_1, i64 0, i64 6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 131 'getelementptr' 'U_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%U_1_load_5 = load float* %U_1_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 132 'load' 'U_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 133 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 133 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 134 [1/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 134 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [2/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 135 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [3/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 136 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast float %U_1_load_4 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 137 'bitcast' 'bitcast_ln27_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln27_4 = xor i32 %bitcast_ln27_8, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 138 'xor' 'xor_ln27_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i32 %xor_ln27_4 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 139 'bitcast' 'bitcast_ln27_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [4/4] (6.88ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 140 'fmul' 'x_assign_4' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (3.25ns)   --->   "%U_1_load_5 = load float* %U_1_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 141 'load' 'U_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%U_1_addr_6 = getelementptr [64 x float]* %U_1, i64 0, i64 7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 142 'getelementptr' 'U_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (3.25ns)   --->   "%U_1_load_6 = load float* %U_1_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 143 'load' 'U_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.88>
ST_8 : Operation 144 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 144 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 145 [9/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 145 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 146 [1/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 146 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [2/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 147 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [3/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 148 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast float %U_1_load_5 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 149 'bitcast' 'bitcast_ln27_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.99ns)   --->   "%xor_ln27_5 = xor i32 %bitcast_ln27_10, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 150 'xor' 'xor_ln27_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i32 %xor_ln27_5 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 151 'bitcast' 'bitcast_ln27_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [4/4] (6.88ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 152 'fmul' 'x_assign_5' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/2] (3.25ns)   --->   "%U_1_load_6 = load float* %U_1_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 153 'load' 'U_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%U_1_addr_7 = getelementptr [64 x float]* %U_1, i64 0, i64 8" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 154 'getelementptr' 'U_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (3.25ns)   --->   "%U_1_load_7 = load float* %U_1_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 155 'load' 'U_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 7.88>
ST_9 : Operation 156 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 156 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 157 [8/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 157 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 158 [9/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 158 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 159 [1/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 159 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [2/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 160 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [3/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 161 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast float %U_1_load_6 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 162 'bitcast' 'bitcast_ln27_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.99ns)   --->   "%xor_ln27_6 = xor i32 %bitcast_ln27_12, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 163 'xor' 'xor_ln27_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i32 %xor_ln27_6 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 164 'bitcast' 'bitcast_ln27_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [4/4] (6.88ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 165 'fmul' 'x_assign_6' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/2] (3.25ns)   --->   "%U_1_load_7 = load float* %U_1_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 166 'load' 'U_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%U_1_addr_8 = getelementptr [64 x float]* %U_1, i64 0, i64 10" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 167 'getelementptr' 'U_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (3.25ns)   --->   "%U_1_load_8 = load float* %U_1_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 168 'load' 'U_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 7.88>
ST_10 : Operation 169 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 169 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 170 [7/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 170 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 171 [8/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 171 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 172 [9/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 172 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 173 [1/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 173 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [2/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 174 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [3/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 175 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast float %U_1_load_7 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 176 'bitcast' 'bitcast_ln27_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln27_7 = xor i32 %bitcast_ln27_14, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 177 'xor' 'xor_ln27_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i32 %xor_ln27_7 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 178 'bitcast' 'bitcast_ln27_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [4/4] (6.88ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 179 'fmul' 'x_assign_7' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (3.25ns)   --->   "%U_1_load_8 = load float* %U_1_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 180 'load' 'U_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%U_1_addr_9 = getelementptr [64 x float]* %U_1, i64 0, i64 11" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 181 'getelementptr' 'U_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%U_1_load_9 = load float* %U_1_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 182 'load' 'U_1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.88>
ST_11 : Operation 183 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 183 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 184 [6/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 184 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 185 [7/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 185 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 186 [8/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 186 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 187 [9/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 187 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 188 [1/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 188 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [2/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 189 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [3/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 190 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln27_16 = bitcast float %U_1_load_8 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 191 'bitcast' 'bitcast_ln27_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.99ns)   --->   "%xor_ln27_8 = xor i32 %bitcast_ln27_16, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 192 'xor' 'xor_ln27_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln27_17 = bitcast i32 %xor_ln27_8 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 193 'bitcast' 'bitcast_ln27_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [4/4] (6.88ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 194 'fmul' 'x_assign_8' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/2] (3.25ns)   --->   "%U_1_load_9 = load float* %U_1_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 195 'load' 'U_1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%U_1_addr_10 = getelementptr [64 x float]* %U_1, i64 0, i64 12" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 196 'getelementptr' 'U_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%U_1_load_10 = load float* %U_1_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 197 'load' 'U_1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 7.88>
ST_12 : Operation 198 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 198 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 199 [5/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 199 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 200 [6/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 200 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 201 [7/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 201 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 202 [8/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 202 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 203 [9/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 203 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 204 [1/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 204 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [2/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 205 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [3/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 206 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast float %U_1_load_9 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 207 'bitcast' 'bitcast_ln27_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.99ns)   --->   "%xor_ln27_9 = xor i32 %bitcast_ln27_18, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 208 'xor' 'xor_ln27_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i32 %xor_ln27_9 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 209 'bitcast' 'bitcast_ln27_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [4/4] (6.88ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 210 'fmul' 'x_assign_9' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/2] (3.25ns)   --->   "%U_1_load_10 = load float* %U_1_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 211 'load' 'U_1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%U_1_addr_11 = getelementptr [64 x float]* %U_1, i64 0, i64 13" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 212 'getelementptr' 'U_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (3.25ns)   --->   "%U_1_load_11 = load float* %U_1_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 213 'load' 'U_1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.88>
ST_13 : Operation 214 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 214 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 215 [4/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 215 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 216 [5/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 216 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 217 [6/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 217 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 218 [7/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 218 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 219 [8/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 219 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 220 [9/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 220 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 221 [1/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 221 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [2/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 222 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [3/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 223 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast float %U_1_load_10 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 224 'bitcast' 'bitcast_ln27_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.99ns)   --->   "%xor_ln27_10 = xor i32 %bitcast_ln27_20, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 225 'xor' 'xor_ln27_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i32 %xor_ln27_10 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 226 'bitcast' 'bitcast_ln27_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [4/4] (6.88ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 227 'fmul' 'x_assign_s' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/2] (3.25ns)   --->   "%U_1_load_11 = load float* %U_1_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 228 'load' 'U_1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%U_1_addr_12 = getelementptr [64 x float]* %U_1, i64 0, i64 14" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 229 'getelementptr' 'U_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [2/2] (3.25ns)   --->   "%U_1_load_12 = load float* %U_1_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 230 'load' 'U_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 7.88>
ST_14 : Operation 231 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 231 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 232 [3/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 232 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 233 [4/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 233 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 234 [5/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 234 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 235 [6/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 235 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 236 [7/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 236 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 237 [8/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 237 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 238 [9/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 238 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 239 [1/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 239 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [2/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 240 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [3/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 241 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast float %U_1_load_11 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 242 'bitcast' 'bitcast_ln27_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.99ns)   --->   "%xor_ln27_11 = xor i32 %bitcast_ln27_22, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 243 'xor' 'xor_ln27_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln27_23 = bitcast i32 %xor_ln27_11 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 244 'bitcast' 'bitcast_ln27_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [4/4] (6.88ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 245 'fmul' 'x_assign_10' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/2] (3.25ns)   --->   "%U_1_load_12 = load float* %U_1_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 246 'load' 'U_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%U_1_addr_13 = getelementptr [64 x float]* %U_1, i64 0, i64 15" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 247 'getelementptr' 'U_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [2/2] (3.25ns)   --->   "%U_1_load_13 = load float* %U_1_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 248 'load' 'U_1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.88>
ST_15 : Operation 249 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 249 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 250 [2/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 250 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 251 [3/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 251 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 252 [4/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 252 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 253 [5/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 253 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 254 [6/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 254 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 255 [7/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 255 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 256 [8/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 256 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 257 [9/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 257 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 258 [1/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 258 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 259 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [3/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 260 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln27_24 = bitcast float %U_1_load_12 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 261 'bitcast' 'bitcast_ln27_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.99ns)   --->   "%xor_ln27_12 = xor i32 %bitcast_ln27_24, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 262 'xor' 'xor_ln27_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln27_25 = bitcast i32 %xor_ln27_12 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 263 'bitcast' 'bitcast_ln27_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [4/4] (6.88ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 264 'fmul' 'x_assign_11' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/2] (3.25ns)   --->   "%U_1_load_13 = load float* %U_1_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 265 'load' 'U_1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%U_1_addr_14 = getelementptr [64 x float]* %U_1, i64 0, i64 16" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 266 'getelementptr' 'U_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [2/2] (3.25ns)   --->   "%U_1_load_14 = load float* %U_1_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 267 'load' 'U_1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 8.44>
ST_16 : Operation 268 [5/5] (8.44ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 268 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 269 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 270 [2/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 270 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 271 [3/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 271 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 272 [4/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 272 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 273 [5/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 273 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 274 [6/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 274 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 275 [7/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 275 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 276 [8/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 276 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 277 [9/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 277 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 278 [1/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 278 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [2/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 279 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [3/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 280 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln27_26 = bitcast float %U_1_load_13 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 281 'bitcast' 'bitcast_ln27_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.99ns)   --->   "%xor_ln27_13 = xor i32 %bitcast_ln27_26, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 282 'xor' 'xor_ln27_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln27_27 = bitcast i32 %xor_ln27_13 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 283 'bitcast' 'bitcast_ln27_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [4/4] (6.88ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 284 'fmul' 'x_assign_12' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/2] (3.25ns)   --->   "%U_1_load_14 = load float* %U_1_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 285 'load' 'U_1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%U_1_addr_15 = getelementptr [64 x float]* %U_1, i64 0, i64 17" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 286 'getelementptr' 'U_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [2/2] (3.25ns)   --->   "%U_1_load_15 = load float* %U_1_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 287 'load' 'U_1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 8.44>
ST_17 : Operation 288 [4/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 288 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [5/5] (8.44ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 289 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 290 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 291 [2/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 291 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 292 [3/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 292 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 293 [4/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 293 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 294 [5/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 294 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 295 [6/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 295 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 296 [7/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 296 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 297 [8/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 297 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 298 [9/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 298 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 299 [1/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 299 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [2/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 300 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [3/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 301 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln27_28 = bitcast float %U_1_load_14 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 302 'bitcast' 'bitcast_ln27_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.99ns)   --->   "%xor_ln27_14 = xor i32 %bitcast_ln27_28, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 303 'xor' 'xor_ln27_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln27_29 = bitcast i32 %xor_ln27_14 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 304 'bitcast' 'bitcast_ln27_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [4/4] (6.88ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 305 'fmul' 'x_assign_13' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/2] (3.25ns)   --->   "%U_1_load_15 = load float* %U_1_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 306 'load' 'U_1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%U_1_addr_16 = getelementptr [64 x float]* %U_1, i64 0, i64 19" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 307 'getelementptr' 'U_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [2/2] (3.25ns)   --->   "%U_1_load_16 = load float* %U_1_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 308 'load' 'U_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 8.44>
ST_18 : Operation 309 [3/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 309 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [4/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 310 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [5/5] (8.44ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 311 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [1/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 312 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 313 [2/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 313 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 314 [3/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 314 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 315 [4/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 315 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 316 [5/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 316 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 317 [6/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 317 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 318 [7/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 318 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 319 [8/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 319 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 320 [9/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 320 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 321 [1/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 321 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [2/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 322 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [3/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 323 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln27_30 = bitcast float %U_1_load_15 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 324 'bitcast' 'bitcast_ln27_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.99ns)   --->   "%xor_ln27_15 = xor i32 %bitcast_ln27_30, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 325 'xor' 'xor_ln27_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln27_31 = bitcast i32 %xor_ln27_15 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 326 'bitcast' 'bitcast_ln27_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [4/4] (6.88ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 327 'fmul' 'x_assign_14' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/2] (3.25ns)   --->   "%U_1_load_16 = load float* %U_1_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 328 'load' 'U_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%U_1_addr_17 = getelementptr [64 x float]* %U_1, i64 0, i64 20" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 329 'getelementptr' 'U_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [2/2] (3.25ns)   --->   "%U_1_load_17 = load float* %U_1_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 330 'load' 'U_1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 8.44>
ST_19 : Operation 331 [2/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 331 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [3/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 332 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [4/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 333 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [5/5] (8.44ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 334 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [1/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 335 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 336 [2/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 336 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 337 [3/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 337 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 338 [4/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 338 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 339 [5/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 339 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 340 [6/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 340 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 341 [7/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 341 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 342 [8/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 342 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 343 [9/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 343 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 344 [1/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 344 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [2/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 345 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [3/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 346 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln27_32 = bitcast float %U_1_load_16 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 347 'bitcast' 'bitcast_ln27_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.99ns)   --->   "%xor_ln27_16 = xor i32 %bitcast_ln27_32, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 348 'xor' 'xor_ln27_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln27_33 = bitcast i32 %xor_ln27_16 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 349 'bitcast' 'bitcast_ln27_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [4/4] (6.88ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 350 'fmul' 'x_assign_15' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/2] (3.25ns)   --->   "%U_1_load_17 = load float* %U_1_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 351 'load' 'U_1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%U_1_addr_18 = getelementptr [64 x float]* %U_1, i64 0, i64 21" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 352 'getelementptr' 'U_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [2/2] (3.25ns)   --->   "%U_1_load_18 = load float* %U_1_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 353 'load' 'U_1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 8.44>
ST_20 : Operation 354 [1/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 354 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [2/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 355 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [3/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 356 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [4/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 357 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [5/5] (8.44ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 358 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [1/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 359 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 360 [2/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 360 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 361 [3/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 361 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 362 [4/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 362 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 363 [5/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 363 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 364 [6/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 364 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 365 [7/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 365 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 366 [8/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 366 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 367 [9/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 367 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 368 [1/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 368 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [2/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 369 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [3/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 370 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln27_34 = bitcast float %U_1_load_17 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 371 'bitcast' 'bitcast_ln27_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.99ns)   --->   "%xor_ln27_17 = xor i32 %bitcast_ln27_34, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 372 'xor' 'xor_ln27_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln27_35 = bitcast i32 %xor_ln27_17 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 373 'bitcast' 'bitcast_ln27_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 374 [4/4] (6.88ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 374 'fmul' 'x_assign_16' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/2] (3.25ns)   --->   "%U_1_load_18 = load float* %U_1_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 375 'load' 'U_1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%U_1_addr_19 = getelementptr [64 x float]* %U_1, i64 0, i64 22" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 376 'getelementptr' 'U_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 377 [2/2] (3.25ns)   --->   "%U_1_load_19 = load float* %U_1_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 377 'load' 'U_1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 8.44>
ST_21 : Operation 378 [16/16] (7.26ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 378 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 379 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [2/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 380 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [3/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 381 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [4/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 382 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [5/5] (8.44ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 383 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 384 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 385 [2/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 385 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 386 [3/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 386 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 387 [4/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 387 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 388 [5/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 388 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 389 [6/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 389 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 390 [7/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 390 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 391 [8/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 391 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 392 [9/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 392 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 393 [1/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 393 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [2/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 394 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 395 [3/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 395 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln27_36 = bitcast float %U_1_load_18 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 396 'bitcast' 'bitcast_ln27_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (0.99ns)   --->   "%xor_ln27_18 = xor i32 %bitcast_ln27_36, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 397 'xor' 'xor_ln27_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln27_37 = bitcast i32 %xor_ln27_18 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 398 'bitcast' 'bitcast_ln27_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 399 [4/4] (6.88ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 399 'fmul' 'x_assign_17' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [1/2] (3.25ns)   --->   "%U_1_load_19 = load float* %U_1_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 400 'load' 'U_1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%U_1_addr_20 = getelementptr [64 x float]* %U_1, i64 0, i64 23" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 401 'getelementptr' 'U_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [2/2] (3.25ns)   --->   "%U_1_load_20 = load float* %U_1_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 402 'load' 'U_1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 8.44>
ST_22 : Operation 403 [15/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 403 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 404 [16/16] (7.26ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 404 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 405 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 406 [2/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 406 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 407 [3/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 407 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [4/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 408 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 409 [5/5] (8.44ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 409 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [1/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 410 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 411 [2/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 411 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 412 [3/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 412 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 413 [4/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 413 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 414 [5/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 414 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 415 [6/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 415 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 416 [7/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 416 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 417 [8/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 417 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 418 [9/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 418 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 419 [1/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 419 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [2/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 420 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [3/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 421 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln27_38 = bitcast float %U_1_load_19 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 422 'bitcast' 'bitcast_ln27_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (0.99ns)   --->   "%xor_ln27_19 = xor i32 %bitcast_ln27_38, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 423 'xor' 'xor_ln27_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln27_39 = bitcast i32 %xor_ln27_19 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 424 'bitcast' 'bitcast_ln27_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [4/4] (6.88ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 425 'fmul' 'x_assign_18' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%U_1_load_20 = load float* %U_1_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 426 'load' 'U_1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%U_1_addr_21 = getelementptr [64 x float]* %U_1, i64 0, i64 24" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 427 'getelementptr' 'U_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [2/2] (3.25ns)   --->   "%U_1_load_21 = load float* %U_1_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 428 'load' 'U_1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 8.44>
ST_23 : Operation 429 [14/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 429 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [15/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 430 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [16/16] (7.26ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 431 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [1/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 432 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [2/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 433 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [3/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 434 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [4/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 435 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [5/5] (8.44ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 436 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [1/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 437 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 438 [2/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 438 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 439 [3/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 439 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 440 [4/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 440 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 441 [5/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 441 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 442 [6/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 442 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 443 [7/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 443 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 444 [8/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 444 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 445 [9/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 445 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 446 [1/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 446 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [2/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 447 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [3/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 448 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln27_40 = bitcast float %U_1_load_20 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 449 'bitcast' 'bitcast_ln27_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.99ns)   --->   "%xor_ln27_20 = xor i32 %bitcast_ln27_40, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 450 'xor' 'xor_ln27_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln27_41 = bitcast i32 %xor_ln27_20 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 451 'bitcast' 'bitcast_ln27_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 452 [4/4] (6.88ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 452 'fmul' 'x_assign_19' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/2] (3.25ns)   --->   "%U_1_load_21 = load float* %U_1_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 453 'load' 'U_1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%U_1_addr_22 = getelementptr [64 x float]* %U_1, i64 0, i64 25" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 454 'getelementptr' 'U_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [2/2] (3.25ns)   --->   "%U_1_load_22 = load float* %U_1_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 455 'load' 'U_1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 8.44>
ST_24 : Operation 456 [13/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 456 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [14/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 457 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 458 [15/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 458 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [16/16] (7.26ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 459 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 460 [1/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 460 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [2/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 461 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [3/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 462 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [4/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 463 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [5/5] (8.44ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 464 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [1/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 465 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 466 [2/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 466 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 467 [3/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 467 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 468 [4/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 468 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 469 [5/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 469 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 470 [6/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 470 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 471 [7/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 471 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 472 [8/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 472 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 473 [9/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 473 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 474 [1/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 474 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [2/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 475 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [3/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 476 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln27_42 = bitcast float %U_1_load_21 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 477 'bitcast' 'bitcast_ln27_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (0.99ns)   --->   "%xor_ln27_21 = xor i32 %bitcast_ln27_42, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 478 'xor' 'xor_ln27_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln27_43 = bitcast i32 %xor_ln27_21 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 479 'bitcast' 'bitcast_ln27_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [4/4] (6.88ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 480 'fmul' 'x_assign_20' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/2] (3.25ns)   --->   "%U_1_load_22 = load float* %U_1_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 481 'load' 'U_1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%U_1_addr_23 = getelementptr [64 x float]* %U_1, i64 0, i64 26" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 482 'getelementptr' 'U_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [2/2] (3.25ns)   --->   "%U_1_load_23 = load float* %U_1_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 483 'load' 'U_1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 8.44>
ST_25 : Operation 484 [12/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 484 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 485 [13/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 485 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 486 [14/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 486 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [15/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 487 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [16/16] (7.26ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 488 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 489 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [2/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 490 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [3/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 491 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [4/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 492 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [5/5] (8.44ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 493 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [1/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 494 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 495 [2/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 495 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 496 [3/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 496 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 497 [4/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 497 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 498 [5/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 498 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 499 [6/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 499 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 500 [7/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 500 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 501 [8/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 501 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 502 [9/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 502 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 503 [1/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 503 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 504 [2/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 504 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 505 [3/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 505 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln27_44 = bitcast float %U_1_load_22 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 506 'bitcast' 'bitcast_ln27_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 507 [1/1] (0.99ns)   --->   "%xor_ln27_22 = xor i32 %bitcast_ln27_44, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 507 'xor' 'xor_ln27_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln27_45 = bitcast i32 %xor_ln27_22 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 508 'bitcast' 'bitcast_ln27_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [4/4] (6.88ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 509 'fmul' 'x_assign_21' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [1/2] (3.25ns)   --->   "%U_1_load_23 = load float* %U_1_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 510 'load' 'U_1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%U_1_addr_24 = getelementptr [64 x float]* %U_1, i64 0, i64 28" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 511 'getelementptr' 'U_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [2/2] (3.25ns)   --->   "%U_1_load_24 = load float* %U_1_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 512 'load' 'U_1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 8.44>
ST_26 : Operation 513 [11/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 513 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 514 [12/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 514 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [13/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 515 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [14/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 516 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 517 [15/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 517 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 518 [16/16] (7.26ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 518 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 519 [1/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 519 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [2/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 520 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 521 [3/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 521 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [4/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 522 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [5/5] (8.44ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 523 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 524 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 525 [2/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 525 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 526 [3/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 526 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 527 [4/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 527 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 528 [5/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 528 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 529 [6/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 529 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 530 [7/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 530 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 531 [8/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 531 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 532 [9/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 532 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 533 [1/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 533 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [2/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 534 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [3/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 535 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln27_46 = bitcast float %U_1_load_23 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 536 'bitcast' 'bitcast_ln27_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 537 [1/1] (0.99ns)   --->   "%xor_ln27_23 = xor i32 %bitcast_ln27_46, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 537 'xor' 'xor_ln27_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln27_47 = bitcast i32 %xor_ln27_23 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 538 'bitcast' 'bitcast_ln27_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 539 [4/4] (6.88ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 539 'fmul' 'x_assign_22' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 540 [1/2] (3.25ns)   --->   "%U_1_load_24 = load float* %U_1_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 540 'load' 'U_1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 541 [1/1] (0.00ns)   --->   "%U_1_addr_25 = getelementptr [64 x float]* %U_1, i64 0, i64 29" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 541 'getelementptr' 'U_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 542 [2/2] (3.25ns)   --->   "%U_1_load_25 = load float* %U_1_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 542 'load' 'U_1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 8.44>
ST_27 : Operation 543 [10/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 543 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 544 [11/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 544 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [12/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 545 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 546 [13/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 546 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 547 [14/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 547 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 548 [15/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 548 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 549 [16/16] (7.26ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 549 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 550 [1/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 550 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [2/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 551 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 552 [3/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 552 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 553 [4/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 553 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [5/5] (8.44ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 554 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 555 [1/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 555 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 556 [2/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 556 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 557 [3/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 557 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 558 [4/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 558 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 559 [5/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 559 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 560 [6/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 560 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 561 [7/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 561 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 562 [8/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 562 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 563 [9/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 563 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 564 [1/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 564 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 565 [2/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 565 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [3/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 566 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln27_48 = bitcast float %U_1_load_24 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 567 'bitcast' 'bitcast_ln27_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.99ns)   --->   "%xor_ln27_24 = xor i32 %bitcast_ln27_48, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 568 'xor' 'xor_ln27_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln27_49 = bitcast i32 %xor_ln27_24 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 569 'bitcast' 'bitcast_ln27_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [4/4] (6.88ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 570 'fmul' 'x_assign_23' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/2] (3.25ns)   --->   "%U_1_load_25 = load float* %U_1_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 571 'load' 'U_1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%U_1_addr_26 = getelementptr [64 x float]* %U_1, i64 0, i64 30" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 572 'getelementptr' 'U_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 573 [2/2] (3.25ns)   --->   "%U_1_load_26 = load float* %U_1_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 573 'load' 'U_1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 8.44>
ST_28 : Operation 574 [9/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 574 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 575 [10/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 575 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [11/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 576 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 577 [12/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 577 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [13/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 578 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [14/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 579 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 580 [15/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 580 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [16/16] (7.26ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 581 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 582 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [2/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 583 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [3/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 584 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [4/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 585 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [5/5] (8.44ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 586 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [1/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 587 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 588 [2/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 588 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 589 [3/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 589 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 590 [4/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 590 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 591 [5/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 591 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 592 [6/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 592 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 593 [7/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 593 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 594 [8/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 594 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 595 [9/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 595 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 596 [1/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 596 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 597 [2/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 597 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [3/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 598 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln27_50 = bitcast float %U_1_load_25 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 599 'bitcast' 'bitcast_ln27_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (0.99ns)   --->   "%xor_ln27_25 = xor i32 %bitcast_ln27_50, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 600 'xor' 'xor_ln27_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln27_51 = bitcast i32 %xor_ln27_25 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 601 'bitcast' 'bitcast_ln27_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [4/4] (6.88ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 602 'fmul' 'x_assign_24' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [1/2] (3.25ns)   --->   "%U_1_load_26 = load float* %U_1_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 603 'load' 'U_1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%U_1_addr_27 = getelementptr [64 x float]* %U_1, i64 0, i64 31" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 604 'getelementptr' 'U_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 605 [2/2] (3.25ns)   --->   "%U_1_load_27 = load float* %U_1_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 605 'load' 'U_1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 8.44>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 0" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 606 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 607 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 608 [8/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 608 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 609 [9/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 609 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 610 [10/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 610 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 611 [11/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 611 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 612 [12/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 612 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [13/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 613 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [14/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 614 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [15/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 615 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [16/16] (7.26ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 616 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 617 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 618 [2/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 618 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [3/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 619 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [4/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 620 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [5/5] (8.44ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 621 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 622 [1/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 622 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 623 [2/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 623 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 624 [3/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 624 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 625 [4/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 625 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 626 [5/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 626 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 627 [6/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 627 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 628 [7/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 628 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 629 [8/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 629 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 630 [9/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 630 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 631 [1/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 631 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 632 [2/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 632 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 633 [3/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 633 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln27_52 = bitcast float %U_1_load_26 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 634 'bitcast' 'bitcast_ln27_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.99ns)   --->   "%xor_ln27_26 = xor i32 %bitcast_ln27_52, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 635 'xor' 'xor_ln27_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%bitcast_ln27_53 = bitcast i32 %xor_ln27_26 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 636 'bitcast' 'bitcast_ln27_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 637 [4/4] (6.88ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 637 'fmul' 'x_assign_25' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/2] (3.25ns)   --->   "%U_1_load_27 = load float* %U_1_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 638 'load' 'U_1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 639 [1/1] (0.00ns)   --->   "%U_1_addr_28 = getelementptr [64 x float]* %U_1, i64 0, i64 32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 639 'getelementptr' 'U_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 640 [2/2] (3.25ns)   --->   "%U_1_load_28 = load float* %U_1_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 640 'load' 'U_1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 8.44>
ST_30 : Operation 641 [7/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 641 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [8/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 642 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 643 [9/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 643 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [10/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 644 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 645 [11/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 645 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [12/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 646 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [13/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 647 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [14/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 648 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 649 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 651 [15/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 651 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [16/16] (7.26ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 652 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 653 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [2/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 654 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [3/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 655 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [4/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 656 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [5/5] (8.44ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 657 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 658 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 659 [2/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 659 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 660 [3/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 660 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 661 [4/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 661 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 662 [5/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 662 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 663 [6/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 663 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 664 [7/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 664 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 665 [8/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 665 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 666 [9/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 666 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 667 [1/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 667 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 668 [2/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 668 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [3/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 669 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln27_54 = bitcast float %U_1_load_27 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 670 'bitcast' 'bitcast_ln27_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.99ns)   --->   "%xor_ln27_27 = xor i32 %bitcast_ln27_54, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 671 'xor' 'xor_ln27_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln27_55 = bitcast i32 %xor_ln27_27 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 672 'bitcast' 'bitcast_ln27_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 673 [4/4] (6.88ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 673 'fmul' 'x_assign_26' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [1/2] (3.25ns)   --->   "%U_1_load_28 = load float* %U_1_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 674 'load' 'U_1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%U_1_addr_29 = getelementptr [64 x float]* %U_1, i64 0, i64 33" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 675 'getelementptr' 'U_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [2/2] (3.25ns)   --->   "%U_1_load_29 = load float* %U_1_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 676 'load' 'U_1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 8.44>
ST_31 : Operation 677 [6/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 677 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 678 [7/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 678 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 679 [8/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 679 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 680 [9/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 680 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [10/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 681 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 682 [11/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 682 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [12/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 683 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 684 [13/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 684 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [14/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 685 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 686 [15/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 686 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [16/16] (7.26ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 687 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 688 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [2/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 689 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [3/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 690 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [4/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 691 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [5/5] (8.44ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 692 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 693 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 694 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 694 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 695 [1/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 695 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 696 [2/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 696 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 697 [3/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 697 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 698 [4/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 698 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 699 [5/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 699 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 700 [6/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 700 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 701 [7/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 701 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 702 [8/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 702 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 703 [9/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 703 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 704 [1/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 704 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 705 [2/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 705 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 706 [3/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 706 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln27_56 = bitcast float %U_1_load_28 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 707 'bitcast' 'bitcast_ln27_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 708 [1/1] (0.99ns)   --->   "%xor_ln27_28 = xor i32 %bitcast_ln27_56, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 708 'xor' 'xor_ln27_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln27_57 = bitcast i32 %xor_ln27_28 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 709 'bitcast' 'bitcast_ln27_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 710 [4/4] (6.88ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 710 'fmul' 'x_assign_27' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 711 [1/2] (3.25ns)   --->   "%U_1_load_29 = load float* %U_1_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 711 'load' 'U_1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%U_1_addr_30 = getelementptr [64 x float]* %U_1, i64 0, i64 34" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 712 'getelementptr' 'U_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [2/2] (3.25ns)   --->   "%U_1_load_30 = load float* %U_1_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 713 'load' 'U_1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 8.44>
ST_32 : Operation 714 [5/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 714 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 715 [6/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 715 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [7/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 716 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [8/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 717 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 718 [9/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 718 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 719 [10/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 719 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [11/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 720 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 721 [12/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 721 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 722 [13/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 722 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 723 [14/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 723 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 724 [15/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 724 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 725 [16/16] (7.26ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 725 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [1/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 726 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [2/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 727 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [3/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 728 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 729 [4/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 729 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 730 [5/5] (8.44ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 730 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 731 [1/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 731 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 732 [2/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 732 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 733 [3/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 733 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 734 [4/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 734 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 735 [5/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 735 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 736 [6/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 736 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 737 [7/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 737 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 738 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 738 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 739 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 740 [8/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 740 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 741 [9/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 741 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 742 [1/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 742 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [2/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 743 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [3/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 744 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln27_58 = bitcast float %U_1_load_29 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 745 'bitcast' 'bitcast_ln27_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 746 [1/1] (0.99ns)   --->   "%xor_ln27_29 = xor i32 %bitcast_ln27_58, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 746 'xor' 'xor_ln27_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln27_59 = bitcast i32 %xor_ln27_29 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 747 'bitcast' 'bitcast_ln27_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 748 [4/4] (6.88ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 748 'fmul' 'x_assign_28' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 749 [1/2] (3.25ns)   --->   "%U_1_load_30 = load float* %U_1_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 749 'load' 'U_1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 750 [1/1] (0.00ns)   --->   "%U_1_addr_31 = getelementptr [64 x float]* %U_1, i64 0, i64 35" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 750 'getelementptr' 'U_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 751 [2/2] (3.25ns)   --->   "%U_1_load_31 = load float* %U_1_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 751 'load' 'U_1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 8.44>
ST_33 : Operation 752 [4/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 752 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 753 [5/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 753 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [6/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 754 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [7/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 755 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [8/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 756 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 757 [9/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 757 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [10/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 758 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [11/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 759 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 760 [12/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 760 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [13/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 761 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 762 [14/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 762 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 763 [15/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 763 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [16/16] (7.26ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 764 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [1/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 765 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [2/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 766 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [3/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 767 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 768 [4/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 768 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 769 [5/5] (8.44ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 769 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 770 [1/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 770 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 771 [2/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 771 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 772 [3/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 772 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 773 [4/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 773 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 774 [5/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 774 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 775 [6/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 775 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 776 [7/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 776 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 777 [8/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 777 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 778 [9/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 778 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 779 [1/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 779 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 780 [2/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 780 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [3/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 781 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln27_60 = bitcast float %U_1_load_30 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 782 'bitcast' 'bitcast_ln27_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 783 [1/1] (0.99ns)   --->   "%xor_ln27_30 = xor i32 %bitcast_ln27_60, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 783 'xor' 'xor_ln27_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 784 [1/1] (0.00ns)   --->   "%bitcast_ln27_61 = bitcast i32 %xor_ln27_30 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 784 'bitcast' 'bitcast_ln27_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 785 [4/4] (6.88ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 785 'fmul' 'x_assign_29' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 786 [1/2] (3.25ns)   --->   "%U_1_load_31 = load float* %U_1_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 786 'load' 'U_1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 787 [1/1] (0.00ns)   --->   "%V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 787 'getelementptr' 'V_addr_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 788 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 789 [1/1] (0.00ns)   --->   "%U_1_addr_32 = getelementptr [64 x float]* %U_1, i64 0, i64 37" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 789 'getelementptr' 'U_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 790 [2/2] (3.25ns)   --->   "%U_1_load_32 = load float* %U_1_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 790 'load' 'U_1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 8.44>
ST_34 : Operation 791 [3/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 791 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [4/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 792 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [5/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 793 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [6/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 794 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [7/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 795 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [8/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 796 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 797 [9/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 797 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 798 [10/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 798 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 799 [11/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 799 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 800 [12/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 800 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 801 [13/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 801 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [14/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 802 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 803 [15/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 803 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 804 [16/16] (7.26ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 804 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 805 [1/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 805 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 806 [2/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 806 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [3/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 807 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [4/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 808 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 809 [5/5] (8.44ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 809 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 810 [1/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 810 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 811 [2/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 811 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 812 [3/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 812 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 813 [4/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 813 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 814 [5/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 814 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 815 [6/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 815 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 816 [7/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 816 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 817 [8/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 817 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 818 [9/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 818 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 819 [1/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 819 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 820 [2/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 820 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 821 [3/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 821 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln27_62 = bitcast float %U_1_load_31 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 822 'bitcast' 'bitcast_ln27_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 823 [1/1] (0.99ns)   --->   "%xor_ln27_31 = xor i32 %bitcast_ln27_62, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 823 'xor' 'xor_ln27_31' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln27_63 = bitcast i32 %xor_ln27_31 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 824 'bitcast' 'bitcast_ln27_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 825 [4/4] (6.88ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 825 'fmul' 'x_assign_30' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 826 [1/2] (3.25ns)   --->   "%U_1_load_32 = load float* %U_1_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 826 'load' 'U_1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%U_1_addr_33 = getelementptr [64 x float]* %U_1, i64 0, i64 38" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 827 'getelementptr' 'U_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 828 [2/2] (3.25ns)   --->   "%U_1_load_33 = load float* %U_1_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 828 'load' 'U_1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 829 [1/1] (0.00ns)   --->   "%V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 829 'getelementptr' 'V_addr_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 830 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 8.44>
ST_35 : Operation 831 [2/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 831 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 832 [3/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 832 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 833 [4/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 833 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 834 [5/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 834 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 835 [6/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 835 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 836 [7/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 836 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 837 [8/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 837 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 838 [9/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 838 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 839 [10/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 839 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [11/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 840 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 841 [12/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 841 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [13/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 842 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 843 [14/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 843 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 844 [15/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 844 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [16/16] (7.26ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 845 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 846 [1/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 846 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 847 [2/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 847 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [3/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 848 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [4/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 849 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 850 [5/5] (8.44ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 850 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 851 [1/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 851 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 852 [2/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 852 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 853 [3/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 853 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 854 [4/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 854 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 855 [5/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 855 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 856 [6/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 856 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 857 [7/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 857 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 858 [8/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 858 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 859 [9/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 859 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 860 [1/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 860 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 861 [2/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 861 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 862 [3/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 862 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln27_64 = bitcast float %U_1_load_32 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 863 'bitcast' 'bitcast_ln27_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 864 [1/1] (0.99ns)   --->   "%xor_ln27_32 = xor i32 %bitcast_ln27_64, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 864 'xor' 'xor_ln27_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln27_65 = bitcast i32 %xor_ln27_32 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 865 'bitcast' 'bitcast_ln27_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 866 [4/4] (6.88ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 866 'fmul' 'x_assign_31' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 867 [1/2] (3.25ns)   --->   "%U_1_load_33 = load float* %U_1_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 867 'load' 'U_1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%U_1_addr_34 = getelementptr [64 x float]* %U_1, i64 0, i64 39" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 868 'getelementptr' 'U_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 869 [2/2] (3.25ns)   --->   "%U_1_load_34 = load float* %U_1_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 869 'load' 'U_1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 870 [1/1] (0.00ns)   --->   "%V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 870 'getelementptr' 'V_addr_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 871 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 871 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 8.44>
ST_36 : Operation 872 [1/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 872 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 873 [2/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 873 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 874 [3/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 874 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 875 [4/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 875 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 876 [5/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 876 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 877 [6/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 877 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 878 [7/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 878 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 879 [8/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 879 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 880 [9/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 880 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 881 [10/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 881 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 882 [11/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 882 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 883 [12/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 883 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [13/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 884 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 885 [14/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 885 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [15/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 886 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 887 [16/16] (7.26ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 887 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 888 [1/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 888 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 889 [2/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 889 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 890 [3/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 890 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 891 [4/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 891 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 892 [5/5] (8.44ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 892 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 893 [1/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 893 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 894 [2/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 894 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 895 [3/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 895 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 896 [4/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 896 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 897 [5/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 897 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 898 [6/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 898 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 899 [7/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 899 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 900 [8/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 900 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 901 [9/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 901 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 902 [1/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 902 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 903 [2/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 903 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 904 [3/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 904 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln27_66 = bitcast float %U_1_load_33 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 905 'bitcast' 'bitcast_ln27_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 906 [1/1] (0.99ns)   --->   "%xor_ln27_33 = xor i32 %bitcast_ln27_66, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 906 'xor' 'xor_ln27_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln27_67 = bitcast i32 %xor_ln27_33 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 907 'bitcast' 'bitcast_ln27_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 908 [4/4] (6.88ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 908 'fmul' 'x_assign_32' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 909 [1/2] (3.25ns)   --->   "%U_1_load_34 = load float* %U_1_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 909 'load' 'U_1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 910 [1/1] (0.00ns)   --->   "%U_1_addr_35 = getelementptr [64 x float]* %U_1, i64 0, i64 40" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 910 'getelementptr' 'U_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 911 [2/2] (3.25ns)   --->   "%U_1_load_35 = load float* %U_1_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 911 'load' 'U_1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 912 [1/1] (0.00ns)   --->   "%V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 912 'getelementptr' 'V_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 913 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_63, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 913 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 8.44>
ST_37 : Operation 914 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 914 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 915 [1/1] (3.25ns)   --->   "store float %tmp_5_0_1, float* %V_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 916 [1/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 916 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 917 [2/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 917 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 918 [3/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 918 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 919 [4/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 919 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 920 [5/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 920 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 921 [6/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 921 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 922 [7/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 922 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 923 [8/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 923 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 924 [9/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 924 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 925 [10/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 925 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 926 [11/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 926 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [12/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 927 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 928 [13/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 928 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 929 [14/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 929 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [15/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 930 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [16/16] (7.26ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 931 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 932 [1/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 932 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 933 [2/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 933 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 934 [3/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 934 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 935 [4/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 935 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 936 [5/5] (8.44ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 936 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 937 [1/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 937 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 938 [2/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 938 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 939 [3/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 939 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 940 [4/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 940 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 941 [5/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 941 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 942 [6/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 942 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 943 [7/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 943 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 944 [8/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 944 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 945 [9/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 945 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 946 [1/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 946 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 947 [2/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 947 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 948 [3/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 948 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 949 [1/1] (0.00ns)   --->   "%bitcast_ln27_68 = bitcast float %U_1_load_34 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 949 'bitcast' 'bitcast_ln27_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 950 [1/1] (0.99ns)   --->   "%xor_ln27_34 = xor i32 %bitcast_ln27_68, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 950 'xor' 'xor_ln27_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln27_69 = bitcast i32 %xor_ln27_34 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 951 'bitcast' 'bitcast_ln27_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 952 [4/4] (6.88ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 952 'fmul' 'x_assign_33' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 953 [1/2] (3.25ns)   --->   "%U_1_load_35 = load float* %U_1_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 953 'load' 'U_1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 954 [1/1] (0.00ns)   --->   "%U_1_addr_36 = getelementptr [64 x float]* %U_1, i64 0, i64 41" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 954 'getelementptr' 'U_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 955 [2/2] (3.25ns)   --->   "%U_1_load_36 = load float* %U_1_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 955 'load' 'U_1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 8.44>
ST_38 : Operation 956 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 956 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 957 [1/1] (3.25ns)   --->   "store float %tmp_5_0_2, float* %V_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 958 [1/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 958 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 959 [2/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 959 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 960 [3/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 960 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 961 [4/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 961 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 962 [5/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 962 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 963 [6/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 963 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 964 [7/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 964 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 965 [8/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 965 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 966 [9/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 966 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [10/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 967 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 968 [11/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 968 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 969 [12/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 969 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 970 [13/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 970 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [14/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 971 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 972 [15/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 972 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 973 [16/16] (7.26ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 973 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [1/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 974 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 975 [2/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 975 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 976 [3/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 976 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 977 [4/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 977 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 978 [5/5] (8.44ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 978 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 979 [1/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 979 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 980 [2/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 980 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 981 [3/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 981 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 982 [4/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 982 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 983 [5/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 983 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 984 [6/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 984 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 985 [7/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 985 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 986 [8/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 986 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 987 [9/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 987 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 988 [1/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 988 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 989 [2/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 989 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 990 [3/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 990 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 991 [1/1] (0.00ns)   --->   "%bitcast_ln27_70 = bitcast float %U_1_load_35 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 991 'bitcast' 'bitcast_ln27_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 992 [1/1] (0.99ns)   --->   "%xor_ln27_35 = xor i32 %bitcast_ln27_70, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 992 'xor' 'xor_ln27_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln27_71 = bitcast i32 %xor_ln27_35 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 993 'bitcast' 'bitcast_ln27_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 994 [4/4] (6.88ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 994 'fmul' 'x_assign_34' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 995 [1/2] (3.25ns)   --->   "%U_1_load_36 = load float* %U_1_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 995 'load' 'U_1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 996 [1/1] (0.00ns)   --->   "%U_1_addr_37 = getelementptr [64 x float]* %U_1, i64 0, i64 42" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 996 'getelementptr' 'U_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 997 [2/2] (3.25ns)   --->   "%U_1_load_37 = load float* %U_1_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 997 'load' 'U_1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 8.44>
ST_39 : Operation 998 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 998 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 999 [1/1] (3.25ns)   --->   "store float %tmp_5_0_3, float* %V_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1000 [1/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1000 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1001 [2/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1001 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1002 [3/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1002 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1003 [4/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1003 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1004 [5/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1004 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1005 [6/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1005 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1006 [7/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1006 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1007 [8/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1007 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1008 [9/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1008 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1009 [10/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1009 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1010 [11/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1010 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1011 [12/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1011 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1012 [13/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1012 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [14/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1013 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1014 [15/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1014 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1015 [16/16] (7.26ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1015 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1016 [1/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1016 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1017 [2/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1017 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1018 [3/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1018 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [4/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1019 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [5/5] (8.44ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1020 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1021 [1/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1021 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1022 [2/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1022 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1023 [3/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1023 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1024 [4/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1024 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1025 [5/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1025 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1026 [6/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1026 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1027 [7/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1027 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1028 [8/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1028 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1029 [9/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1029 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1030 [1/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1030 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1031 [2/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1031 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1032 [3/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1032 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln27_72 = bitcast float %U_1_load_36 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1033 'bitcast' 'bitcast_ln27_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1034 [1/1] (0.99ns)   --->   "%xor_ln27_36 = xor i32 %bitcast_ln27_72, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1034 'xor' 'xor_ln27_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1035 [1/1] (0.00ns)   --->   "%bitcast_ln27_73 = bitcast i32 %xor_ln27_36 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1035 'bitcast' 'bitcast_ln27_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1036 [4/4] (6.88ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1036 'fmul' 'x_assign_35' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1037 [1/2] (3.25ns)   --->   "%U_1_load_37 = load float* %U_1_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1037 'load' 'U_1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1038 [1/1] (0.00ns)   --->   "%U_1_addr_38 = getelementptr [64 x float]* %U_1, i64 0, i64 43" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1038 'getelementptr' 'U_1_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1039 [2/2] (3.25ns)   --->   "%U_1_load_38 = load float* %U_1_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1039 'load' 'U_1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 8.44>
ST_40 : Operation 1040 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1040 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1041 [1/1] (3.25ns)   --->   "store float %tmp_5_0_4, float* %V_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1041 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1042 [1/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1042 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1043 [2/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1043 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1044 [3/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1044 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1045 [4/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1045 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1046 [5/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1046 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1047 [6/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1047 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1048 [7/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1048 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1049 [8/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1049 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [9/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1050 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1051 [10/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1051 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [11/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1052 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [12/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1053 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [13/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1054 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [14/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1055 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1056 [15/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1056 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [16/16] (7.26ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1057 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1058 [1/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1058 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1059 [2/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1059 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [3/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1060 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1061 [4/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1061 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [5/5] (8.44ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1062 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [1/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1063 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1064 [2/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1064 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1065 [3/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1065 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1066 [4/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1066 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1067 [5/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1067 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1068 [6/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1068 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1069 [7/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1069 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1070 [8/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1070 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1071 [9/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1071 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1072 [1/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1072 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1073 [2/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1073 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1074 [3/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1074 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1075 [1/1] (0.00ns)   --->   "%bitcast_ln27_74 = bitcast float %U_1_load_37 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1075 'bitcast' 'bitcast_ln27_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1076 [1/1] (0.99ns)   --->   "%xor_ln27_37 = xor i32 %bitcast_ln27_74, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1076 'xor' 'xor_ln27_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln27_75 = bitcast i32 %xor_ln27_37 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1077 'bitcast' 'bitcast_ln27_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1078 [4/4] (6.88ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1078 'fmul' 'x_assign_36' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1079 [1/2] (3.25ns)   --->   "%U_1_load_38 = load float* %U_1_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1079 'load' 'U_1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1080 [1/1] (0.00ns)   --->   "%U_1_addr_39 = getelementptr [64 x float]* %U_1, i64 0, i64 44" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1080 'getelementptr' 'U_1_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1081 [2/2] (3.25ns)   --->   "%U_1_load_39 = load float* %U_1_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1081 'load' 'U_1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 8.44>
ST_41 : Operation 1082 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1082 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1083 [1/1] (3.25ns)   --->   "store float %tmp_5_0_5, float* %V_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1083 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1084 [1/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1084 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1085 [2/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1085 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1086 [3/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1086 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1087 [4/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1087 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1088 [5/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1088 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1089 [6/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1089 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1090 [7/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1090 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1091 [8/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1091 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1092 [9/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1092 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1093 [10/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1093 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1094 [11/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1094 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1095 [12/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1095 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [13/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1096 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [14/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1097 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [15/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1098 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [16/16] (7.26ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1099 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [1/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1100 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1101 [2/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1101 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1102 [3/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1102 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [4/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1103 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [5/5] (8.44ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1104 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [1/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1105 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1106 [2/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1106 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1107 [3/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1107 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1108 [4/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1108 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1109 [5/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1109 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1110 [6/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1110 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1111 [7/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1111 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1112 [8/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1112 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1113 [9/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1113 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1114 [1/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1114 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1115 [2/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1115 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1116 [3/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1116 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln27_76 = bitcast float %U_1_load_38 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1117 'bitcast' 'bitcast_ln27_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1118 [1/1] (0.99ns)   --->   "%xor_ln27_38 = xor i32 %bitcast_ln27_76, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1118 'xor' 'xor_ln27_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln27_77 = bitcast i32 %xor_ln27_38 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1119 'bitcast' 'bitcast_ln27_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1120 [4/4] (6.88ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1120 'fmul' 'x_assign_37' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1121 [1/2] (3.25ns)   --->   "%U_1_load_39 = load float* %U_1_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1121 'load' 'U_1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1122 [1/1] (0.00ns)   --->   "%U_1_addr_40 = getelementptr [64 x float]* %U_1, i64 0, i64 46" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1122 'getelementptr' 'U_1_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1123 [2/2] (3.25ns)   --->   "%U_1_load_40 = load float* %U_1_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1123 'load' 'U_1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 8.44>
ST_42 : Operation 1124 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1124 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1125 [1/1] (3.25ns)   --->   "store float %tmp_5_0_6, float* %V_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1126 [1/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1126 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1127 [2/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1127 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1128 [3/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1128 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1129 [4/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1129 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1130 [5/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1130 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1131 [6/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1131 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1132 [7/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1132 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1133 [8/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1133 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1134 [9/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1134 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1135 [10/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1135 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1136 [11/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1136 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1137 [12/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1137 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1138 [13/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1138 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1139 [14/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1139 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1140 [15/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1140 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1141 [16/16] (7.26ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1141 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1142 [1/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1142 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1143 [2/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1143 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1144 [3/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1144 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1145 [4/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1145 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1146 [5/5] (8.44ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1146 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1147 [1/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1147 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1148 [2/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1148 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1149 [3/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1149 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1150 [4/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1150 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1151 [5/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1151 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1152 [6/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1152 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1153 [7/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1153 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1154 [8/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1154 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1155 [9/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1155 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1156 [1/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1156 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1157 [2/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1157 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [3/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1158 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln27_78 = bitcast float %U_1_load_39 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1159 'bitcast' 'bitcast_ln27_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1160 [1/1] (0.99ns)   --->   "%xor_ln27_39 = xor i32 %bitcast_ln27_78, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1160 'xor' 'xor_ln27_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln27_79 = bitcast i32 %xor_ln27_39 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1161 'bitcast' 'bitcast_ln27_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1162 [4/4] (6.88ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1162 'fmul' 'x_assign_38' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1163 [1/2] (3.25ns)   --->   "%U_1_load_40 = load float* %U_1_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1163 'load' 'U_1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1164 [1/1] (0.00ns)   --->   "%U_1_addr_41 = getelementptr [64 x float]* %U_1, i64 0, i64 47" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1164 'getelementptr' 'U_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1165 [2/2] (3.25ns)   --->   "%U_1_load_41 = load float* %U_1_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1165 'load' 'U_1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 8.44>
ST_43 : Operation 1166 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1166 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1167 [1/1] (3.25ns)   --->   "store float %tmp_5_0_7, float* %V_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1168 [1/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1168 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1169 [2/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1169 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1170 [3/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1170 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1171 [4/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1171 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1172 [5/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1172 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1173 [6/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1173 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1174 [7/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1174 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1175 [8/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1175 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1176 [9/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1176 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1177 [10/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1177 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1178 [11/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1178 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1179 [12/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1179 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1180 [13/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1180 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1181 [14/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1181 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1182 [15/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1182 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1183 [16/16] (7.26ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1183 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1184 [1/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1184 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1185 [2/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1185 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1186 [3/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1186 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1187 [4/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1187 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1188 [5/5] (8.44ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1188 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [1/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1189 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1190 [2/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1190 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1191 [3/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1191 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1192 [4/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1192 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1193 [5/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1193 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1194 [6/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1194 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1195 [7/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1195 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1196 [8/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1196 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1197 [9/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1197 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1198 [1/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1198 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [2/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1199 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1200 [3/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1200 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln27_80 = bitcast float %U_1_load_40 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1201 'bitcast' 'bitcast_ln27_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1202 [1/1] (0.99ns)   --->   "%xor_ln27_40 = xor i32 %bitcast_ln27_80, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1202 'xor' 'xor_ln27_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln27_81 = bitcast i32 %xor_ln27_40 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1203 'bitcast' 'bitcast_ln27_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1204 [4/4] (6.88ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1204 'fmul' 'x_assign_39' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1205 [1/2] (3.25ns)   --->   "%U_1_load_41 = load float* %U_1_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1205 'load' 'U_1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1206 [1/1] (0.00ns)   --->   "%U_1_addr_42 = getelementptr [64 x float]* %U_1, i64 0, i64 48" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1206 'getelementptr' 'U_1_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1207 [2/2] (3.25ns)   --->   "%U_1_load_42 = load float* %U_1_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1207 'load' 'U_1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 8.44>
ST_44 : Operation 1208 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1208 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1209 [1/1] (3.25ns)   --->   "store float %tmp_5_1, float* %V_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1210 [1/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1210 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1211 [2/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1211 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1212 [3/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1212 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1213 [4/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1213 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1214 [5/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1214 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1215 [6/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1215 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1216 [7/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1216 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1217 [8/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1217 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1218 [9/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1218 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1219 [10/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1219 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1220 [11/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1220 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1221 [12/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1221 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1222 [13/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1222 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1223 [14/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1223 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1224 [15/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1224 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1225 [16/16] (7.26ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1225 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1226 [1/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1226 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1227 [2/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1227 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1228 [3/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1228 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1229 [4/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1229 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1230 [5/5] (8.44ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1230 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1231 [1/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1231 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1232 [2/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1232 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1233 [3/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1233 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1234 [4/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1234 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1235 [5/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1235 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1236 [6/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1236 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1237 [7/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1237 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1238 [8/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1238 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1239 [9/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1239 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1240 [1/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1240 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1241 [2/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1241 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1242 [3/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1242 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln27_82 = bitcast float %U_1_load_41 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1243 'bitcast' 'bitcast_ln27_82' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1244 [1/1] (0.99ns)   --->   "%xor_ln27_41 = xor i32 %bitcast_ln27_82, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1244 'xor' 'xor_ln27_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [1/1] (0.00ns)   --->   "%bitcast_ln27_83 = bitcast i32 %xor_ln27_41 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1245 'bitcast' 'bitcast_ln27_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1246 [4/4] (6.88ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1246 'fmul' 'x_assign_40' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1247 [1/2] (3.25ns)   --->   "%U_1_load_42 = load float* %U_1_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1247 'load' 'U_1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1248 [1/1] (0.00ns)   --->   "%U_1_addr_43 = getelementptr [64 x float]* %U_1, i64 0, i64 49" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1248 'getelementptr' 'U_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1249 [2/2] (3.25ns)   --->   "%U_1_load_43 = load float* %U_1_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1249 'load' 'U_1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 8.44>
ST_45 : Operation 1250 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1250 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1251 [1/1] (3.25ns)   --->   "store float %tmp_5_1_2, float* %V_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1252 [1/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1252 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1253 [2/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1253 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1254 [3/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1254 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1255 [4/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1255 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1256 [5/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1256 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1257 [6/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1257 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1258 [7/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1258 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1259 [8/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1259 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1260 [9/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1260 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1261 [10/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1261 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1262 [11/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1262 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1263 [12/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1263 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1264 [13/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1264 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1265 [14/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1265 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1266 [15/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1266 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1267 [16/16] (7.26ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1267 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1268 [1/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1268 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1269 [2/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1269 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1270 [3/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1270 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1271 [4/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1271 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1272 [5/5] (8.44ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1272 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1273 [1/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1273 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1274 [2/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1274 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1275 [3/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1275 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1276 [4/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1276 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1277 [5/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1277 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1278 [6/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1278 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1279 [7/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1279 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1280 [8/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1280 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1281 [9/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1281 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1282 [1/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1282 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1283 [2/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1283 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1284 [3/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1284 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1285 [1/1] (0.00ns)   --->   "%bitcast_ln27_84 = bitcast float %U_1_load_42 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1285 'bitcast' 'bitcast_ln27_84' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1286 [1/1] (0.99ns)   --->   "%xor_ln27_42 = xor i32 %bitcast_ln27_84, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1286 'xor' 'xor_ln27_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1287 [1/1] (0.00ns)   --->   "%bitcast_ln27_85 = bitcast i32 %xor_ln27_42 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1287 'bitcast' 'bitcast_ln27_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1288 [4/4] (6.88ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1288 'fmul' 'x_assign_41' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1289 [1/2] (3.25ns)   --->   "%U_1_load_43 = load float* %U_1_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1289 'load' 'U_1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1290 [1/1] (0.00ns)   --->   "%U_1_addr_44 = getelementptr [64 x float]* %U_1, i64 0, i64 50" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1290 'getelementptr' 'U_1_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1291 [2/2] (3.25ns)   --->   "%U_1_load_44 = load float* %U_1_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1291 'load' 'U_1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 8.44>
ST_46 : Operation 1292 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1292 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1293 [1/1] (3.25ns)   --->   "store float %tmp_5_1_3, float* %V_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1294 [1/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1294 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1295 [2/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1295 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1296 [3/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1296 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1297 [4/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1297 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1298 [5/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1298 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1299 [6/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1299 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1300 [7/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1300 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1301 [8/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1301 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1302 [9/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1302 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1303 [10/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1303 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1304 [11/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1304 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1305 [12/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1305 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1306 [13/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1306 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1307 [14/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1307 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1308 [15/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1308 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1309 [16/16] (7.26ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1309 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1310 [1/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1310 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1311 [2/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1311 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1312 [3/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1312 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1313 [4/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1313 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1314 [5/5] (8.44ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1314 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1315 [1/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1315 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1316 [2/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1316 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1317 [3/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1317 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1318 [4/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1318 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1319 [5/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1319 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1320 [6/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1320 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1321 [7/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1321 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1322 [8/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1322 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1323 [9/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1323 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1324 [1/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1324 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1325 [2/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1325 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1326 [3/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1326 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln27_86 = bitcast float %U_1_load_43 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1327 'bitcast' 'bitcast_ln27_86' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1328 [1/1] (0.99ns)   --->   "%xor_ln27_43 = xor i32 %bitcast_ln27_86, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1328 'xor' 'xor_ln27_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1329 [1/1] (0.00ns)   --->   "%bitcast_ln27_87 = bitcast i32 %xor_ln27_43 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1329 'bitcast' 'bitcast_ln27_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1330 [4/4] (6.88ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1330 'fmul' 'x_assign_42' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1331 [1/2] (3.25ns)   --->   "%U_1_load_44 = load float* %U_1_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1331 'load' 'U_1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1332 [1/1] (0.00ns)   --->   "%U_1_addr_45 = getelementptr [64 x float]* %U_1, i64 0, i64 51" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1332 'getelementptr' 'U_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1333 [2/2] (3.25ns)   --->   "%U_1_load_45 = load float* %U_1_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1333 'load' 'U_1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 8.44>
ST_47 : Operation 1334 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1334 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1335 [1/1] (3.25ns)   --->   "store float %tmp_5_1_4, float* %V_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1336 [1/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1336 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1337 [2/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1337 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1338 [3/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1338 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1339 [4/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1339 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1340 [5/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1340 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1341 [6/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1341 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1342 [7/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1342 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1343 [8/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1343 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1344 [9/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1344 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1345 [10/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1345 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1346 [11/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1346 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1347 [12/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1347 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1348 [13/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1348 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1349 [14/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1349 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1350 [15/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1350 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1351 [16/16] (7.26ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1351 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1352 [1/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1352 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1353 [2/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1353 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1354 [3/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1354 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1355 [4/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1355 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1356 [5/5] (8.44ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1356 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1357 [1/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1357 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1358 [2/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1358 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1359 [3/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1359 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1360 [4/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1360 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1361 [5/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1361 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1362 [6/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1362 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1363 [7/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1363 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1364 [8/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1364 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1365 [9/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1365 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1366 [1/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1366 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1367 [2/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1367 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1368 [3/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1368 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln27_88 = bitcast float %U_1_load_44 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1369 'bitcast' 'bitcast_ln27_88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1370 [1/1] (0.99ns)   --->   "%xor_ln27_44 = xor i32 %bitcast_ln27_88, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1370 'xor' 'xor_ln27_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1371 [1/1] (0.00ns)   --->   "%bitcast_ln27_89 = bitcast i32 %xor_ln27_44 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1371 'bitcast' 'bitcast_ln27_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1372 [4/4] (6.88ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1372 'fmul' 'x_assign_43' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1373 [1/2] (3.25ns)   --->   "%U_1_load_45 = load float* %U_1_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1373 'load' 'U_1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1374 [1/1] (0.00ns)   --->   "%U_1_addr_46 = getelementptr [64 x float]* %U_1, i64 0, i64 52" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1374 'getelementptr' 'U_1_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1375 [2/2] (3.25ns)   --->   "%U_1_load_46 = load float* %U_1_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1375 'load' 'U_1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 8.44>
ST_48 : Operation 1376 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1376 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1377 [1/1] (3.25ns)   --->   "store float %tmp_5_1_5, float* %V_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1378 [1/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1378 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1379 [2/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1379 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1380 [3/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1380 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1381 [4/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1381 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1382 [5/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1382 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1383 [6/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1383 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1384 [7/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1384 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1385 [8/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1385 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1386 [9/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1386 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1387 [10/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1387 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1388 [11/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1388 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1389 [12/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1389 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1390 [13/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1390 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1391 [14/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1391 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1392 [15/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1392 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1393 [16/16] (7.26ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1393 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1394 [1/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1394 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1395 [2/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1395 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1396 [3/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1396 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1397 [4/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1397 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1398 [5/5] (8.44ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1398 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1399 [1/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1399 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1400 [2/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1400 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1401 [3/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1401 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1402 [4/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1402 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1403 [5/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1403 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1404 [6/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1404 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1405 [7/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1405 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1406 [8/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1406 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1407 [9/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1407 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1408 [1/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1408 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1409 [2/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1409 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1410 [3/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1410 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1411 [1/1] (0.00ns)   --->   "%bitcast_ln27_90 = bitcast float %U_1_load_45 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1411 'bitcast' 'bitcast_ln27_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1412 [1/1] (0.99ns)   --->   "%xor_ln27_45 = xor i32 %bitcast_ln27_90, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1412 'xor' 'xor_ln27_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln27_91 = bitcast i32 %xor_ln27_45 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1413 'bitcast' 'bitcast_ln27_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1414 [4/4] (6.88ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1414 'fmul' 'x_assign_44' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1415 [1/2] (3.25ns)   --->   "%U_1_load_46 = load float* %U_1_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1415 'load' 'U_1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1416 [1/1] (0.00ns)   --->   "%U_1_addr_47 = getelementptr [64 x float]* %U_1, i64 0, i64 53" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1416 'getelementptr' 'U_1_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1417 [2/2] (3.25ns)   --->   "%U_1_load_47 = load float* %U_1_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1417 'load' 'U_1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 8.44>
ST_49 : Operation 1418 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1418 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1419 [1/1] (3.25ns)   --->   "store float %tmp_5_1_6, float* %V_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1420 [1/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1420 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1421 [2/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1421 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1422 [3/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1422 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1423 [4/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1423 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1424 [5/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1424 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1425 [6/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1425 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1426 [7/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1426 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1427 [8/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1427 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1428 [9/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1428 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1429 [10/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1429 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1430 [11/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1430 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1431 [12/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1431 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1432 [13/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1432 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1433 [14/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1433 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1434 [15/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1434 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1435 [16/16] (7.26ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1435 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1436 [1/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1436 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1437 [2/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1437 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1438 [3/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1438 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1439 [4/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1439 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1440 [5/5] (8.44ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1440 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1441 [1/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1441 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1442 [2/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1442 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1443 [3/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1443 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1444 [4/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1444 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1445 [5/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1445 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1446 [6/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1446 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1447 [7/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1447 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1448 [8/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1448 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1449 [9/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1449 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1450 [1/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1450 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1451 [2/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1451 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1452 [3/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1452 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1453 [1/1] (0.00ns)   --->   "%bitcast_ln27_92 = bitcast float %U_1_load_46 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1453 'bitcast' 'bitcast_ln27_92' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1454 [1/1] (0.99ns)   --->   "%xor_ln27_46 = xor i32 %bitcast_ln27_92, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1454 'xor' 'xor_ln27_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1455 [1/1] (0.00ns)   --->   "%bitcast_ln27_93 = bitcast i32 %xor_ln27_46 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1455 'bitcast' 'bitcast_ln27_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1456 [4/4] (6.88ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1456 'fmul' 'x_assign_45' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1457 [1/2] (3.25ns)   --->   "%U_1_load_47 = load float* %U_1_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1457 'load' 'U_1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1458 [1/1] (0.00ns)   --->   "%U_1_addr_48 = getelementptr [64 x float]* %U_1, i64 0, i64 55" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1458 'getelementptr' 'U_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1459 [2/2] (3.25ns)   --->   "%U_1_load_48 = load float* %U_1_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1459 'load' 'U_1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 8.44>
ST_50 : Operation 1460 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1460 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1461 [1/1] (3.25ns)   --->   "store float %tmp_5_1_7, float* %V_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1461 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1462 [1/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1462 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1463 [2/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1463 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1464 [3/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1464 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1465 [4/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1465 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1466 [5/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1466 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1467 [6/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1467 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1468 [7/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1468 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1469 [8/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1469 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1470 [9/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1470 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1471 [10/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1471 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1472 [11/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1472 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1473 [12/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1473 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1474 [13/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1474 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1475 [14/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1475 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1476 [15/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1476 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1477 [16/16] (7.26ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1477 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1478 [1/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1478 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1479 [2/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1479 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1480 [3/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1480 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1481 [4/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1481 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1482 [5/5] (8.44ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1482 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1483 [1/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1483 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1484 [2/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1484 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1485 [3/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1485 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1486 [4/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1486 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1487 [5/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1487 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1488 [6/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1488 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1489 [7/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1489 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1490 [8/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1490 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1491 [9/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1491 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1492 [1/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1492 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1493 [2/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1493 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1494 [3/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1494 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1495 [1/1] (0.00ns)   --->   "%bitcast_ln27_94 = bitcast float %U_1_load_47 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1495 'bitcast' 'bitcast_ln27_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1496 [1/1] (0.99ns)   --->   "%xor_ln27_47 = xor i32 %bitcast_ln27_94, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1496 'xor' 'xor_ln27_47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1497 [1/1] (0.00ns)   --->   "%bitcast_ln27_95 = bitcast i32 %xor_ln27_47 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1497 'bitcast' 'bitcast_ln27_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1498 [4/4] (6.88ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1498 'fmul' 'x_assign_46' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1499 [1/2] (3.25ns)   --->   "%U_1_load_48 = load float* %U_1_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1499 'load' 'U_1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1500 [1/1] (0.00ns)   --->   "%U_1_addr_49 = getelementptr [64 x float]* %U_1, i64 0, i64 56" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1500 'getelementptr' 'U_1_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1501 [2/2] (3.25ns)   --->   "%U_1_load_49 = load float* %U_1_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1501 'load' 'U_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 8.44>
ST_51 : Operation 1502 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1502 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1503 [1/1] (3.25ns)   --->   "store float %tmp_5_2, float* %V_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1503 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1504 [1/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1504 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1505 [2/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1505 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1506 [3/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1506 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1507 [4/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1507 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1508 [5/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1508 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1509 [6/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1509 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1510 [7/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1510 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1511 [8/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1511 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1512 [9/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1512 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1513 [10/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1513 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1514 [11/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1514 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1515 [12/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1515 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1516 [13/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1516 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1517 [14/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1517 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1518 [15/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1518 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1519 [16/16] (7.26ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1519 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1520 [1/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1520 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1521 [2/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1521 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1522 [3/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1522 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1523 [4/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1523 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1524 [5/5] (8.44ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1524 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1525 [1/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1525 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1526 [2/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1526 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1527 [3/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1527 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1528 [4/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1528 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1529 [5/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1529 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1530 [6/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1530 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1531 [7/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1531 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1532 [8/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1532 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1533 [9/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1533 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1534 [1/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1534 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1535 [2/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1535 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1536 [3/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1536 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1537 [1/1] (0.00ns)   --->   "%bitcast_ln27_96 = bitcast float %U_1_load_48 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1537 'bitcast' 'bitcast_ln27_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1538 [1/1] (0.99ns)   --->   "%xor_ln27_48 = xor i32 %bitcast_ln27_96, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1538 'xor' 'xor_ln27_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln27_97 = bitcast i32 %xor_ln27_48 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1539 'bitcast' 'bitcast_ln27_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1540 [4/4] (6.88ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1540 'fmul' 'x_assign_47' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1541 [1/2] (3.25ns)   --->   "%U_1_load_49 = load float* %U_1_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1541 'load' 'U_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1542 [1/1] (0.00ns)   --->   "%U_1_addr_50 = getelementptr [64 x float]* %U_1, i64 0, i64 57" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1542 'getelementptr' 'U_1_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1543 [2/2] (3.25ns)   --->   "%U_1_load_50 = load float* %U_1_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1543 'load' 'U_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 8.44>
ST_52 : Operation 1544 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1544 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1545 [1/1] (3.25ns)   --->   "store float %tmp_5_2_1, float* %V_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1546 [1/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1546 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1547 [2/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1547 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1548 [3/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1548 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1549 [4/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1549 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1550 [5/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1550 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1551 [6/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1551 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1552 [7/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1552 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1553 [8/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1553 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1554 [9/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1554 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1555 [10/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1555 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1556 [11/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1556 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1557 [12/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1557 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1558 [13/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1558 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1559 [14/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1559 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1560 [15/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1560 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1561 [16/16] (7.26ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1561 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1562 [1/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1562 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1563 [2/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1563 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1564 [3/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1564 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1565 [4/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1565 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1566 [5/5] (8.44ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1566 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1567 [1/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1567 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1568 [2/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1568 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1569 [3/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1569 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1570 [4/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1570 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1571 [5/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1571 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1572 [6/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1572 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1573 [7/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1573 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1574 [8/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1574 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1575 [9/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1575 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1576 [1/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1576 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1577 [2/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1577 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1578 [3/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1578 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1579 [1/1] (0.00ns)   --->   "%bitcast_ln27_98 = bitcast float %U_1_load_49 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1579 'bitcast' 'bitcast_ln27_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1580 [1/1] (0.99ns)   --->   "%xor_ln27_49 = xor i32 %bitcast_ln27_98, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1580 'xor' 'xor_ln27_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1581 [1/1] (0.00ns)   --->   "%bitcast_ln27_99 = bitcast i32 %xor_ln27_49 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1581 'bitcast' 'bitcast_ln27_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1582 [4/4] (6.88ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1582 'fmul' 'x_assign_48' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1583 [1/2] (3.25ns)   --->   "%U_1_load_50 = load float* %U_1_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1583 'load' 'U_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1584 [1/1] (0.00ns)   --->   "%U_1_addr_51 = getelementptr [64 x float]* %U_1, i64 0, i64 58" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1584 'getelementptr' 'U_1_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1585 [2/2] (3.25ns)   --->   "%U_1_load_51 = load float* %U_1_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1585 'load' 'U_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 8.44>
ST_53 : Operation 1586 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1586 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1587 [1/1] (3.25ns)   --->   "store float %tmp_5_2_3, float* %V_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1587 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1588 [1/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1588 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1589 [2/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1589 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1590 [3/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1590 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1591 [4/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1591 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1592 [5/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1592 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1593 [6/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1593 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1594 [7/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1594 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1595 [8/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1595 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1596 [9/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1596 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1597 [10/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1597 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1598 [11/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1598 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1599 [12/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1599 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1600 [13/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1600 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1601 [14/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1601 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1602 [15/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1602 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1603 [16/16] (7.26ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1603 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1604 [1/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1604 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1605 [2/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1605 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1606 [3/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1606 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1607 [4/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1607 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1608 [5/5] (8.44ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1608 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1609 [1/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1609 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1610 [2/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1610 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1611 [3/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1611 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1612 [4/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1612 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1613 [5/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1613 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1614 [6/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1614 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1615 [7/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1615 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1616 [8/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1616 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1617 [9/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1617 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1618 [1/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1618 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1619 [2/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1619 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1620 [3/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1620 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1621 [1/1] (0.00ns)   --->   "%bitcast_ln27_100 = bitcast float %U_1_load_50 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1621 'bitcast' 'bitcast_ln27_100' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1622 [1/1] (0.99ns)   --->   "%xor_ln27_50 = xor i32 %bitcast_ln27_100, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1622 'xor' 'xor_ln27_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1623 [1/1] (0.00ns)   --->   "%bitcast_ln27_101 = bitcast i32 %xor_ln27_50 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1623 'bitcast' 'bitcast_ln27_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1624 [4/4] (6.88ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1624 'fmul' 'x_assign_49' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1625 [1/2] (3.25ns)   --->   "%U_1_load_51 = load float* %U_1_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1625 'load' 'U_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1626 [1/1] (0.00ns)   --->   "%U_1_addr_52 = getelementptr [64 x float]* %U_1, i64 0, i64 59" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1626 'getelementptr' 'U_1_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1627 [2/2] (3.25ns)   --->   "%U_1_load_52 = load float* %U_1_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1627 'load' 'U_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 8.44>
ST_54 : Operation 1628 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1628 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1629 [1/1] (3.25ns)   --->   "store float %tmp_5_2_4, float* %V_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1630 [1/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1630 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1631 [2/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1631 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1632 [3/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1632 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1633 [4/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1633 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1634 [5/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1634 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1635 [6/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1635 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1636 [7/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1636 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1637 [8/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1637 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1638 [9/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1638 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1639 [10/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1639 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1640 [11/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1640 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1641 [12/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1641 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1642 [13/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1642 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1643 [14/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1643 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1644 [15/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1644 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1645 [16/16] (7.26ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1645 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1646 [1/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1646 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1647 [2/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1647 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1648 [3/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1648 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1649 [4/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1649 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1650 [5/5] (8.44ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1650 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1651 [1/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1651 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1652 [2/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1652 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1653 [3/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1653 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1654 [4/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1654 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1655 [5/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1655 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1656 [6/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1656 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1657 [7/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1657 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1658 [8/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1658 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1659 [9/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1659 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1660 [1/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1660 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1661 [2/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1661 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1662 [3/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1662 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1663 [1/1] (0.00ns)   --->   "%bitcast_ln27_102 = bitcast float %U_1_load_51 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1663 'bitcast' 'bitcast_ln27_102' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1664 [1/1] (0.99ns)   --->   "%xor_ln27_51 = xor i32 %bitcast_ln27_102, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1664 'xor' 'xor_ln27_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1665 [1/1] (0.00ns)   --->   "%bitcast_ln27_103 = bitcast i32 %xor_ln27_51 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1665 'bitcast' 'bitcast_ln27_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1666 [4/4] (6.88ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1666 'fmul' 'x_assign_50' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1667 [1/2] (3.25ns)   --->   "%U_1_load_52 = load float* %U_1_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1667 'load' 'U_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1668 [1/1] (0.00ns)   --->   "%U_1_addr_53 = getelementptr [64 x float]* %U_1, i64 0, i64 60" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1668 'getelementptr' 'U_1_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1669 [2/2] (3.25ns)   --->   "%U_1_load_53 = load float* %U_1_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1669 'load' 'U_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 8.44>
ST_55 : Operation 1670 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1670 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1671 [1/1] (3.25ns)   --->   "store float %tmp_5_2_5, float* %V_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1671 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1672 [1/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1672 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1673 [2/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1673 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1674 [3/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1674 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1675 [4/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1675 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1676 [5/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1676 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1677 [6/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1677 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1678 [7/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1678 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [8/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1679 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1680 [9/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1680 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1681 [10/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1681 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1682 [11/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1682 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1683 [12/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1683 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1684 [13/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1684 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1685 [14/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1685 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1686 [15/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1686 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1687 [16/16] (7.26ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1687 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1688 [1/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1688 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1689 [2/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1689 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1690 [3/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1690 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1691 [4/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1691 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1692 [5/5] (8.44ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1692 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1693 [1/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1693 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1694 [2/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1694 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1695 [3/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1695 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1696 [4/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1696 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1697 [5/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1697 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1698 [6/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1698 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1699 [7/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1699 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1700 [8/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1700 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1701 [9/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1701 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1702 [1/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1702 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1703 [2/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1703 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1704 [3/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1704 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1705 [1/1] (0.00ns)   --->   "%bitcast_ln27_104 = bitcast float %U_1_load_52 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1705 'bitcast' 'bitcast_ln27_104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1706 [1/1] (0.99ns)   --->   "%xor_ln27_52 = xor i32 %bitcast_ln27_104, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1706 'xor' 'xor_ln27_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1707 [1/1] (0.00ns)   --->   "%bitcast_ln27_105 = bitcast i32 %xor_ln27_52 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1707 'bitcast' 'bitcast_ln27_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1708 [4/4] (6.88ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1708 'fmul' 'x_assign_51' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1709 [1/2] (3.25ns)   --->   "%U_1_load_53 = load float* %U_1_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1709 'load' 'U_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1710 [1/1] (0.00ns)   --->   "%U_1_addr_54 = getelementptr [64 x float]* %U_1, i64 0, i64 61" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1710 'getelementptr' 'U_1_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1711 [2/2] (3.25ns)   --->   "%U_1_load_54 = load float* %U_1_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1711 'load' 'U_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 8.44>
ST_56 : Operation 1712 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1712 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1713 [1/1] (3.25ns)   --->   "store float %tmp_5_2_6, float* %V_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1714 [1/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1714 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1715 [2/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1715 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1716 [3/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1716 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1717 [4/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1717 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1718 [5/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1718 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1719 [6/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1719 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1720 [7/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1720 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1721 [8/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1721 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1722 [9/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1722 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1723 [10/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1723 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1724 [11/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1724 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1725 [12/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1725 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1726 [13/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1726 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [14/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1727 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1728 [15/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1728 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1729 [16/16] (7.26ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1729 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1730 [1/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1730 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1731 [2/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1731 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1732 [3/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1732 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1733 [4/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1733 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1734 [5/5] (8.44ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1734 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1735 [1/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1735 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1736 [2/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1736 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1737 [3/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1737 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1738 [4/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1738 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1739 [5/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1739 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1740 [6/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1740 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1741 [7/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1741 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1742 [8/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1742 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1743 [9/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1743 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1744 [1/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1744 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1745 [2/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1745 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1746 [3/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1746 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1747 [1/1] (0.00ns)   --->   "%bitcast_ln27_106 = bitcast float %U_1_load_53 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1747 'bitcast' 'bitcast_ln27_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1748 [1/1] (0.99ns)   --->   "%xor_ln27_53 = xor i32 %bitcast_ln27_106, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1748 'xor' 'xor_ln27_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1749 [1/1] (0.00ns)   --->   "%bitcast_ln27_107 = bitcast i32 %xor_ln27_53 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1749 'bitcast' 'bitcast_ln27_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1750 [4/4] (6.88ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1750 'fmul' 'x_assign_52' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1751 [1/2] (3.25ns)   --->   "%U_1_load_54 = load float* %U_1_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1751 'load' 'U_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1752 [1/1] (0.00ns)   --->   "%U_1_addr_55 = getelementptr [64 x float]* %U_1, i64 0, i64 62" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1752 'getelementptr' 'U_1_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1753 [2/2] (3.25ns)   --->   "%U_1_load_55 = load float* %U_1_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1753 'load' 'U_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 8.44>
ST_57 : Operation 1754 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1754 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1755 [1/1] (3.25ns)   --->   "store float %tmp_5_2_7, float* %V_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1756 [1/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1756 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1757 [2/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1757 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1758 [3/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1758 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1759 [4/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1759 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1760 [5/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1760 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1761 [6/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1761 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1762 [7/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1762 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1763 [8/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1763 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1764 [9/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1764 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1765 [10/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1765 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1766 [11/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1766 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1767 [12/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1767 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1768 [13/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1768 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1769 [14/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1769 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1770 [15/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1770 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1771 [16/16] (7.26ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1771 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1772 [1/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1772 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1773 [2/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1773 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1774 [3/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1774 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1775 [4/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1775 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1776 [5/5] (8.44ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1776 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1777 [1/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1777 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1778 [2/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1778 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1779 [3/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1779 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1780 [4/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1780 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1781 [5/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1781 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1782 [6/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1782 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1783 [7/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1783 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1784 [8/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1784 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1785 [9/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1785 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1786 [1/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1786 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1787 [2/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1787 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1788 [3/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1788 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1789 [1/1] (0.00ns)   --->   "%bitcast_ln27_108 = bitcast float %U_1_load_54 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1789 'bitcast' 'bitcast_ln27_108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1790 [1/1] (0.99ns)   --->   "%xor_ln27_54 = xor i32 %bitcast_ln27_108, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1790 'xor' 'xor_ln27_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1791 [1/1] (0.00ns)   --->   "%bitcast_ln27_109 = bitcast i32 %xor_ln27_54 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1791 'bitcast' 'bitcast_ln27_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1792 [4/4] (6.88ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1792 'fmul' 'x_assign_53' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1793 [1/2] (3.25ns)   --->   "%U_1_load_55 = load float* %U_1_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1793 'load' 'U_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 8.44>
ST_58 : Operation 1794 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1794 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1795 [1/1] (3.25ns)   --->   "store float %tmp_5_3, float* %V_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1796 [1/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1796 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1797 [2/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1797 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1798 [3/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1798 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1799 [4/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1799 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1800 [5/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1800 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1801 [6/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1801 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1802 [7/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1802 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1803 [8/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1803 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1804 [9/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1804 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1805 [10/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1805 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1806 [11/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1806 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1807 [12/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1807 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1808 [13/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1808 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1809 [14/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1809 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1810 [15/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1810 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1811 [16/16] (7.26ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1811 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1812 [1/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1812 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1813 [2/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1813 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1814 [3/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1814 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1815 [4/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1815 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1816 [5/5] (8.44ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1816 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1817 [1/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1817 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1818 [2/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1818 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1819 [3/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1819 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1820 [4/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1820 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1821 [5/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1821 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1822 [6/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1822 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1823 [7/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1823 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1824 [8/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1824 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1825 [9/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1825 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1826 [1/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1826 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1827 [2/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1827 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1828 [3/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1828 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1829 [1/1] (0.00ns)   --->   "%bitcast_ln27_110 = bitcast float %U_1_load_55 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1829 'bitcast' 'bitcast_ln27_110' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1830 [1/1] (0.99ns)   --->   "%xor_ln27_55 = xor i32 %bitcast_ln27_110, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1830 'xor' 'xor_ln27_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1831 [1/1] (0.00ns)   --->   "%bitcast_ln27_111 = bitcast i32 %xor_ln27_55 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1831 'bitcast' 'bitcast_ln27_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1832 [4/4] (6.88ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1832 'fmul' 'x_assign_54' <Predicate = true> <Delay = 6.88> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.44>
ST_59 : Operation 1833 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1833 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1834 [1/1] (3.25ns)   --->   "store float %tmp_5_3_1, float* %V_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 1835 [1/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1835 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1836 [2/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1836 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1837 [3/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1837 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1838 [4/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1838 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1839 [5/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1839 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1840 [6/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1840 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1841 [7/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1841 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1842 [8/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1842 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1843 [9/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1843 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1844 [10/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1844 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1845 [11/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1845 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1846 [12/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1846 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1847 [13/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1847 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1848 [14/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1848 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1849 [15/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1849 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1850 [16/16] (7.26ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1850 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1851 [1/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1851 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1852 [2/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1852 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1853 [3/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1853 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1854 [4/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1854 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1855 [5/5] (8.44ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1855 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1856 [1/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1856 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1857 [2/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1857 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1858 [3/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1858 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1859 [4/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1859 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1860 [5/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1860 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1861 [6/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1861 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1862 [7/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1862 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1863 [8/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1863 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1864 [9/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1864 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1865 [1/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1865 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1866 [2/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1866 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1867 [3/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1867 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.44>
ST_60 : Operation 1868 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1868 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1869 [1/1] (3.25ns)   --->   "store float %tmp_5_3_2, float* %V_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 1870 [1/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1870 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1871 [2/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1871 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1872 [3/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1872 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1873 [4/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1873 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1874 [5/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1874 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1875 [6/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1875 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1876 [7/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1876 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1877 [8/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1877 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1878 [9/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1878 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1879 [10/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1879 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1880 [11/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1880 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1881 [12/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1881 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1882 [13/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1882 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1883 [14/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1883 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1884 [15/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1884 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1885 [16/16] (7.26ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1885 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1886 [1/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1886 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1887 [2/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1887 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1888 [3/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1888 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1889 [4/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1889 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1890 [5/5] (8.44ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1890 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1891 [1/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1891 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1892 [2/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1892 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1893 [3/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1893 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1894 [4/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1894 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1895 [5/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1895 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1896 [6/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1896 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1897 [7/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1897 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1898 [8/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1898 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1899 [9/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1899 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1900 [1/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1900 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1901 [2/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1901 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.44>
ST_61 : Operation 1902 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1902 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1903 [1/1] (3.25ns)   --->   "store float %tmp_5_3_4, float* %V_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1903 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 1904 [1/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1904 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1905 [2/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1905 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1906 [3/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1906 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1907 [4/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1907 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1908 [5/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1908 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1909 [6/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1909 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1910 [7/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1910 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1911 [8/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1911 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1912 [9/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1912 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1913 [10/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1913 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1914 [11/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1914 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1915 [12/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1915 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1916 [13/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1916 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1917 [14/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1917 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1918 [15/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1918 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1919 [16/16] (7.26ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1919 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1920 [1/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1920 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1921 [2/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1921 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1922 [3/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1922 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1923 [4/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1923 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1924 [5/5] (8.44ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1924 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1925 [1/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1925 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1926 [2/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1926 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1927 [3/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1927 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1928 [4/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1928 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1929 [5/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1929 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1930 [6/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1930 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1931 [7/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1931 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1932 [8/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1932 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1933 [9/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1933 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1934 [1/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1934 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.44>
ST_62 : Operation 1935 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1935 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1936 [1/1] (3.25ns)   --->   "store float %tmp_5_3_5, float* %V_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 1937 [1/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1937 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1938 [2/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1938 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1939 [3/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1939 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1940 [4/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1940 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1941 [5/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1941 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1942 [6/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1942 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1943 [7/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1943 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1944 [8/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1944 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1945 [9/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1945 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1946 [10/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1946 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1947 [11/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1947 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1948 [12/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1948 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1949 [13/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1949 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1950 [14/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1950 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1951 [15/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1951 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1952 [16/16] (7.26ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1952 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1953 [1/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1953 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1954 [2/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1954 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1955 [3/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1955 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1956 [4/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1956 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1957 [5/5] (8.44ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1957 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1958 [1/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1958 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1959 [2/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1959 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1960 [3/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1960 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1961 [4/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1961 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1962 [5/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1962 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1963 [6/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1963 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1964 [7/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1964 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1965 [8/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1965 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1966 [9/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1966 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.44>
ST_63 : Operation 1967 [1/1] (0.00ns)   --->   "%V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1967 'getelementptr' 'V_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1968 [1/1] (3.25ns)   --->   "store float %tmp_5_3_6, float* %V_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 1969 [1/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1969 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1970 [2/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1970 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1971 [3/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1971 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1972 [4/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1972 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1973 [5/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1973 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1974 [6/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1974 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1975 [7/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1975 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1976 [8/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1976 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1977 [9/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1977 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1978 [10/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1978 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1979 [11/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1979 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1980 [12/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1980 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1981 [13/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1981 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1982 [14/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1982 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1983 [15/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1983 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1984 [16/16] (7.26ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1984 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1985 [1/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1985 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1986 [2/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1986 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1987 [3/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1987 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1988 [4/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1988 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1989 [5/5] (8.44ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1989 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1990 [1/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1990 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1991 [2/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1991 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1992 [3/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1992 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1993 [4/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1993 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1994 [5/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1994 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1995 [6/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1995 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1996 [7/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1996 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1997 [8/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1997 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.44>
ST_64 : Operation 1998 [1/1] (0.00ns)   --->   "%V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1998 'getelementptr' 'V_addr_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1999 [1/1] (3.25ns)   --->   "store float %tmp_5_3_7, float* %V_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 2000 [1/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2000 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2001 [2/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2001 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2002 [3/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2002 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2003 [4/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2003 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2004 [5/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2004 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2005 [6/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2005 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2006 [7/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2006 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2007 [8/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2007 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2008 [9/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2008 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2009 [10/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2009 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2010 [11/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2010 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2011 [12/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2011 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2012 [13/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2012 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2013 [14/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2013 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2014 [15/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2014 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2015 [16/16] (7.26ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2015 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2016 [1/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2016 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2017 [2/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2017 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2018 [3/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2018 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2019 [4/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2019 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2020 [5/5] (8.44ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2020 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2021 [1/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2021 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2022 [2/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2022 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2023 [3/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2023 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2024 [4/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2024 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2025 [5/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2025 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2026 [6/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2026 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2027 [7/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2027 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.44>
ST_65 : Operation 2028 [1/1] (0.00ns)   --->   "%V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2028 'getelementptr' 'V_addr_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2029 [1/1] (3.25ns)   --->   "store float %tmp_5_4, float* %V_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 2030 [1/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2030 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2031 [2/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2031 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2032 [3/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2032 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2033 [4/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2033 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2034 [5/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2034 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2035 [6/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2035 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2036 [7/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2036 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2037 [8/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2037 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2038 [9/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2038 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2039 [10/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2039 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2040 [11/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2040 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2041 [12/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2041 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2042 [13/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2042 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2043 [14/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2043 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2044 [15/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2044 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2045 [16/16] (7.26ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2045 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2046 [1/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2046 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2047 [2/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2047 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2048 [3/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2048 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2049 [4/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2049 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2050 [5/5] (8.44ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2050 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2051 [1/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2051 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2052 [2/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2052 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2053 [3/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2053 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2054 [4/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2054 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2055 [5/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2055 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2056 [6/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2056 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.44>
ST_66 : Operation 2057 [1/1] (0.00ns)   --->   "%V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2057 'getelementptr' 'V_addr_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2058 [1/1] (3.25ns)   --->   "store float %tmp_5_4_1, float* %V_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 2059 [1/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2059 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2060 [2/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2060 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2061 [3/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2061 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2062 [4/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2062 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2063 [5/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2063 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2064 [6/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2064 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2065 [7/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2065 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2066 [8/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2066 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2067 [9/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2067 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2068 [10/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2068 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2069 [11/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2069 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2070 [12/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2070 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2071 [13/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2071 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2072 [14/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2072 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2073 [15/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2073 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2074 [16/16] (7.26ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2074 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2075 [1/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2075 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2076 [2/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2076 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2077 [3/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2077 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2078 [4/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2078 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2079 [5/5] (8.44ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2079 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2080 [1/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2080 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2081 [2/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2081 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2082 [3/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2082 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2083 [4/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2083 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2084 [5/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2084 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.44>
ST_67 : Operation 2085 [1/1] (0.00ns)   --->   "%V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2085 'getelementptr' 'V_addr_34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2086 [1/1] (3.25ns)   --->   "store float %tmp_5_4_2, float* %V_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 2087 [1/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2087 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2088 [2/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2088 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2089 [3/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2089 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2090 [4/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2090 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2091 [5/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2091 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2092 [6/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2092 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2093 [7/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2093 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2094 [8/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2094 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2095 [9/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2095 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2096 [10/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2096 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2097 [11/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2097 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2098 [12/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2098 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2099 [13/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2099 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2100 [14/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2100 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2101 [15/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2101 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2102 [16/16] (7.26ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2102 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2103 [1/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2103 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2104 [2/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2104 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2105 [3/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2105 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2106 [4/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2106 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2107 [5/5] (8.44ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2107 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2108 [1/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2108 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2109 [2/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2109 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2110 [3/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2110 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2111 [4/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2111 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.44>
ST_68 : Operation 2112 [1/1] (0.00ns)   --->   "%V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2112 'getelementptr' 'V_addr_35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2113 [1/1] (3.25ns)   --->   "store float %tmp_5_4_3, float* %V_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 2114 [1/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2114 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2115 [2/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2115 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2116 [3/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2116 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2117 [4/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2117 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2118 [5/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2118 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2119 [6/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2119 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2120 [7/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2120 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2121 [8/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2121 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2122 [9/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2122 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2123 [10/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2123 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2124 [11/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2124 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2125 [12/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2125 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2126 [13/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2126 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2127 [14/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2127 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2128 [15/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2128 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2129 [16/16] (7.26ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2129 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2130 [1/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2130 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2131 [2/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2131 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2132 [3/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2132 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2133 [4/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2133 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2134 [5/5] (8.44ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2134 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2135 [1/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2135 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2136 [2/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2136 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2137 [3/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2137 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.44>
ST_69 : Operation 2138 [1/1] (0.00ns)   --->   "%V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2138 'getelementptr' 'V_addr_37' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2139 [1/1] (3.25ns)   --->   "store float %tmp_5_4_5, float* %V_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2140 [1/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2140 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2141 [2/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2141 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2142 [3/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2142 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2143 [4/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2143 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2144 [5/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2144 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2145 [6/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2145 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2146 [7/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2146 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2147 [8/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2147 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2148 [9/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2148 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2149 [10/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2149 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2150 [11/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2150 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2151 [12/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2151 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2152 [13/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2152 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2153 [14/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2153 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2154 [15/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2154 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2155 [16/16] (7.26ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2155 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2156 [1/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2156 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2157 [2/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2157 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2158 [3/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2158 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2159 [4/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2159 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2160 [5/5] (8.44ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2160 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2161 [1/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2161 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2162 [2/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2162 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.44>
ST_70 : Operation 2163 [1/1] (0.00ns)   --->   "%V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2163 'getelementptr' 'V_addr_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2164 [1/1] (3.25ns)   --->   "store float %tmp_5_4_6, float* %V_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 2165 [1/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2165 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2166 [2/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2166 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2167 [3/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2167 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2168 [4/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2168 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2169 [5/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2169 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2170 [6/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2170 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2171 [7/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2171 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2172 [8/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2172 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2173 [9/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2173 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2174 [10/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2174 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2175 [11/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2175 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2176 [12/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2176 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2177 [13/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2177 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2178 [14/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2178 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2179 [15/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2179 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2180 [16/16] (7.26ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2180 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2181 [1/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2181 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2182 [2/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2182 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2183 [3/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2183 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2184 [4/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2184 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2185 [5/5] (8.44ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2185 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2186 [1/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2186 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.44>
ST_71 : Operation 2187 [1/1] (0.00ns)   --->   "%V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2187 'getelementptr' 'V_addr_39' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2188 [1/1] (3.25ns)   --->   "store float %tmp_5_4_7, float* %V_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 2189 [1/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2189 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2190 [2/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2190 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2191 [3/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2191 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2192 [4/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2192 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2193 [5/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2193 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2194 [6/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2194 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2195 [7/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2195 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2196 [8/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2196 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2197 [9/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2197 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2198 [10/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2198 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2199 [11/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2199 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2200 [12/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2200 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2201 [13/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2201 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2202 [14/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2202 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2203 [15/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2203 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2204 [16/16] (7.26ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2204 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2205 [1/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2205 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2206 [2/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2206 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2207 [3/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2207 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2208 [4/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2208 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2209 [5/5] (8.44ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2209 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 8.44> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.26>
ST_72 : Operation 2210 [1/1] (0.00ns)   --->   "%V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2210 'getelementptr' 'V_addr_40' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2211 [1/1] (3.25ns)   --->   "store float %tmp_5_5, float* %V_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 2212 [1/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2212 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2213 [2/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2213 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2214 [3/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2214 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2215 [4/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2215 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2216 [5/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2216 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2217 [6/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2217 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2218 [7/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2218 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2219 [8/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2219 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2220 [9/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2220 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2221 [10/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2221 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2222 [11/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2222 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2223 [12/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2223 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2224 [13/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2224 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2225 [14/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2225 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2226 [15/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2226 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2227 [16/16] (7.26ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2227 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2228 [1/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2228 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2229 [2/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2229 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2230 [3/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2230 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2231 [4/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2231 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.26>
ST_73 : Operation 2232 [1/1] (0.00ns)   --->   "%V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2232 'getelementptr' 'V_addr_41' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2233 [1/1] (3.25ns)   --->   "store float %tmp_5_5_1, float* %V_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 2234 [1/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2234 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2235 [2/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2235 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2236 [3/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2236 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2237 [4/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2237 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2238 [5/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2238 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2239 [6/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2239 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2240 [7/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2240 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2241 [8/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2241 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2242 [9/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2242 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2243 [10/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2243 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2244 [11/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2244 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2245 [12/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2245 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2246 [13/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2246 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2247 [14/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2247 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2248 [15/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2248 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2249 [16/16] (7.26ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2249 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2250 [1/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2250 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2251 [2/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2251 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2252 [3/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2252 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.26>
ST_74 : Operation 2253 [1/1] (0.00ns)   --->   "%V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2253 'getelementptr' 'V_addr_42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2254 [1/1] (3.25ns)   --->   "store float %tmp_5_5_2, float* %V_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2254 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 2255 [1/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2255 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2256 [2/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2256 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2257 [3/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2257 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2258 [4/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2258 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2259 [5/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2259 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2260 [6/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2260 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2261 [7/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2261 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2262 [8/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2262 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2263 [9/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2263 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2264 [10/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2264 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2265 [11/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2265 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2266 [12/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2266 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2267 [13/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2267 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2268 [14/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2268 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2269 [15/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2269 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2270 [16/16] (7.26ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2270 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2271 [1/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2271 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2272 [2/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2272 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.26>
ST_75 : Operation 2273 [1/1] (0.00ns)   --->   "%V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2273 'getelementptr' 'V_addr_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2274 [1/1] (3.25ns)   --->   "store float %tmp_5_5_3, float* %V_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 2275 [1/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2275 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2276 [2/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2276 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2277 [3/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2277 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2278 [4/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2278 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2279 [5/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2279 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2280 [6/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2280 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2281 [7/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2281 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2282 [8/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2282 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2283 [9/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2283 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2284 [10/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2284 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2285 [11/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2285 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2286 [12/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2286 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2287 [13/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2287 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2288 [14/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2288 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2289 [15/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2289 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2290 [16/16] (7.26ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2290 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2291 [1/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2291 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.26>
ST_76 : Operation 2292 [1/1] (0.00ns)   --->   "%V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2292 'getelementptr' 'V_addr_44' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2293 [1/1] (3.25ns)   --->   "store float %tmp_5_5_4, float* %V_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 2294 [1/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2294 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2295 [2/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2295 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2296 [3/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2296 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2297 [4/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2297 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2298 [5/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2298 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2299 [6/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2299 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2300 [7/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2300 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2301 [8/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2301 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2302 [9/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2302 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2303 [10/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2303 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2304 [11/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2304 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2305 [12/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2305 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2306 [13/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2306 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2307 [14/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2307 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2308 [15/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2308 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2309 [16/16] (7.26ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2309 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 7.26> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.07>
ST_77 : Operation 2310 [1/1] (0.00ns)   --->   "%V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2310 'getelementptr' 'V_addr_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2311 [1/1] (3.25ns)   --->   "store float %tmp_5_5_6, float* %V_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 2312 [1/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2312 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2313 [2/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2313 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2314 [3/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2314 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2315 [4/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2315 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2316 [5/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2316 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2317 [6/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2317 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2318 [7/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2318 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2319 [8/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2319 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2320 [9/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2320 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2321 [10/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2321 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2322 [11/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2322 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2323 [12/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2323 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2324 [13/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2324 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2325 [14/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2325 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2326 [15/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2326 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.07>
ST_78 : Operation 2327 [1/1] (0.00ns)   --->   "%V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2327 'getelementptr' 'V_addr_47' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2328 [1/1] (3.25ns)   --->   "store float %tmp_5_5_7, float* %V_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 2329 [1/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2329 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2330 [2/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2330 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2331 [3/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2331 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2332 [4/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2332 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2333 [5/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2333 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2334 [6/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2334 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2335 [7/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2335 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2336 [8/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2336 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2337 [9/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2337 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2338 [10/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2338 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2339 [11/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2339 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2340 [12/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2340 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2341 [13/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2341 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2342 [14/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2342 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.07>
ST_79 : Operation 2343 [1/1] (0.00ns)   --->   "%V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2343 'getelementptr' 'V_addr_48' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2344 [1/1] (3.25ns)   --->   "store float %tmp_5_6, float* %V_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 2345 [1/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2345 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2346 [2/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2346 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2347 [3/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2347 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2348 [4/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2348 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2349 [5/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2349 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2350 [6/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2350 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2351 [7/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2351 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2352 [8/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2352 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2353 [9/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2353 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2354 [10/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2354 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2355 [11/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2355 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2356 [12/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2356 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2357 [13/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2357 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 2358 [1/1] (0.00ns)   --->   "%V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2358 'getelementptr' 'V_addr_49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2359 [1/1] (3.25ns)   --->   "store float %tmp_5_6_1, float* %V_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 2360 [1/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2360 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2361 [2/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2361 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2362 [3/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2362 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2363 [4/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2363 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2364 [5/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2364 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2365 [6/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2365 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2366 [7/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2366 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2367 [8/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2367 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2368 [9/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2368 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2369 [10/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2369 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2370 [11/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2370 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2371 [12/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2371 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.07>
ST_81 : Operation 2372 [1/1] (0.00ns)   --->   "%V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2372 'getelementptr' 'V_addr_50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2373 [1/1] (3.25ns)   --->   "store float %tmp_5_6_2, float* %V_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2373 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 2374 [1/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2374 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2375 [2/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2375 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2376 [3/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2376 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2377 [4/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2377 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2378 [5/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2378 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2379 [6/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2379 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2380 [7/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2380 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2381 [8/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2381 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2382 [9/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2382 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2383 [10/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2383 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2384 [11/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2384 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.07>
ST_82 : Operation 2385 [1/1] (0.00ns)   --->   "%V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2385 'getelementptr' 'V_addr_51' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2386 [1/1] (3.25ns)   --->   "store float %tmp_5_6_3, float* %V_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 2387 [1/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2387 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2388 [2/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2388 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2389 [3/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2389 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2390 [4/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2390 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2391 [5/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2391 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2392 [6/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2392 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2393 [7/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2393 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2394 [8/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2394 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2395 [9/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2395 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2396 [10/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2396 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.07>
ST_83 : Operation 2397 [1/1] (0.00ns)   --->   "%V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2397 'getelementptr' 'V_addr_52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2398 [1/1] (3.25ns)   --->   "store float %tmp_5_6_4, float* %V_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 2399 [1/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2399 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2400 [2/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2400 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2401 [3/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2401 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2402 [4/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2402 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2403 [5/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2403 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2404 [6/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2404 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2405 [7/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2405 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2406 [8/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2406 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2407 [9/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2407 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.07>
ST_84 : Operation 2408 [1/1] (0.00ns)   --->   "%V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2408 'getelementptr' 'V_addr_53' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2409 [1/1] (3.25ns)   --->   "store float %tmp_5_6_5, float* %V_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 2410 [1/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2410 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2411 [2/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2411 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2412 [3/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2412 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2413 [4/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2413 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2414 [5/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2414 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2415 [6/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2415 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2416 [7/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2416 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2417 [8/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2417 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.07>
ST_85 : Operation 2418 [1/1] (0.00ns)   --->   "%V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2418 'getelementptr' 'V_addr_55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2419 [1/1] (3.25ns)   --->   "store float %tmp_5_6_7, float* %V_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 2420 [1/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2420 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2421 [2/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2421 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2422 [3/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2422 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2423 [4/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2423 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2424 [5/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2424 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2425 [6/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2425 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2426 [7/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2426 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.07>
ST_86 : Operation 2427 [1/1] (0.00ns)   --->   "%V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2427 'getelementptr' 'V_addr_56' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2428 [1/1] (3.25ns)   --->   "store float %tmp_5_7, float* %V_addr_56, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 2429 [1/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2429 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2430 [2/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2430 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2431 [3/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2431 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2432 [4/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2432 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2433 [5/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2433 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2434 [6/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2434 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.07>
ST_87 : Operation 2435 [1/1] (0.00ns)   --->   "%V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2435 'getelementptr' 'V_addr_57' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2436 [1/1] (3.25ns)   --->   "store float %tmp_5_7_1, float* %V_addr_57, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 2437 [1/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2437 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2438 [2/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2438 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2439 [3/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2439 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2440 [4/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2440 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2441 [5/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2441 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.07>
ST_88 : Operation 2442 [1/1] (0.00ns)   --->   "%V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2442 'getelementptr' 'V_addr_58' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2443 [1/1] (3.25ns)   --->   "store float %tmp_5_7_2, float* %V_addr_58, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2443 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 2444 [1/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2444 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2445 [2/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2445 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2446 [3/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2446 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2447 [4/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2447 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.07>
ST_89 : Operation 2448 [1/1] (0.00ns)   --->   "%V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2448 'getelementptr' 'V_addr_59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2449 [1/1] (3.25ns)   --->   "store float %tmp_5_7_3, float* %V_addr_59, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 2450 [1/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2450 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2451 [2/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2451 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2452 [3/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2452 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.07>
ST_90 : Operation 2453 [1/1] (0.00ns)   --->   "%V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2453 'getelementptr' 'V_addr_60' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2454 [1/1] (3.25ns)   --->   "store float %tmp_5_7_4, float* %V_addr_60, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2454 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 2455 [1/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2455 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2456 [2/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2456 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.07>
ST_91 : Operation 2457 [1/1] (0.00ns)   --->   "%V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2457 'getelementptr' 'V_addr_61' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2458 [1/1] (3.25ns)   --->   "store float %tmp_5_7_5, float* %V_addr_61, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 2459 [1/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2459 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 2460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !84"   --->   Operation 2460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_1) nounwind, !map !88"   --->   Operation 2461 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %l) nounwind, !map !92"   --->   Operation 2462 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_HNN_SPP_str) nounwind"   --->   Operation 2463 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:10]   --->   Operation 2464 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:11]   --->   Operation 2465 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:12]   --->   Operation 2466 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:13]   --->   Operation 2467 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %U_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:14]   --->   Operation 2468 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:15]   --->   Operation 2469 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2470 [1/1] (0.00ns)   --->   "%V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2470 'getelementptr' 'V_addr_62' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2471 [1/1] (3.25ns)   --->   "store float %tmp_5_7_6, float* %V_addr_62, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 2472 [1/1] (0.00ns)   --->   "ret void" [data_HNN_SPP/data_HNN_SPP.cpp:31]   --->   Operation 2472 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ U_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
U_1_addr           (getelementptr) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load           (load         ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_1         (getelementptr) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27       (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27           (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_1     (bitcast      ) [ 000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_read             (read         ) [ 000011111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
U_1_load_1         (load         ) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_2         (getelementptr) [ 000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_2     (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_1         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_3     (bitcast      ) [ 000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_2         (load         ) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_3         (getelementptr) [ 000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_4     (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_2         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_5     (bitcast      ) [ 000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_3         (load         ) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_4         (getelementptr) [ 000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign           (fmul         ) [ 000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_6     (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_3         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_7     (bitcast      ) [ 000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_4         (load         ) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_5         (getelementptr) [ 000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1         (fmul         ) [ 000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_8     (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_4         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_9     (bitcast      ) [ 000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_5         (load         ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_6         (getelementptr) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_2         (fmul         ) [ 000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_10    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_5         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_11    (bitcast      ) [ 000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_6         (load         ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_7         (getelementptr) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_3         (fmul         ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_12    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_6         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_13    (bitcast      ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_7         (load         ) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_8         (getelementptr) [ 000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_4         (fmul         ) [ 000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_14    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_7         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_15    (bitcast      ) [ 000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_8         (load         ) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_9         (getelementptr) [ 000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_5         (fmul         ) [ 000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_16    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_8         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_17    (bitcast      ) [ 000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_9         (load         ) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_10        (getelementptr) [ 000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_6         (fmul         ) [ 000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_18    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_9         (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_19    (bitcast      ) [ 000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_10        (load         ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_11        (getelementptr) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_7         (fmul         ) [ 000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_20    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_10        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_21    (bitcast      ) [ 000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_11        (load         ) [ 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_12        (getelementptr) [ 000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_8         (fmul         ) [ 000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_22    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_11        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_23    (bitcast      ) [ 000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_12        (load         ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_13        (getelementptr) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i            (fexp         ) [ 000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_9         (fmul         ) [ 000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_24    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_12        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_25    (bitcast      ) [ 000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_13        (load         ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_14        (getelementptr) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i9           (fexp         ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_s         (fmul         ) [ 000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_26    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_13        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_27    (bitcast      ) [ 000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_14        (load         ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_15        (getelementptr) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1           (fexp         ) [ 000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_10        (fmul         ) [ 000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_28    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_14        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_29    (bitcast      ) [ 000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_15        (load         ) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_16        (getelementptr) [ 000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2           (fexp         ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_11        (fmul         ) [ 000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_30    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_15        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_31    (bitcast      ) [ 000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_16        (load         ) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_17        (getelementptr) [ 000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i3           (fexp         ) [ 000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000]
x_assign_12        (fmul         ) [ 000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_32    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_16        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_33    (bitcast      ) [ 000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_17        (load         ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_18        (getelementptr) [ 000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_1          (fadd         ) [ 000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000]
tmp_i_i4           (fexp         ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
x_assign_13        (fmul         ) [ 000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_34    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_17        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_35    (bitcast      ) [ 000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_18        (load         ) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_19        (getelementptr) [ 000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_2          (fadd         ) [ 000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000]
tmp_i_i5           (fexp         ) [ 000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000]
x_assign_14        (fmul         ) [ 000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_36    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_18        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_37    (bitcast      ) [ 000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_19        (load         ) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_20        (getelementptr) [ 000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_3          (fadd         ) [ 000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000]
tmp_i_i6           (fexp         ) [ 000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
x_assign_15        (fmul         ) [ 000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_38    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_19        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_39    (bitcast      ) [ 000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_20        (load         ) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_21        (getelementptr) [ 000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_4          (fadd         ) [ 000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000]
tmp_i_i7           (fexp         ) [ 000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000]
x_assign_16        (fmul         ) [ 000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_40    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_20        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_41    (bitcast      ) [ 000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000]
U_1_load_21        (load         ) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_22        (getelementptr) [ 000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_5          (fadd         ) [ 000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000]
tmp_i_i8           (fexp         ) [ 000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000]
x_assign_17        (fmul         ) [ 000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_42    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_21        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_43    (bitcast      ) [ 000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000]
U_1_load_22        (load         ) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_23        (getelementptr) [ 000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_6          (fadd         ) [ 000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000]
tmp_i_i10          (fexp         ) [ 000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
x_assign_18        (fmul         ) [ 000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_44    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_22        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_45    (bitcast      ) [ 000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000]
U_1_load_23        (load         ) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_24        (getelementptr) [ 000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_0_7          (fadd         ) [ 000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000]
tmp_i_i11          (fexp         ) [ 000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000]
x_assign_19        (fmul         ) [ 000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_46    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_23        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_47    (bitcast      ) [ 000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000]
U_1_load_24        (load         ) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_25        (getelementptr) [ 000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
tmp_4_1            (fadd         ) [ 000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000]
tmp_i_i12          (fexp         ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000]
x_assign_20        (fmul         ) [ 000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
bitcast_ln27_48    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_24        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_49    (bitcast      ) [ 000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000]
U_1_load_25        (load         ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_26        (getelementptr) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000]
tmp_4_1_2          (fadd         ) [ 000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000]
tmp_i_i13          (fexp         ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000]
x_assign_21        (fmul         ) [ 000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000]
bitcast_ln27_50    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_25        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_51    (bitcast      ) [ 000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
U_1_load_26        (load         ) [ 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_27        (getelementptr) [ 000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
V_addr             (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_1_3          (fadd         ) [ 000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000]
tmp_i_i14          (fexp         ) [ 000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000]
x_assign_22        (fmul         ) [ 000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000]
bitcast_ln27_52    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_26        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_53    (bitcast      ) [ 000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000]
U_1_load_27        (load         ) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
U_1_addr_28        (getelementptr) [ 000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000]
V_addr_9           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_1_4          (fadd         ) [ 000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000]
tmp_i_i15          (fexp         ) [ 000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
x_assign_23        (fmul         ) [ 000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
bitcast_ln27_54    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_27        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_55    (bitcast      ) [ 000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000]
U_1_load_28        (load         ) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
U_1_addr_29        (getelementptr) [ 000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000]
tmp_4_1_5          (fadd         ) [ 000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000]
V_addr_18          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i16          (fexp         ) [ 000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000]
x_assign_24        (fmul         ) [ 000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000]
bitcast_ln27_56    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_28        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_57    (bitcast      ) [ 000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000]
U_1_load_29        (load         ) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
U_1_addr_30        (getelementptr) [ 000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
tmp_4_1_6          (fadd         ) [ 000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000]
tmp_i_i17          (fexp         ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000]
V_addr_27          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_25        (fmul         ) [ 000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000]
bitcast_ln27_58    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_29        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_59    (bitcast      ) [ 000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000]
U_1_load_30        (load         ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
U_1_addr_31        (getelementptr) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_4_1_7          (fadd         ) [ 000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000]
tmp_i_i18          (fexp         ) [ 000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000]
x_assign_26        (fmul         ) [ 000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000]
bitcast_ln27_60    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_30        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_61    (bitcast      ) [ 000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000]
U_1_load_31        (load         ) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
V_addr_36          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_1_addr_32        (getelementptr) [ 000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
tmp_4_2            (fadd         ) [ 000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000]
tmp_i_i19          (fexp         ) [ 000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
x_assign_27        (fmul         ) [ 000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000]
bitcast_ln27_62    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_31        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_63    (bitcast      ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000]
U_1_load_32        (load         ) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
U_1_addr_33        (getelementptr) [ 000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
V_addr_45          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_2_1          (fadd         ) [ 000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000]
tmp_i_i20          (fexp         ) [ 000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
x_assign_28        (fmul         ) [ 000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000]
bitcast_ln27_64    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_32        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_65    (bitcast      ) [ 000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000]
U_1_load_33        (load         ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
U_1_addr_34        (getelementptr) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
V_addr_54          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_1          (fdiv         ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
tmp_4_2_3          (fadd         ) [ 000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000]
tmp_i_i21          (fexp         ) [ 000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
x_assign_29        (fmul         ) [ 000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000]
bitcast_ln27_66    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_33        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_67    (bitcast      ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
U_1_load_34        (load         ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
U_1_addr_35        (getelementptr) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
V_addr_63          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_1           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_2          (fdiv         ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
tmp_4_2_4          (fadd         ) [ 000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000]
tmp_i_i22          (fexp         ) [ 000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
x_assign_30        (fmul         ) [ 000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000]
bitcast_ln27_68    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_34        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_69    (bitcast      ) [ 000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000]
U_1_load_35        (load         ) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
U_1_addr_36        (getelementptr) [ 000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
V_addr_2           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_3          (fdiv         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_4_2_5          (fadd         ) [ 000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000]
tmp_i_i23          (fexp         ) [ 000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000]
x_assign_31        (fmul         ) [ 000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000]
bitcast_ln27_70    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_35        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_71    (bitcast      ) [ 000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000]
U_1_load_36        (load         ) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
U_1_addr_37        (getelementptr) [ 000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
V_addr_3           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_4          (fdiv         ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
tmp_4_2_6          (fadd         ) [ 000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000]
tmp_i_i24          (fexp         ) [ 000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
x_assign_32        (fmul         ) [ 000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
bitcast_ln27_72    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_36        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_73    (bitcast      ) [ 000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000]
U_1_load_37        (load         ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
U_1_addr_38        (getelementptr) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
V_addr_4           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_5          (fdiv         ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
tmp_4_2_7          (fadd         ) [ 000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000]
tmp_i_i25          (fexp         ) [ 000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
x_assign_33        (fmul         ) [ 000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000]
bitcast_ln27_74    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_37        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_75    (bitcast      ) [ 000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000]
U_1_load_38        (load         ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
U_1_addr_39        (getelementptr) [ 000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000]
V_addr_5           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_6          (fdiv         ) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_4_3            (fadd         ) [ 000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000]
tmp_i_i26          (fexp         ) [ 000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
x_assign_34        (fmul         ) [ 000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000]
bitcast_ln27_76    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_38        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_77    (bitcast      ) [ 000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000]
U_1_load_39        (load         ) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
U_1_addr_40        (getelementptr) [ 000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
V_addr_6           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_0_7          (fdiv         ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_4_3_1          (fadd         ) [ 000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000]
tmp_i_i27          (fexp         ) [ 000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
x_assign_35        (fmul         ) [ 000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000]
bitcast_ln27_78    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_39        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_79    (bitcast      ) [ 000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000]
U_1_load_40        (load         ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
U_1_addr_41        (getelementptr) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000]
V_addr_7           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1            (fdiv         ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
tmp_4_3_2          (fadd         ) [ 000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000]
tmp_i_i28          (fexp         ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000]
x_assign_36        (fmul         ) [ 000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000]
bitcast_ln27_80    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_40        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_81    (bitcast      ) [ 000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000]
U_1_load_41        (load         ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
U_1_addr_42        (getelementptr) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000]
V_addr_8           (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_2          (fdiv         ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp_4_3_4          (fadd         ) [ 000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000]
tmp_i_i29          (fexp         ) [ 000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
x_assign_37        (fmul         ) [ 000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000]
bitcast_ln27_82    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_41        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_83    (bitcast      ) [ 000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000]
U_1_load_42        (load         ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
U_1_addr_43        (getelementptr) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
V_addr_10          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_3          (fdiv         ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
tmp_4_3_5          (fadd         ) [ 000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000]
tmp_i_i30          (fexp         ) [ 000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000]
x_assign_38        (fmul         ) [ 000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000]
bitcast_ln27_84    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_42        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_85    (bitcast      ) [ 000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000]
U_1_load_43        (load         ) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
U_1_addr_44        (getelementptr) [ 000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
V_addr_11          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_4          (fdiv         ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_4_3_6          (fadd         ) [ 000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000]
tmp_i_i31          (fexp         ) [ 000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000]
x_assign_39        (fmul         ) [ 000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000]
bitcast_ln27_86    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_43        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_87    (bitcast      ) [ 000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000]
U_1_load_44        (load         ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
U_1_addr_45        (getelementptr) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
V_addr_12          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
tmp_4_3_7          (fadd         ) [ 000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000]
tmp_i_i32          (fexp         ) [ 000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000]
x_assign_40        (fmul         ) [ 000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000]
bitcast_ln27_88    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_44        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_89    (bitcast      ) [ 000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000]
U_1_load_45        (load         ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
U_1_addr_46        (getelementptr) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
V_addr_13          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
tmp_4_4            (fadd         ) [ 000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000]
tmp_i_i33          (fexp         ) [ 000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
x_assign_41        (fmul         ) [ 000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000]
bitcast_ln27_90    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_45        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_91    (bitcast      ) [ 000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000]
U_1_load_46        (load         ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
U_1_addr_47        (getelementptr) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
V_addr_14          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
tmp_4_4_1          (fadd         ) [ 000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000]
tmp_i_i34          (fexp         ) [ 000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000]
x_assign_42        (fmul         ) [ 000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000]
bitcast_ln27_92    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_46        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_93    (bitcast      ) [ 000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000]
U_1_load_47        (load         ) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
U_1_addr_48        (getelementptr) [ 000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
V_addr_15          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2            (fdiv         ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
tmp_4_4_2          (fadd         ) [ 000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000]
tmp_i_i35          (fexp         ) [ 000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
x_assign_43        (fmul         ) [ 000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000]
bitcast_ln27_94    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_47        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_95    (bitcast      ) [ 000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000]
U_1_load_48        (load         ) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
U_1_addr_49        (getelementptr) [ 000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000]
V_addr_16          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
tmp_4_4_3          (fadd         ) [ 000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000]
tmp_i_i36          (fexp         ) [ 000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
x_assign_44        (fmul         ) [ 000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000]
bitcast_ln27_96    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_48        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_97    (bitcast      ) [ 000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000]
U_1_load_49        (load         ) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
U_1_addr_50        (getelementptr) [ 000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000]
V_addr_17          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_3          (fdiv         ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
tmp_4_4_5          (fadd         ) [ 000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000]
tmp_i_i37          (fexp         ) [ 000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000]
x_assign_45        (fmul         ) [ 000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000]
bitcast_ln27_98    (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_49        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_99    (bitcast      ) [ 000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000]
U_1_load_50        (load         ) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
U_1_addr_51        (getelementptr) [ 000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000]
V_addr_19          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_4          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
tmp_4_4_6          (fadd         ) [ 000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000]
tmp_i_i38          (fexp         ) [ 000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
x_assign_46        (fmul         ) [ 000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000]
bitcast_ln27_100   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_50        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_101   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000]
U_1_load_51        (load         ) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
U_1_addr_52        (getelementptr) [ 000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
V_addr_20          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
tmp_4_4_7          (fadd         ) [ 000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000]
tmp_i_i39          (fexp         ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000]
x_assign_47        (fmul         ) [ 000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000]
bitcast_ln27_102   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_51        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_103   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000]
U_1_load_52        (load         ) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
U_1_addr_53        (getelementptr) [ 000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000]
V_addr_21          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
tmp_4_5            (fadd         ) [ 000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000]
tmp_i_i40          (fexp         ) [ 000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000]
x_assign_48        (fmul         ) [ 000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000]
bitcast_ln27_104   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_52        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_105   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000]
U_1_load_53        (load         ) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
U_1_addr_54        (getelementptr) [ 000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000]
V_addr_22          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_2_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
tmp_4_5_1          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000]
tmp_i_i41          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000]
x_assign_49        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000]
bitcast_ln27_106   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_53        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_107   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000]
U_1_load_54        (load         ) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
U_1_addr_55        (getelementptr) [ 000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000]
V_addr_23          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3            (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
tmp_4_5_2          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000]
tmp_i_i42          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000]
x_assign_50        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000]
bitcast_ln27_108   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_54        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_109   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000]
U_1_load_55        (load         ) [ 000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
V_addr_24          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
tmp_4_5_3          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
tmp_i_i43          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000]
x_assign_51        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000]
bitcast_ln27_110   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_55        (xor          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27_111   (bitcast      ) [ 000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000]
V_addr_25          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_2          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000]
tmp_4_5_4          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000]
tmp_i_i44          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000]
x_assign_52        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000]
V_addr_26          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_4          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
tmp_4_5_6          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000]
tmp_i_i45          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
x_assign_53        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000]
V_addr_28          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
tmp_4_5_7          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000]
tmp_i_i46          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
x_assign_54        (fmul         ) [ 000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000]
V_addr_29          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
tmp_4_6            (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000]
tmp_i_i47          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000]
V_addr_30          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_3_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
tmp_4_6_1          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000]
tmp_i_i48          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000]
V_addr_31          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4            (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
tmp_4_6_2          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000]
tmp_i_i49          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000]
V_addr_32          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_4_6_3          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000]
tmp_i_i50          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000]
V_addr_33          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_2          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
tmp_4_6_4          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000]
tmp_i_i51          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
V_addr_34          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_3          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
tmp_4_6_5          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000]
tmp_i_i52          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000]
V_addr_35          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
tmp_4_6_7          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000]
tmp_i_i53          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000]
V_addr_37          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
tmp_4_7            (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000]
tmp_i_i54          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000]
V_addr_38          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_4_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
tmp_4_7_1          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000]
tmp_i_i55          (fexp         ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000]
V_addr_39          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5            (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000]
tmp_4_7_2          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000]
V_addr_40          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000]
tmp_4_7_3          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000]
V_addr_41          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_2          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
tmp_4_7_4          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000]
V_addr_42          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_3          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_4_7_5          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100]
V_addr_43          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_4          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000]
tmp_4_7_6          (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110]
V_addr_44          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000]
V_addr_46          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_5_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000]
V_addr_47          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6            (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
V_addr_48          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
V_addr_49          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_2          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
V_addr_50          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_3          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
V_addr_51          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_4          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
V_addr_52          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000]
V_addr_53          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_6_7          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
V_addr_55          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7            (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
V_addr_56          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_1          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
V_addr_57          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_2          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
V_addr_58          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_3          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
V_addr_59          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_4          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
V_addr_60          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_5          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
V_addr_61          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_7_6          (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln12   (specmemcore  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln13 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln14   (specmemcore  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln15 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V_addr_62          (getelementptr) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln31           (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="U_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_HNN_SPP_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="l_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_read/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="U_1_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_1_load/1 U_1_load_1/2 U_1_load_2/3 U_1_load_3/4 U_1_load_4/5 U_1_load_5/6 U_1_load_6/7 U_1_load_7/8 U_1_load_8/9 U_1_load_9/10 U_1_load_10/11 U_1_load_11/12 U_1_load_12/13 U_1_load_13/14 U_1_load_14/15 U_1_load_15/16 U_1_load_16/17 U_1_load_17/18 U_1_load_18/19 U_1_load_19/20 U_1_load_20/21 U_1_load_21/22 U_1_load_22/23 U_1_load_23/24 U_1_load_24/25 U_1_load_25/26 U_1_load_26/27 U_1_load_27/28 U_1_load_28/29 U_1_load_29/30 U_1_load_30/31 U_1_load_31/32 U_1_load_32/33 U_1_load_33/34 U_1_load_34/35 U_1_load_35/36 U_1_load_36/37 U_1_load_37/38 U_1_load_38/39 U_1_load_39/40 U_1_load_40/41 U_1_load_41/42 U_1_load_42/43 U_1_load_43/44 U_1_load_44/45 U_1_load_45/46 U_1_load_46/47 U_1_load_47/48 U_1_load_48/49 U_1_load_49/50 U_1_load_50/51 U_1_load_51/52 U_1_load_52/53 U_1_load_53/54 U_1_load_54/55 U_1_load_55/56 "/>
</bind>
</comp>

<comp id="188" class="1004" name="U_1_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="U_1_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="U_1_addr_3_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_3/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="U_1_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_4/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="U_1_addr_5_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_5/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="U_1_addr_6_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_6/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="U_1_addr_7_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_7/8 "/>
</bind>
</comp>

<comp id="251" class="1004" name="U_1_addr_8_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_8/9 "/>
</bind>
</comp>

<comp id="260" class="1004" name="U_1_addr_9_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_9/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="U_1_addr_10_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_10/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="U_1_addr_11_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_11/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="U_1_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_12/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="U_1_addr_13_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_13/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="U_1_addr_14_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="0"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_14/15 "/>
</bind>
</comp>

<comp id="314" class="1004" name="U_1_addr_15_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_15/16 "/>
</bind>
</comp>

<comp id="323" class="1004" name="U_1_addr_16_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_16/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="U_1_addr_17_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_17/18 "/>
</bind>
</comp>

<comp id="341" class="1004" name="U_1_addr_18_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_18/19 "/>
</bind>
</comp>

<comp id="350" class="1004" name="U_1_addr_19_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_19/20 "/>
</bind>
</comp>

<comp id="359" class="1004" name="U_1_addr_20_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_20/21 "/>
</bind>
</comp>

<comp id="368" class="1004" name="U_1_addr_21_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_21/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="U_1_addr_22_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_22/23 "/>
</bind>
</comp>

<comp id="386" class="1004" name="U_1_addr_23_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_23/24 "/>
</bind>
</comp>

<comp id="395" class="1004" name="U_1_addr_24_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_24/25 "/>
</bind>
</comp>

<comp id="404" class="1004" name="U_1_addr_25_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_25/26 "/>
</bind>
</comp>

<comp id="413" class="1004" name="U_1_addr_26_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_26/27 "/>
</bind>
</comp>

<comp id="422" class="1004" name="U_1_addr_27_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_27/28 "/>
</bind>
</comp>

<comp id="431" class="1004" name="V_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/29 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/29 store_ln25/30 store_ln25/31 store_ln25/32 store_ln25/33 store_ln25/34 store_ln25/35 store_ln25/36 store_ln27/37 store_ln27/38 store_ln27/39 store_ln27/40 store_ln27/41 store_ln27/42 store_ln27/43 store_ln27/44 store_ln27/45 store_ln27/46 store_ln27/47 store_ln27/48 store_ln27/49 store_ln27/50 store_ln27/51 store_ln27/52 store_ln27/53 store_ln27/54 store_ln27/55 store_ln27/56 store_ln27/57 store_ln27/58 store_ln27/59 store_ln27/60 store_ln27/61 store_ln27/62 store_ln27/63 store_ln27/64 store_ln27/65 store_ln27/66 store_ln27/67 store_ln27/68 store_ln27/69 store_ln27/70 store_ln27/71 store_ln27/72 store_ln27/73 store_ln27/74 store_ln27/75 store_ln27/76 store_ln27/77 store_ln27/78 store_ln27/79 store_ln27/80 store_ln27/81 store_ln27/82 store_ln27/83 store_ln27/84 store_ln27/85 store_ln27/86 store_ln27/87 store_ln27/88 store_ln27/89 store_ln27/90 store_ln27/91 store_ln27/92 "/>
</bind>
</comp>

<comp id="446" class="1004" name="U_1_addr_28_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="7" slack="0"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_28/29 "/>
</bind>
</comp>

<comp id="455" class="1004" name="V_addr_9_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_9/30 "/>
</bind>
</comp>

<comp id="464" class="1004" name="U_1_addr_29_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_29/30 "/>
</bind>
</comp>

<comp id="473" class="1004" name="V_addr_18_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_18/31 "/>
</bind>
</comp>

<comp id="482" class="1004" name="U_1_addr_30_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="7" slack="0"/>
<pin id="486" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_30/31 "/>
</bind>
</comp>

<comp id="491" class="1004" name="V_addr_27_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_27/32 "/>
</bind>
</comp>

<comp id="500" class="1004" name="U_1_addr_31_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="7" slack="0"/>
<pin id="504" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_31/32 "/>
</bind>
</comp>

<comp id="509" class="1004" name="V_addr_36_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_36/33 "/>
</bind>
</comp>

<comp id="518" class="1004" name="U_1_addr_32_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_32/33 "/>
</bind>
</comp>

<comp id="527" class="1004" name="U_1_addr_33_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="7" slack="0"/>
<pin id="531" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_33/34 "/>
</bind>
</comp>

<comp id="536" class="1004" name="V_addr_45_gep_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_45/34 "/>
</bind>
</comp>

<comp id="545" class="1004" name="U_1_addr_34_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="7" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_34/35 "/>
</bind>
</comp>

<comp id="554" class="1004" name="V_addr_54_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_54/35 "/>
</bind>
</comp>

<comp id="563" class="1004" name="U_1_addr_35_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="7" slack="0"/>
<pin id="567" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_35/36 "/>
</bind>
</comp>

<comp id="572" class="1004" name="V_addr_63_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_63/36 "/>
</bind>
</comp>

<comp id="581" class="1004" name="V_addr_1_gep_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_1/37 "/>
</bind>
</comp>

<comp id="590" class="1004" name="U_1_addr_36_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="7" slack="0"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_36/37 "/>
</bind>
</comp>

<comp id="599" class="1004" name="V_addr_2_gep_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="3" slack="0"/>
<pin id="603" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_2/38 "/>
</bind>
</comp>

<comp id="608" class="1004" name="U_1_addr_37_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_37/38 "/>
</bind>
</comp>

<comp id="617" class="1004" name="V_addr_3_gep_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="0" index="2" bw="3" slack="0"/>
<pin id="621" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_3/39 "/>
</bind>
</comp>

<comp id="626" class="1004" name="U_1_addr_38_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="7" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_38/39 "/>
</bind>
</comp>

<comp id="635" class="1004" name="V_addr_4_gep_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="4" slack="0"/>
<pin id="639" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_4/40 "/>
</bind>
</comp>

<comp id="644" class="1004" name="U_1_addr_39_gep_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_39/40 "/>
</bind>
</comp>

<comp id="653" class="1004" name="V_addr_5_gep_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="4" slack="0"/>
<pin id="657" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_5/41 "/>
</bind>
</comp>

<comp id="662" class="1004" name="U_1_addr_40_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_40/41 "/>
</bind>
</comp>

<comp id="671" class="1004" name="V_addr_6_gep_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_6/42 "/>
</bind>
</comp>

<comp id="680" class="1004" name="U_1_addr_41_gep_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_41/42 "/>
</bind>
</comp>

<comp id="689" class="1004" name="V_addr_7_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_7/43 "/>
</bind>
</comp>

<comp id="698" class="1004" name="U_1_addr_42_gep_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_42/43 "/>
</bind>
</comp>

<comp id="707" class="1004" name="V_addr_8_gep_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_8/44 "/>
</bind>
</comp>

<comp id="716" class="1004" name="U_1_addr_43_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="7" slack="0"/>
<pin id="720" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_43/44 "/>
</bind>
</comp>

<comp id="725" class="1004" name="V_addr_10_gep_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_10/45 "/>
</bind>
</comp>

<comp id="734" class="1004" name="U_1_addr_44_gep_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="0" index="2" bw="7" slack="0"/>
<pin id="738" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_44/45 "/>
</bind>
</comp>

<comp id="743" class="1004" name="V_addr_11_gep_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="0" index="2" bw="5" slack="0"/>
<pin id="747" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_11/46 "/>
</bind>
</comp>

<comp id="752" class="1004" name="U_1_addr_45_gep_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_45/46 "/>
</bind>
</comp>

<comp id="761" class="1004" name="V_addr_12_gep_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_12/47 "/>
</bind>
</comp>

<comp id="770" class="1004" name="U_1_addr_46_gep_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="0" index="2" bw="7" slack="0"/>
<pin id="774" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_46/47 "/>
</bind>
</comp>

<comp id="779" class="1004" name="V_addr_13_gep_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="5" slack="0"/>
<pin id="783" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_13/48 "/>
</bind>
</comp>

<comp id="788" class="1004" name="U_1_addr_47_gep_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="0" index="2" bw="7" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_47/48 "/>
</bind>
</comp>

<comp id="797" class="1004" name="V_addr_14_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_14/49 "/>
</bind>
</comp>

<comp id="806" class="1004" name="U_1_addr_48_gep_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="0" index="2" bw="7" slack="0"/>
<pin id="810" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_48/49 "/>
</bind>
</comp>

<comp id="815" class="1004" name="V_addr_15_gep_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_15/50 "/>
</bind>
</comp>

<comp id="824" class="1004" name="U_1_addr_49_gep_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="7" slack="0"/>
<pin id="828" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_49/50 "/>
</bind>
</comp>

<comp id="833" class="1004" name="V_addr_16_gep_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="0" index="2" bw="6" slack="0"/>
<pin id="837" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_16/51 "/>
</bind>
</comp>

<comp id="842" class="1004" name="U_1_addr_50_gep_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_50/51 "/>
</bind>
</comp>

<comp id="851" class="1004" name="V_addr_17_gep_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_17/52 "/>
</bind>
</comp>

<comp id="860" class="1004" name="U_1_addr_51_gep_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="1" slack="0"/>
<pin id="863" dir="0" index="2" bw="7" slack="0"/>
<pin id="864" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_51/52 "/>
</bind>
</comp>

<comp id="869" class="1004" name="V_addr_19_gep_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_19/53 "/>
</bind>
</comp>

<comp id="878" class="1004" name="U_1_addr_52_gep_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="7" slack="0"/>
<pin id="882" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_52/53 "/>
</bind>
</comp>

<comp id="887" class="1004" name="V_addr_20_gep_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="0" index="2" bw="6" slack="0"/>
<pin id="891" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_20/54 "/>
</bind>
</comp>

<comp id="896" class="1004" name="U_1_addr_53_gep_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="0" index="2" bw="7" slack="0"/>
<pin id="900" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_53/54 "/>
</bind>
</comp>

<comp id="905" class="1004" name="V_addr_21_gep_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_21/55 "/>
</bind>
</comp>

<comp id="914" class="1004" name="U_1_addr_54_gep_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="7" slack="0"/>
<pin id="918" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_54/55 "/>
</bind>
</comp>

<comp id="923" class="1004" name="V_addr_22_gep_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_22/56 "/>
</bind>
</comp>

<comp id="932" class="1004" name="U_1_addr_55_gep_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="7" slack="0"/>
<pin id="936" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr_55/56 "/>
</bind>
</comp>

<comp id="941" class="1004" name="V_addr_23_gep_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="0" index="2" bw="6" slack="0"/>
<pin id="945" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_23/57 "/>
</bind>
</comp>

<comp id="950" class="1004" name="V_addr_24_gep_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="0"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="0" index="2" bw="6" slack="0"/>
<pin id="954" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_24/58 "/>
</bind>
</comp>

<comp id="959" class="1004" name="V_addr_25_gep_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="0" index="2" bw="6" slack="0"/>
<pin id="963" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_25/59 "/>
</bind>
</comp>

<comp id="968" class="1004" name="V_addr_26_gep_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="0"/>
<pin id="970" dir="0" index="1" bw="1" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_26/60 "/>
</bind>
</comp>

<comp id="977" class="1004" name="V_addr_28_gep_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="0" index="2" bw="6" slack="0"/>
<pin id="981" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_28/61 "/>
</bind>
</comp>

<comp id="986" class="1004" name="V_addr_29_gep_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="0" index="2" bw="6" slack="0"/>
<pin id="990" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_29/62 "/>
</bind>
</comp>

<comp id="995" class="1004" name="V_addr_30_gep_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="1" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_30/63 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="V_addr_31_gep_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_31/64 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="V_addr_32_gep_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="0" index="2" bw="7" slack="0"/>
<pin id="1017" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_32/65 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="V_addr_33_gep_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="0" index="2" bw="7" slack="0"/>
<pin id="1026" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_33/66 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="V_addr_34_gep_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="0"/>
<pin id="1033" dir="0" index="1" bw="1" slack="0"/>
<pin id="1034" dir="0" index="2" bw="7" slack="0"/>
<pin id="1035" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_34/67 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="V_addr_35_gep_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="0" index="2" bw="7" slack="0"/>
<pin id="1044" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_35/68 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="V_addr_37_gep_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="0" index="2" bw="7" slack="0"/>
<pin id="1053" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_37/69 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="V_addr_38_gep_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="0" index="2" bw="7" slack="0"/>
<pin id="1062" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_38/70 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="V_addr_39_gep_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="0" index="2" bw="7" slack="0"/>
<pin id="1071" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_39/71 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="V_addr_40_gep_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="0" index="2" bw="7" slack="0"/>
<pin id="1080" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_40/72 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="V_addr_41_gep_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="0" index="2" bw="7" slack="0"/>
<pin id="1089" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_41/73 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="V_addr_42_gep_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_42/74 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="V_addr_43_gep_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="0" index="2" bw="7" slack="0"/>
<pin id="1107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_43/75 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="V_addr_44_gep_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="0" index="2" bw="7" slack="0"/>
<pin id="1116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_44/76 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="V_addr_46_gep_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="0"/>
<pin id="1124" dir="0" index="2" bw="7" slack="0"/>
<pin id="1125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_46/77 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="V_addr_47_gep_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="0" index="2" bw="7" slack="0"/>
<pin id="1134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_47/78 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="V_addr_48_gep_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="0" index="2" bw="7" slack="0"/>
<pin id="1143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_48/79 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="V_addr_49_gep_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="0"/>
<pin id="1150" dir="0" index="1" bw="1" slack="0"/>
<pin id="1151" dir="0" index="2" bw="7" slack="0"/>
<pin id="1152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_49/80 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="V_addr_50_gep_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="0" index="2" bw="7" slack="0"/>
<pin id="1161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_50/81 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="V_addr_51_gep_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="0" index="2" bw="7" slack="0"/>
<pin id="1170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_51/82 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="V_addr_52_gep_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="7" slack="0"/>
<pin id="1179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_52/83 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="V_addr_53_gep_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="0" index="2" bw="7" slack="0"/>
<pin id="1188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_53/84 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="V_addr_55_gep_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="0" index="2" bw="7" slack="0"/>
<pin id="1197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_55/85 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="V_addr_56_gep_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="0" index="2" bw="7" slack="0"/>
<pin id="1206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_56/86 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="V_addr_57_gep_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="0" index="2" bw="7" slack="0"/>
<pin id="1215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_57/87 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="V_addr_58_gep_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="0" index="2" bw="7" slack="0"/>
<pin id="1224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_58/88 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="V_addr_59_gep_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="0" index="2" bw="7" slack="0"/>
<pin id="1233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_59/89 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="V_addr_60_gep_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="0" index="2" bw="7" slack="0"/>
<pin id="1242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_60/90 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="V_addr_61_gep_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="0" index="2" bw="7" slack="0"/>
<pin id="1251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_61/91 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="V_addr_62_gep_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_62/92 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="grp_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="0" index="1" bw="32" slack="0"/>
<pin id="1268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4_0_1/16 tmp_4_0_2/17 tmp_4_0_3/18 tmp_4_0_4/19 tmp_4_0_5/20 tmp_4_0_6/21 tmp_4_0_7/22 tmp_4_1/23 tmp_4_1_2/24 tmp_4_1_3/25 tmp_4_1_4/26 tmp_4_1_5/27 tmp_4_1_6/28 tmp_4_1_7/29 tmp_4_2/30 tmp_4_2_1/31 tmp_4_2_3/32 tmp_4_2_4/33 tmp_4_2_5/34 tmp_4_2_6/35 tmp_4_2_7/36 tmp_4_3/37 tmp_4_3_1/38 tmp_4_3_2/39 tmp_4_3_4/40 tmp_4_3_5/41 tmp_4_3_6/42 tmp_4_3_7/43 tmp_4_4/44 tmp_4_4_1/45 tmp_4_4_2/46 tmp_4_4_3/47 tmp_4_4_5/48 tmp_4_4_6/49 tmp_4_4_7/50 tmp_4_5/51 tmp_4_5_1/52 tmp_4_5_2/53 tmp_4_5_3/54 tmp_4_5_4/55 tmp_4_5_6/56 tmp_4_5_7/57 tmp_4_6/58 tmp_4_6_1/59 tmp_4_6_2/60 tmp_4_6_3/61 tmp_4_6_4/62 tmp_4_6_5/63 tmp_4_6_7/64 tmp_4_7/65 tmp_4_7_1/66 tmp_4_7_2/67 tmp_4_7_3/68 tmp_4_7_4/69 tmp_4_7_5/70 tmp_4_7_6/71 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="grp_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="0"/>
<pin id="1272" dir="0" index="1" bw="32" slack="0"/>
<pin id="1273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/3 x_assign_1/4 x_assign_2/5 x_assign_3/6 x_assign_4/7 x_assign_5/8 x_assign_6/9 x_assign_7/10 x_assign_8/11 x_assign_9/12 x_assign_s/13 x_assign_10/14 x_assign_11/15 x_assign_12/16 x_assign_13/17 x_assign_14/18 x_assign_15/19 x_assign_16/20 x_assign_17/21 x_assign_18/22 x_assign_19/23 x_assign_20/24 x_assign_21/25 x_assign_22/26 x_assign_23/27 x_assign_24/28 x_assign_25/29 x_assign_26/30 x_assign_27/31 x_assign_28/32 x_assign_29/33 x_assign_30/34 x_assign_31/35 x_assign_32/36 x_assign_33/37 x_assign_34/38 x_assign_35/39 x_assign_36/40 x_assign_37/41 x_assign_38/42 x_assign_39/43 x_assign_40/44 x_assign_41/45 x_assign_42/46 x_assign_43/47 x_assign_44/48 x_assign_45/49 x_assign_46/50 x_assign_47/51 x_assign_48/52 x_assign_49/53 x_assign_50/54 x_assign_51/55 x_assign_52/56 x_assign_53/57 x_assign_54/58 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="grp_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="0"/>
<pin id="1277" dir="0" index="1" bw="32" slack="1"/>
<pin id="1278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_5_0_1/21 tmp_5_0_2/22 tmp_5_0_3/23 tmp_5_0_4/24 tmp_5_0_5/25 tmp_5_0_6/26 tmp_5_0_7/27 tmp_5_1/28 tmp_5_1_2/29 tmp_5_1_3/30 tmp_5_1_4/31 tmp_5_1_5/32 tmp_5_1_6/33 tmp_5_1_7/34 tmp_5_2/35 tmp_5_2_1/36 tmp_5_2_3/37 tmp_5_2_4/38 tmp_5_2_5/39 tmp_5_2_6/40 tmp_5_2_7/41 tmp_5_3/42 tmp_5_3_1/43 tmp_5_3_2/44 tmp_5_3_4/45 tmp_5_3_5/46 tmp_5_3_6/47 tmp_5_3_7/48 tmp_5_4/49 tmp_5_4_1/50 tmp_5_4_2/51 tmp_5_4_3/52 tmp_5_4_5/53 tmp_5_4_6/54 tmp_5_4_7/55 tmp_5_5/56 tmp_5_5_1/57 tmp_5_5_2/58 tmp_5_5_3/59 tmp_5_5_4/60 tmp_5_5_6/61 tmp_5_5_7/62 tmp_5_6/63 tmp_5_6_1/64 tmp_5_6_2/65 tmp_5_6_3/66 tmp_5_6_4/67 tmp_5_6_5/68 tmp_5_6_7/69 tmp_5_7/70 tmp_5_7_1/71 tmp_5_7_2/72 tmp_5_7_3/73 tmp_5_7_4/74 tmp_5_7_5/75 tmp_5_7_6/76 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="grp_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="0" index="1" bw="32" slack="1"/>
<pin id="1283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/7 tmp_i_i9/8 tmp_i_i1/9 tmp_i_i2/10 tmp_i_i3/11 tmp_i_i4/12 tmp_i_i5/13 tmp_i_i6/14 tmp_i_i7/15 tmp_i_i8/16 tmp_i_i10/17 tmp_i_i11/18 tmp_i_i12/19 tmp_i_i13/20 tmp_i_i14/21 tmp_i_i15/22 tmp_i_i16/23 tmp_i_i17/24 tmp_i_i18/25 tmp_i_i19/26 tmp_i_i20/27 tmp_i_i21/28 tmp_i_i22/29 tmp_i_i23/30 tmp_i_i24/31 tmp_i_i25/32 tmp_i_i26/33 tmp_i_i27/34 tmp_i_i28/35 tmp_i_i29/36 tmp_i_i30/37 tmp_i_i31/38 tmp_i_i32/39 tmp_i_i33/40 tmp_i_i34/41 tmp_i_i35/42 tmp_i_i36/43 tmp_i_i37/44 tmp_i_i38/45 tmp_i_i39/46 tmp_i_i40/47 tmp_i_i41/48 tmp_i_i42/49 tmp_i_i43/50 tmp_i_i44/51 tmp_i_i45/52 tmp_i_i46/53 tmp_i_i47/54 tmp_i_i48/55 tmp_i_i49/56 tmp_i_i50/57 tmp_i_i51/58 tmp_i_i52/59 tmp_i_i53/60 tmp_i_i54/61 tmp_i_i55/62 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="1"/>
<pin id="1287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_1_load U_1_load_1 U_1_load_2 U_1_load_3 U_1_load_4 U_1_load_5 U_1_load_6 U_1_load_7 U_1_load_8 U_1_load_9 U_1_load_10 U_1_load_11 U_1_load_12 U_1_load_13 U_1_load_14 U_1_load_15 U_1_load_16 U_1_load_17 U_1_load_18 U_1_load_19 U_1_load_20 U_1_load_21 U_1_load_22 U_1_load_23 U_1_load_24 U_1_load_25 U_1_load_26 U_1_load_27 U_1_load_28 U_1_load_29 U_1_load_30 U_1_load_31 U_1_load_32 U_1_load_33 U_1_load_34 U_1_load_35 U_1_load_36 U_1_load_37 U_1_load_38 U_1_load_39 U_1_load_40 U_1_load_41 U_1_load_42 U_1_load_43 U_1_load_44 U_1_load_45 U_1_load_46 U_1_load_47 U_1_load_48 U_1_load_49 U_1_load_50 U_1_load_51 U_1_load_52 U_1_load_53 U_1_load_54 U_1_load_55 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_9 x_assign_17 x_assign_26 x_assign_35 x_assign_44 x_assign_53 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 x_assign_s x_assign_18 x_assign_27 x_assign_36 x_assign_45 x_assign_54 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_2 x_assign_10 x_assign_19 x_assign_28 x_assign_37 x_assign_46 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 x_assign_11 x_assign_20 x_assign_29 x_assign_38 x_assign_47 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_4 x_assign_12 x_assign_21 x_assign_30 x_assign_39 x_assign_48 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_5 x_assign_13 x_assign_22 x_assign_31 x_assign_40 x_assign_49 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_6 x_assign_14 x_assign_23 x_assign_32 x_assign_41 x_assign_50 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="1"/>
<pin id="1326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_7 x_assign_15 x_assign_24 x_assign_33 x_assign_42 x_assign_51 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_8 x_assign_16 x_assign_25 x_assign_34 x_assign_43 x_assign_52 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_i_i4 tmp_i_i10 tmp_i_i15 tmp_i_i20 tmp_i_i25 tmp_i_i30 tmp_i_i35 tmp_i_i40 tmp_i_i45 tmp_i_i50 tmp_i_i55 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i9 tmp_i_i5 tmp_i_i11 tmp_i_i16 tmp_i_i21 tmp_i_i26 tmp_i_i31 tmp_i_i36 tmp_i_i41 tmp_i_i46 tmp_i_i51 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 tmp_i_i6 tmp_i_i12 tmp_i_i17 tmp_i_i22 tmp_i_i27 tmp_i_i32 tmp_i_i37 tmp_i_i42 tmp_i_i47 tmp_i_i52 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 tmp_i_i7 tmp_i_i13 tmp_i_i18 tmp_i_i23 tmp_i_i28 tmp_i_i33 tmp_i_i38 tmp_i_i43 tmp_i_i48 tmp_i_i53 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i3 tmp_i_i8 tmp_i_i14 tmp_i_i19 tmp_i_i24 tmp_i_i29 tmp_i_i34 tmp_i_i39 tmp_i_i44 tmp_i_i49 tmp_i_i54 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_1 tmp_4_2_3 tmp_4_4_5 tmp_4_6_7 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_2 tmp_4_2_4 tmp_4_4_6 tmp_4_7 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_3 tmp_4_2_5 tmp_4_4_7 tmp_4_7_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_4 tmp_4_2_6 tmp_4_5 tmp_4_7_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_5 tmp_4_2_7 tmp_4_5_1 tmp_4_7_3 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_6 tmp_4_3 tmp_4_5_2 tmp_4_7_4 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_0_7 tmp_4_3_1 tmp_4_5_3 tmp_4_7_5 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 tmp_4_3_2 tmp_4_5_4 tmp_4_7_6 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_2 tmp_4_3_4 tmp_4_5_6 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_3 tmp_4_3_5 tmp_4_5_7 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_4 tmp_4_3_6 tmp_4_6 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_5 tmp_4_3_7 tmp_4_6_1 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_6 tmp_4_4 tmp_4_6_2 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="1"/>
<pin id="1426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1_7 tmp_4_4_1 tmp_4_6_3 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 tmp_4_4_2 tmp_4_6_4 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2_1 tmp_4_4_3 tmp_4_6_5 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_0_1 tmp_5_0_2 tmp_5_0_3 tmp_5_0_4 tmp_5_0_5 tmp_5_0_6 tmp_5_0_7 tmp_5_1 tmp_5_1_2 tmp_5_1_3 tmp_5_1_4 tmp_5_1_5 tmp_5_1_6 tmp_5_1_7 tmp_5_2 tmp_5_2_1 tmp_5_2_3 tmp_5_2_4 tmp_5_2_5 tmp_5_2_6 tmp_5_2_7 tmp_5_3 tmp_5_3_1 tmp_5_3_2 tmp_5_3_4 tmp_5_3_5 tmp_5_3_6 tmp_5_3_7 tmp_5_4 tmp_5_4_1 tmp_5_4_2 tmp_5_4_3 tmp_5_4_5 tmp_5_4_6 tmp_5_4_7 tmp_5_5 tmp_5_5_1 tmp_5_5_2 tmp_5_5_3 tmp_5_5_4 tmp_5_5_6 tmp_5_5_7 tmp_5_6 tmp_5_6_1 tmp_5_6_2 tmp_5_6_3 tmp_5_6_4 tmp_5_6_5 tmp_5_6_7 tmp_5_7 tmp_5_7_1 tmp_5_7_2 tmp_5_7_3 tmp_5_7_4 tmp_5_7_5 tmp_5_7_6 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="bitcast_ln27_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/3 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="xor_ln27_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="0"/>
<pin id="1450" dir="0" index="1" bw="32" slack="0"/>
<pin id="1451" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/3 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="bitcast_ln27_1_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_1/3 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="bitcast_ln27_2_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_2/4 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="xor_ln27_1_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="32" slack="0"/>
<pin id="1465" dir="0" index="1" bw="32" slack="0"/>
<pin id="1466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_1/4 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="bitcast_ln27_3_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="0"/>
<pin id="1471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_3/4 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="bitcast_ln27_4_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_4/5 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="xor_ln27_2_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="32" slack="0"/>
<pin id="1480" dir="0" index="1" bw="32" slack="0"/>
<pin id="1481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_2/5 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="bitcast_ln27_5_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="0"/>
<pin id="1486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_5/5 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="bitcast_ln27_6_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="1"/>
<pin id="1491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_6/6 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="xor_ln27_3_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="32" slack="0"/>
<pin id="1495" dir="0" index="1" bw="32" slack="0"/>
<pin id="1496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_3/6 "/>
</bind>
</comp>

<comp id="1499" class="1004" name="bitcast_ln27_7_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="0"/>
<pin id="1501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_7/6 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="bitcast_ln27_8_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_8/7 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="xor_ln27_4_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="32" slack="0"/>
<pin id="1510" dir="0" index="1" bw="32" slack="0"/>
<pin id="1511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_4/7 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="bitcast_ln27_9_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="32" slack="0"/>
<pin id="1516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_9/7 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="bitcast_ln27_10_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="1"/>
<pin id="1521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_10/8 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="xor_ln27_5_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="0"/>
<pin id="1525" dir="0" index="1" bw="32" slack="0"/>
<pin id="1526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_5/8 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="bitcast_ln27_11_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="0"/>
<pin id="1531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_11/8 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="bitcast_ln27_12_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_12/9 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="xor_ln27_6_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="0"/>
<pin id="1540" dir="0" index="1" bw="32" slack="0"/>
<pin id="1541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_6/9 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="bitcast_ln27_13_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="0"/>
<pin id="1546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_13/9 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="bitcast_ln27_14_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="1"/>
<pin id="1551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_14/10 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="xor_ln27_7_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="0" index="1" bw="32" slack="0"/>
<pin id="1556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_7/10 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="bitcast_ln27_15_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_15/10 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="bitcast_ln27_16_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_16/11 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="xor_ln27_8_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="0"/>
<pin id="1570" dir="0" index="1" bw="32" slack="0"/>
<pin id="1571" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_8/11 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="bitcast_ln27_17_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="0"/>
<pin id="1576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_17/11 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="bitcast_ln27_18_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="1"/>
<pin id="1581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_18/12 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="xor_ln27_9_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="0"/>
<pin id="1585" dir="0" index="1" bw="32" slack="0"/>
<pin id="1586" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_9/12 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="bitcast_ln27_19_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="0"/>
<pin id="1591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_19/12 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="bitcast_ln27_20_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_20/13 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="xor_ln27_10_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="0"/>
<pin id="1600" dir="0" index="1" bw="32" slack="0"/>
<pin id="1601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_10/13 "/>
</bind>
</comp>

<comp id="1604" class="1004" name="bitcast_ln27_21_fu_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="32" slack="0"/>
<pin id="1606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_21/13 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="bitcast_ln27_22_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="1"/>
<pin id="1611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_22/14 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="xor_ln27_11_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="0"/>
<pin id="1615" dir="0" index="1" bw="32" slack="0"/>
<pin id="1616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_11/14 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="bitcast_ln27_23_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="0"/>
<pin id="1621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_23/14 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="bitcast_ln27_24_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="1"/>
<pin id="1626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_24/15 "/>
</bind>
</comp>

<comp id="1628" class="1004" name="xor_ln27_12_fu_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="32" slack="0"/>
<pin id="1630" dir="0" index="1" bw="32" slack="0"/>
<pin id="1631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_12/15 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="bitcast_ln27_25_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="32" slack="0"/>
<pin id="1636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_25/15 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="bitcast_ln27_26_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="32" slack="1"/>
<pin id="1641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_26/16 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="xor_ln27_13_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="0"/>
<pin id="1645" dir="0" index="1" bw="32" slack="0"/>
<pin id="1646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_13/16 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="bitcast_ln27_27_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="32" slack="0"/>
<pin id="1651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_27/16 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="bitcast_ln27_28_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="32" slack="1"/>
<pin id="1656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_28/17 "/>
</bind>
</comp>

<comp id="1658" class="1004" name="xor_ln27_14_fu_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="0"/>
<pin id="1660" dir="0" index="1" bw="32" slack="0"/>
<pin id="1661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_14/17 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="bitcast_ln27_29_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="0"/>
<pin id="1666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_29/17 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="bitcast_ln27_30_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="32" slack="1"/>
<pin id="1671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_30/18 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="xor_ln27_15_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="0"/>
<pin id="1675" dir="0" index="1" bw="32" slack="0"/>
<pin id="1676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_15/18 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="bitcast_ln27_31_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="0"/>
<pin id="1681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_31/18 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="bitcast_ln27_32_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="32" slack="1"/>
<pin id="1686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_32/19 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="xor_ln27_16_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="0"/>
<pin id="1690" dir="0" index="1" bw="32" slack="0"/>
<pin id="1691" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_16/19 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="bitcast_ln27_33_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="32" slack="0"/>
<pin id="1696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_33/19 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="bitcast_ln27_34_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="1"/>
<pin id="1701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_34/20 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="xor_ln27_17_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="0"/>
<pin id="1705" dir="0" index="1" bw="32" slack="0"/>
<pin id="1706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_17/20 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="bitcast_ln27_35_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="0"/>
<pin id="1711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_35/20 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="bitcast_ln27_36_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="32" slack="1"/>
<pin id="1716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_36/21 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="xor_ln27_18_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="0"/>
<pin id="1720" dir="0" index="1" bw="32" slack="0"/>
<pin id="1721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_18/21 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="bitcast_ln27_37_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="0"/>
<pin id="1726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_37/21 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="bitcast_ln27_38_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_38/22 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="xor_ln27_19_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="0"/>
<pin id="1735" dir="0" index="1" bw="32" slack="0"/>
<pin id="1736" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_19/22 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="bitcast_ln27_39_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="0"/>
<pin id="1741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_39/22 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="bitcast_ln27_40_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="1"/>
<pin id="1746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_40/23 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="xor_ln27_20_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="0"/>
<pin id="1750" dir="0" index="1" bw="32" slack="0"/>
<pin id="1751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_20/23 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="bitcast_ln27_41_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="32" slack="0"/>
<pin id="1756" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_41/23 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="bitcast_ln27_42_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="32" slack="1"/>
<pin id="1761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_42/24 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="xor_ln27_21_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="0"/>
<pin id="1765" dir="0" index="1" bw="32" slack="0"/>
<pin id="1766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_21/24 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="bitcast_ln27_43_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="32" slack="0"/>
<pin id="1771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_43/24 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="bitcast_ln27_44_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="1"/>
<pin id="1776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_44/25 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="xor_ln27_22_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="0"/>
<pin id="1780" dir="0" index="1" bw="32" slack="0"/>
<pin id="1781" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_22/25 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="bitcast_ln27_45_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="0"/>
<pin id="1786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_45/25 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="bitcast_ln27_46_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="1"/>
<pin id="1791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_46/26 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="xor_ln27_23_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="0"/>
<pin id="1795" dir="0" index="1" bw="32" slack="0"/>
<pin id="1796" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_23/26 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="bitcast_ln27_47_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="32" slack="0"/>
<pin id="1801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_47/26 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="bitcast_ln27_48_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="32" slack="1"/>
<pin id="1806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_48/27 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="xor_ln27_24_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="0"/>
<pin id="1810" dir="0" index="1" bw="32" slack="0"/>
<pin id="1811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_24/27 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="bitcast_ln27_49_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="32" slack="0"/>
<pin id="1816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_49/27 "/>
</bind>
</comp>

<comp id="1819" class="1004" name="bitcast_ln27_50_fu_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="32" slack="1"/>
<pin id="1821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_50/28 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="xor_ln27_25_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="0"/>
<pin id="1825" dir="0" index="1" bw="32" slack="0"/>
<pin id="1826" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_25/28 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="bitcast_ln27_51_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="32" slack="0"/>
<pin id="1831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_51/28 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="bitcast_ln27_52_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="32" slack="1"/>
<pin id="1836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_52/29 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="xor_ln27_26_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="32" slack="0"/>
<pin id="1840" dir="0" index="1" bw="32" slack="0"/>
<pin id="1841" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_26/29 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="bitcast_ln27_53_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="32" slack="0"/>
<pin id="1846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_53/29 "/>
</bind>
</comp>

<comp id="1849" class="1004" name="bitcast_ln27_54_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="32" slack="1"/>
<pin id="1851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_54/30 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="xor_ln27_27_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="0"/>
<pin id="1855" dir="0" index="1" bw="32" slack="0"/>
<pin id="1856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_27/30 "/>
</bind>
</comp>

<comp id="1859" class="1004" name="bitcast_ln27_55_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="32" slack="0"/>
<pin id="1861" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_55/30 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="bitcast_ln27_56_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="32" slack="1"/>
<pin id="1866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_56/31 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="xor_ln27_28_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="0"/>
<pin id="1870" dir="0" index="1" bw="32" slack="0"/>
<pin id="1871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_28/31 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="bitcast_ln27_57_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="0"/>
<pin id="1876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_57/31 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="bitcast_ln27_58_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="1"/>
<pin id="1881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_58/32 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="xor_ln27_29_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="0"/>
<pin id="1885" dir="0" index="1" bw="32" slack="0"/>
<pin id="1886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_29/32 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="bitcast_ln27_59_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="32" slack="0"/>
<pin id="1891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_59/32 "/>
</bind>
</comp>

<comp id="1894" class="1004" name="bitcast_ln27_60_fu_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="32" slack="1"/>
<pin id="1896" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_60/33 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="xor_ln27_30_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="32" slack="0"/>
<pin id="1900" dir="0" index="1" bw="32" slack="0"/>
<pin id="1901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_30/33 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="bitcast_ln27_61_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="32" slack="0"/>
<pin id="1906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_61/33 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="bitcast_ln27_62_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="32" slack="1"/>
<pin id="1911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_62/34 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="xor_ln27_31_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="32" slack="0"/>
<pin id="1915" dir="0" index="1" bw="32" slack="0"/>
<pin id="1916" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_31/34 "/>
</bind>
</comp>

<comp id="1919" class="1004" name="bitcast_ln27_63_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="32" slack="0"/>
<pin id="1921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_63/34 "/>
</bind>
</comp>

<comp id="1924" class="1004" name="bitcast_ln27_64_fu_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="32" slack="1"/>
<pin id="1926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_64/35 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="xor_ln27_32_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="0"/>
<pin id="1930" dir="0" index="1" bw="32" slack="0"/>
<pin id="1931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_32/35 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="bitcast_ln27_65_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="0"/>
<pin id="1936" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_65/35 "/>
</bind>
</comp>

<comp id="1939" class="1004" name="bitcast_ln27_66_fu_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="32" slack="1"/>
<pin id="1941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_66/36 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="xor_ln27_33_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="32" slack="0"/>
<pin id="1945" dir="0" index="1" bw="32" slack="0"/>
<pin id="1946" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_33/36 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="bitcast_ln27_67_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="32" slack="0"/>
<pin id="1951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_67/36 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="bitcast_ln27_68_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="32" slack="1"/>
<pin id="1956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_68/37 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="xor_ln27_34_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="32" slack="0"/>
<pin id="1960" dir="0" index="1" bw="32" slack="0"/>
<pin id="1961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_34/37 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="bitcast_ln27_69_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="32" slack="0"/>
<pin id="1966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_69/37 "/>
</bind>
</comp>

<comp id="1969" class="1004" name="bitcast_ln27_70_fu_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="32" slack="1"/>
<pin id="1971" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_70/38 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="xor_ln27_35_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="0"/>
<pin id="1975" dir="0" index="1" bw="32" slack="0"/>
<pin id="1976" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_35/38 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="bitcast_ln27_71_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="32" slack="0"/>
<pin id="1981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_71/38 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="bitcast_ln27_72_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="1"/>
<pin id="1986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_72/39 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="xor_ln27_36_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="32" slack="0"/>
<pin id="1990" dir="0" index="1" bw="32" slack="0"/>
<pin id="1991" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_36/39 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="bitcast_ln27_73_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="32" slack="0"/>
<pin id="1996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_73/39 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="bitcast_ln27_74_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="32" slack="1"/>
<pin id="2001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_74/40 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="xor_ln27_37_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="0"/>
<pin id="2005" dir="0" index="1" bw="32" slack="0"/>
<pin id="2006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_37/40 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="bitcast_ln27_75_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="32" slack="0"/>
<pin id="2011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_75/40 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="bitcast_ln27_76_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="32" slack="1"/>
<pin id="2016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_76/41 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="xor_ln27_38_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="0"/>
<pin id="2020" dir="0" index="1" bw="32" slack="0"/>
<pin id="2021" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_38/41 "/>
</bind>
</comp>

<comp id="2024" class="1004" name="bitcast_ln27_77_fu_2024">
<pin_list>
<pin id="2025" dir="0" index="0" bw="32" slack="0"/>
<pin id="2026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_77/41 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="bitcast_ln27_78_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="32" slack="1"/>
<pin id="2031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_78/42 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="xor_ln27_39_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="32" slack="0"/>
<pin id="2035" dir="0" index="1" bw="32" slack="0"/>
<pin id="2036" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_39/42 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="bitcast_ln27_79_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="32" slack="0"/>
<pin id="2041" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_79/42 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="bitcast_ln27_80_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="32" slack="1"/>
<pin id="2046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_80/43 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="xor_ln27_40_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="32" slack="0"/>
<pin id="2050" dir="0" index="1" bw="32" slack="0"/>
<pin id="2051" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_40/43 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="bitcast_ln27_81_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="32" slack="0"/>
<pin id="2056" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_81/43 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="bitcast_ln27_82_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="32" slack="1"/>
<pin id="2061" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_82/44 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="xor_ln27_41_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="32" slack="0"/>
<pin id="2065" dir="0" index="1" bw="32" slack="0"/>
<pin id="2066" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_41/44 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="bitcast_ln27_83_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="32" slack="0"/>
<pin id="2071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_83/44 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="bitcast_ln27_84_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="32" slack="1"/>
<pin id="2076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_84/45 "/>
</bind>
</comp>

<comp id="2078" class="1004" name="xor_ln27_42_fu_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="32" slack="0"/>
<pin id="2080" dir="0" index="1" bw="32" slack="0"/>
<pin id="2081" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_42/45 "/>
</bind>
</comp>

<comp id="2084" class="1004" name="bitcast_ln27_85_fu_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="32" slack="0"/>
<pin id="2086" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_85/45 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="bitcast_ln27_86_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="32" slack="1"/>
<pin id="2091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_86/46 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="xor_ln27_43_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="32" slack="0"/>
<pin id="2095" dir="0" index="1" bw="32" slack="0"/>
<pin id="2096" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_43/46 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="bitcast_ln27_87_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="32" slack="0"/>
<pin id="2101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_87/46 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="bitcast_ln27_88_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="32" slack="1"/>
<pin id="2106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_88/47 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="xor_ln27_44_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="32" slack="0"/>
<pin id="2110" dir="0" index="1" bw="32" slack="0"/>
<pin id="2111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_44/47 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="bitcast_ln27_89_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="32" slack="0"/>
<pin id="2116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_89/47 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="bitcast_ln27_90_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="32" slack="1"/>
<pin id="2121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_90/48 "/>
</bind>
</comp>

<comp id="2123" class="1004" name="xor_ln27_45_fu_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="32" slack="0"/>
<pin id="2125" dir="0" index="1" bw="32" slack="0"/>
<pin id="2126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_45/48 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="bitcast_ln27_91_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="32" slack="0"/>
<pin id="2131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_91/48 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="bitcast_ln27_92_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="32" slack="1"/>
<pin id="2136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_92/49 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="xor_ln27_46_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="32" slack="0"/>
<pin id="2140" dir="0" index="1" bw="32" slack="0"/>
<pin id="2141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_46/49 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="bitcast_ln27_93_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="32" slack="0"/>
<pin id="2146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_93/49 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="bitcast_ln27_94_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="32" slack="1"/>
<pin id="2151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_94/50 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="xor_ln27_47_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="32" slack="0"/>
<pin id="2155" dir="0" index="1" bw="32" slack="0"/>
<pin id="2156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_47/50 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="bitcast_ln27_95_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="32" slack="0"/>
<pin id="2161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_95/50 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="bitcast_ln27_96_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="32" slack="1"/>
<pin id="2166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_96/51 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="xor_ln27_48_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="32" slack="0"/>
<pin id="2170" dir="0" index="1" bw="32" slack="0"/>
<pin id="2171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_48/51 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="bitcast_ln27_97_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="32" slack="0"/>
<pin id="2176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_97/51 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="bitcast_ln27_98_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="32" slack="1"/>
<pin id="2181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_98/52 "/>
</bind>
</comp>

<comp id="2183" class="1004" name="xor_ln27_49_fu_2183">
<pin_list>
<pin id="2184" dir="0" index="0" bw="32" slack="0"/>
<pin id="2185" dir="0" index="1" bw="32" slack="0"/>
<pin id="2186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_49/52 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="bitcast_ln27_99_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="32" slack="0"/>
<pin id="2191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_99/52 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="bitcast_ln27_100_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="32" slack="1"/>
<pin id="2196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_100/53 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="xor_ln27_50_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="32" slack="0"/>
<pin id="2200" dir="0" index="1" bw="32" slack="0"/>
<pin id="2201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_50/53 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="bitcast_ln27_101_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="32" slack="0"/>
<pin id="2206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_101/53 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="bitcast_ln27_102_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="32" slack="1"/>
<pin id="2211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_102/54 "/>
</bind>
</comp>

<comp id="2213" class="1004" name="xor_ln27_51_fu_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="32" slack="0"/>
<pin id="2215" dir="0" index="1" bw="32" slack="0"/>
<pin id="2216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_51/54 "/>
</bind>
</comp>

<comp id="2219" class="1004" name="bitcast_ln27_103_fu_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="32" slack="0"/>
<pin id="2221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_103/54 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="bitcast_ln27_104_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_104/55 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="xor_ln27_52_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="0"/>
<pin id="2230" dir="0" index="1" bw="32" slack="0"/>
<pin id="2231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_52/55 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="bitcast_ln27_105_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="32" slack="0"/>
<pin id="2236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_105/55 "/>
</bind>
</comp>

<comp id="2239" class="1004" name="bitcast_ln27_106_fu_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="32" slack="1"/>
<pin id="2241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_106/56 "/>
</bind>
</comp>

<comp id="2243" class="1004" name="xor_ln27_53_fu_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="32" slack="0"/>
<pin id="2245" dir="0" index="1" bw="32" slack="0"/>
<pin id="2246" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_53/56 "/>
</bind>
</comp>

<comp id="2249" class="1004" name="bitcast_ln27_107_fu_2249">
<pin_list>
<pin id="2250" dir="0" index="0" bw="32" slack="0"/>
<pin id="2251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_107/56 "/>
</bind>
</comp>

<comp id="2254" class="1004" name="bitcast_ln27_108_fu_2254">
<pin_list>
<pin id="2255" dir="0" index="0" bw="32" slack="1"/>
<pin id="2256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_108/57 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="xor_ln27_54_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="32" slack="0"/>
<pin id="2260" dir="0" index="1" bw="32" slack="0"/>
<pin id="2261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_54/57 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="bitcast_ln27_109_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="32" slack="0"/>
<pin id="2266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_109/57 "/>
</bind>
</comp>

<comp id="2269" class="1004" name="bitcast_ln27_110_fu_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="32" slack="1"/>
<pin id="2271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_110/58 "/>
</bind>
</comp>

<comp id="2273" class="1004" name="xor_ln27_55_fu_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="32" slack="0"/>
<pin id="2275" dir="0" index="1" bw="32" slack="0"/>
<pin id="2276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_55/58 "/>
</bind>
</comp>

<comp id="2279" class="1004" name="bitcast_ln27_111_fu_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="32" slack="0"/>
<pin id="2281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_111/58 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="U_1_addr_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="6" slack="1"/>
<pin id="2286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr "/>
</bind>
</comp>

<comp id="2289" class="1005" name="U_1_addr_1_reg_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="6" slack="1"/>
<pin id="2291" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_1 "/>
</bind>
</comp>

<comp id="2294" class="1005" name="bitcast_ln27_1_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="32" slack="1"/>
<pin id="2296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_1 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="l_read_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="32" slack="1"/>
<pin id="2301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_read "/>
</bind>
</comp>

<comp id="2304" class="1005" name="U_1_addr_2_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="6" slack="1"/>
<pin id="2306" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_2 "/>
</bind>
</comp>

<comp id="2309" class="1005" name="bitcast_ln27_3_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="32" slack="1"/>
<pin id="2311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_3 "/>
</bind>
</comp>

<comp id="2314" class="1005" name="U_1_addr_3_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="6" slack="1"/>
<pin id="2316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_3 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="bitcast_ln27_5_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="32" slack="1"/>
<pin id="2321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_5 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="U_1_addr_4_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="6" slack="1"/>
<pin id="2326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_4 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="bitcast_ln27_7_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="32" slack="1"/>
<pin id="2331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_7 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="U_1_addr_5_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="6" slack="1"/>
<pin id="2336" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_5 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="bitcast_ln27_9_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="32" slack="1"/>
<pin id="2341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_9 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="U_1_addr_6_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="6" slack="1"/>
<pin id="2346" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_6 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="bitcast_ln27_11_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="32" slack="1"/>
<pin id="2351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_11 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="U_1_addr_7_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="6" slack="1"/>
<pin id="2356" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_7 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="bitcast_ln27_13_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="32" slack="1"/>
<pin id="2361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_13 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="U_1_addr_8_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="6" slack="1"/>
<pin id="2366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_8 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="bitcast_ln27_15_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="32" slack="1"/>
<pin id="2371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_15 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="U_1_addr_9_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="6" slack="1"/>
<pin id="2376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_9 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="bitcast_ln27_17_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="32" slack="1"/>
<pin id="2381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_17 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="U_1_addr_10_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="6" slack="1"/>
<pin id="2386" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_10 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="bitcast_ln27_19_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="32" slack="1"/>
<pin id="2391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_19 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="U_1_addr_11_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="6" slack="1"/>
<pin id="2396" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_11 "/>
</bind>
</comp>

<comp id="2399" class="1005" name="bitcast_ln27_21_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="32" slack="1"/>
<pin id="2401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_21 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="U_1_addr_12_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="6" slack="1"/>
<pin id="2406" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_12 "/>
</bind>
</comp>

<comp id="2409" class="1005" name="bitcast_ln27_23_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="32" slack="1"/>
<pin id="2411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_23 "/>
</bind>
</comp>

<comp id="2414" class="1005" name="U_1_addr_13_reg_2414">
<pin_list>
<pin id="2415" dir="0" index="0" bw="6" slack="1"/>
<pin id="2416" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_13 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="bitcast_ln27_25_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="32" slack="1"/>
<pin id="2421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_25 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="U_1_addr_14_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="6" slack="1"/>
<pin id="2426" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_14 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="bitcast_ln27_27_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="32" slack="1"/>
<pin id="2431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_27 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="U_1_addr_15_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="6" slack="1"/>
<pin id="2436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_15 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="bitcast_ln27_29_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="32" slack="1"/>
<pin id="2441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_29 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="U_1_addr_16_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="6" slack="1"/>
<pin id="2446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_16 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="bitcast_ln27_31_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="32" slack="1"/>
<pin id="2451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_31 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="U_1_addr_17_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="6" slack="1"/>
<pin id="2456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_17 "/>
</bind>
</comp>

<comp id="2459" class="1005" name="bitcast_ln27_33_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="32" slack="1"/>
<pin id="2461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_33 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="U_1_addr_18_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="6" slack="1"/>
<pin id="2466" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_18 "/>
</bind>
</comp>

<comp id="2469" class="1005" name="bitcast_ln27_35_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="32" slack="1"/>
<pin id="2471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_35 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="U_1_addr_19_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="6" slack="1"/>
<pin id="2476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_19 "/>
</bind>
</comp>

<comp id="2479" class="1005" name="bitcast_ln27_37_reg_2479">
<pin_list>
<pin id="2480" dir="0" index="0" bw="32" slack="1"/>
<pin id="2481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_37 "/>
</bind>
</comp>

<comp id="2484" class="1005" name="U_1_addr_20_reg_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="6" slack="1"/>
<pin id="2486" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_20 "/>
</bind>
</comp>

<comp id="2489" class="1005" name="bitcast_ln27_39_reg_2489">
<pin_list>
<pin id="2490" dir="0" index="0" bw="32" slack="1"/>
<pin id="2491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_39 "/>
</bind>
</comp>

<comp id="2494" class="1005" name="U_1_addr_21_reg_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="6" slack="1"/>
<pin id="2496" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_21 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="bitcast_ln27_41_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="32" slack="1"/>
<pin id="2501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_41 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="U_1_addr_22_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="6" slack="1"/>
<pin id="2506" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_22 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="bitcast_ln27_43_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="32" slack="1"/>
<pin id="2511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_43 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="U_1_addr_23_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="6" slack="1"/>
<pin id="2516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_23 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="bitcast_ln27_45_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="32" slack="1"/>
<pin id="2521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_45 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="U_1_addr_24_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="6" slack="1"/>
<pin id="2526" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_24 "/>
</bind>
</comp>

<comp id="2529" class="1005" name="bitcast_ln27_47_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="32" slack="1"/>
<pin id="2531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_47 "/>
</bind>
</comp>

<comp id="2534" class="1005" name="U_1_addr_25_reg_2534">
<pin_list>
<pin id="2535" dir="0" index="0" bw="6" slack="1"/>
<pin id="2536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_25 "/>
</bind>
</comp>

<comp id="2539" class="1005" name="bitcast_ln27_49_reg_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="32" slack="1"/>
<pin id="2541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_49 "/>
</bind>
</comp>

<comp id="2544" class="1005" name="U_1_addr_26_reg_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="6" slack="1"/>
<pin id="2546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_26 "/>
</bind>
</comp>

<comp id="2549" class="1005" name="bitcast_ln27_51_reg_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="32" slack="1"/>
<pin id="2551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_51 "/>
</bind>
</comp>

<comp id="2554" class="1005" name="U_1_addr_27_reg_2554">
<pin_list>
<pin id="2555" dir="0" index="0" bw="6" slack="1"/>
<pin id="2556" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_27 "/>
</bind>
</comp>

<comp id="2559" class="1005" name="bitcast_ln27_53_reg_2559">
<pin_list>
<pin id="2560" dir="0" index="0" bw="32" slack="1"/>
<pin id="2561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_53 "/>
</bind>
</comp>

<comp id="2564" class="1005" name="U_1_addr_28_reg_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="6" slack="1"/>
<pin id="2566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_28 "/>
</bind>
</comp>

<comp id="2569" class="1005" name="bitcast_ln27_55_reg_2569">
<pin_list>
<pin id="2570" dir="0" index="0" bw="32" slack="1"/>
<pin id="2571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_55 "/>
</bind>
</comp>

<comp id="2574" class="1005" name="U_1_addr_29_reg_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="6" slack="1"/>
<pin id="2576" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_29 "/>
</bind>
</comp>

<comp id="2579" class="1005" name="bitcast_ln27_57_reg_2579">
<pin_list>
<pin id="2580" dir="0" index="0" bw="32" slack="1"/>
<pin id="2581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_57 "/>
</bind>
</comp>

<comp id="2584" class="1005" name="U_1_addr_30_reg_2584">
<pin_list>
<pin id="2585" dir="0" index="0" bw="6" slack="1"/>
<pin id="2586" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_30 "/>
</bind>
</comp>

<comp id="2589" class="1005" name="bitcast_ln27_59_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="32" slack="1"/>
<pin id="2591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_59 "/>
</bind>
</comp>

<comp id="2594" class="1005" name="U_1_addr_31_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="6" slack="1"/>
<pin id="2596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_31 "/>
</bind>
</comp>

<comp id="2599" class="1005" name="bitcast_ln27_61_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="32" slack="1"/>
<pin id="2601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_61 "/>
</bind>
</comp>

<comp id="2604" class="1005" name="U_1_addr_32_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="6" slack="1"/>
<pin id="2606" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_32 "/>
</bind>
</comp>

<comp id="2609" class="1005" name="bitcast_ln27_63_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="32" slack="1"/>
<pin id="2611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_63 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="U_1_addr_33_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="6" slack="1"/>
<pin id="2616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_33 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="bitcast_ln27_65_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="32" slack="1"/>
<pin id="2621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_65 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="U_1_addr_34_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="6" slack="1"/>
<pin id="2626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_34 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="bitcast_ln27_67_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="32" slack="1"/>
<pin id="2631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_67 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="U_1_addr_35_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="6" slack="1"/>
<pin id="2636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_35 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="bitcast_ln27_69_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="32" slack="1"/>
<pin id="2641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_69 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="U_1_addr_36_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="6" slack="1"/>
<pin id="2646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_36 "/>
</bind>
</comp>

<comp id="2649" class="1005" name="bitcast_ln27_71_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="32" slack="1"/>
<pin id="2651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_71 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="U_1_addr_37_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="6" slack="1"/>
<pin id="2656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_37 "/>
</bind>
</comp>

<comp id="2659" class="1005" name="bitcast_ln27_73_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="32" slack="1"/>
<pin id="2661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_73 "/>
</bind>
</comp>

<comp id="2664" class="1005" name="U_1_addr_38_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="6" slack="1"/>
<pin id="2666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_38 "/>
</bind>
</comp>

<comp id="2669" class="1005" name="bitcast_ln27_75_reg_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="32" slack="1"/>
<pin id="2671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_75 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="U_1_addr_39_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="6" slack="1"/>
<pin id="2676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_39 "/>
</bind>
</comp>

<comp id="2679" class="1005" name="bitcast_ln27_77_reg_2679">
<pin_list>
<pin id="2680" dir="0" index="0" bw="32" slack="1"/>
<pin id="2681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_77 "/>
</bind>
</comp>

<comp id="2684" class="1005" name="U_1_addr_40_reg_2684">
<pin_list>
<pin id="2685" dir="0" index="0" bw="6" slack="1"/>
<pin id="2686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_40 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="bitcast_ln27_79_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="32" slack="1"/>
<pin id="2691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_79 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="U_1_addr_41_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="6" slack="1"/>
<pin id="2696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_41 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="bitcast_ln27_81_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="32" slack="1"/>
<pin id="2701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_81 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="U_1_addr_42_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="6" slack="1"/>
<pin id="2706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_42 "/>
</bind>
</comp>

<comp id="2709" class="1005" name="bitcast_ln27_83_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="32" slack="1"/>
<pin id="2711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_83 "/>
</bind>
</comp>

<comp id="2714" class="1005" name="U_1_addr_43_reg_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="6" slack="1"/>
<pin id="2716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_43 "/>
</bind>
</comp>

<comp id="2719" class="1005" name="bitcast_ln27_85_reg_2719">
<pin_list>
<pin id="2720" dir="0" index="0" bw="32" slack="1"/>
<pin id="2721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_85 "/>
</bind>
</comp>

<comp id="2724" class="1005" name="U_1_addr_44_reg_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="6" slack="1"/>
<pin id="2726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_44 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="bitcast_ln27_87_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="32" slack="1"/>
<pin id="2731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_87 "/>
</bind>
</comp>

<comp id="2734" class="1005" name="U_1_addr_45_reg_2734">
<pin_list>
<pin id="2735" dir="0" index="0" bw="6" slack="1"/>
<pin id="2736" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_45 "/>
</bind>
</comp>

<comp id="2739" class="1005" name="bitcast_ln27_89_reg_2739">
<pin_list>
<pin id="2740" dir="0" index="0" bw="32" slack="1"/>
<pin id="2741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_89 "/>
</bind>
</comp>

<comp id="2744" class="1005" name="U_1_addr_46_reg_2744">
<pin_list>
<pin id="2745" dir="0" index="0" bw="6" slack="1"/>
<pin id="2746" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_46 "/>
</bind>
</comp>

<comp id="2749" class="1005" name="bitcast_ln27_91_reg_2749">
<pin_list>
<pin id="2750" dir="0" index="0" bw="32" slack="1"/>
<pin id="2751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_91 "/>
</bind>
</comp>

<comp id="2754" class="1005" name="U_1_addr_47_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="6" slack="1"/>
<pin id="2756" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_47 "/>
</bind>
</comp>

<comp id="2759" class="1005" name="bitcast_ln27_93_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="32" slack="1"/>
<pin id="2761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_93 "/>
</bind>
</comp>

<comp id="2764" class="1005" name="U_1_addr_48_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="6" slack="1"/>
<pin id="2766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_48 "/>
</bind>
</comp>

<comp id="2769" class="1005" name="bitcast_ln27_95_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="32" slack="1"/>
<pin id="2771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_95 "/>
</bind>
</comp>

<comp id="2774" class="1005" name="U_1_addr_49_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="6" slack="1"/>
<pin id="2776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_49 "/>
</bind>
</comp>

<comp id="2779" class="1005" name="bitcast_ln27_97_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="32" slack="1"/>
<pin id="2781" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_97 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="U_1_addr_50_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="6" slack="1"/>
<pin id="2786" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_50 "/>
</bind>
</comp>

<comp id="2789" class="1005" name="bitcast_ln27_99_reg_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="32" slack="1"/>
<pin id="2791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_99 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="U_1_addr_51_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="6" slack="1"/>
<pin id="2796" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_51 "/>
</bind>
</comp>

<comp id="2799" class="1005" name="bitcast_ln27_101_reg_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="32" slack="1"/>
<pin id="2801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_101 "/>
</bind>
</comp>

<comp id="2804" class="1005" name="U_1_addr_52_reg_2804">
<pin_list>
<pin id="2805" dir="0" index="0" bw="6" slack="1"/>
<pin id="2806" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_52 "/>
</bind>
</comp>

<comp id="2809" class="1005" name="bitcast_ln27_103_reg_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="32" slack="1"/>
<pin id="2811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_103 "/>
</bind>
</comp>

<comp id="2814" class="1005" name="U_1_addr_53_reg_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="6" slack="1"/>
<pin id="2816" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_53 "/>
</bind>
</comp>

<comp id="2819" class="1005" name="bitcast_ln27_105_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="32" slack="1"/>
<pin id="2821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_105 "/>
</bind>
</comp>

<comp id="2824" class="1005" name="U_1_addr_54_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="6" slack="1"/>
<pin id="2826" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_54 "/>
</bind>
</comp>

<comp id="2829" class="1005" name="bitcast_ln27_107_reg_2829">
<pin_list>
<pin id="2830" dir="0" index="0" bw="32" slack="1"/>
<pin id="2831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_107 "/>
</bind>
</comp>

<comp id="2834" class="1005" name="U_1_addr_55_reg_2834">
<pin_list>
<pin id="2835" dir="0" index="0" bw="6" slack="1"/>
<pin id="2836" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr_55 "/>
</bind>
</comp>

<comp id="2839" class="1005" name="bitcast_ln27_109_reg_2839">
<pin_list>
<pin id="2840" dir="0" index="0" bw="32" slack="1"/>
<pin id="2841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_109 "/>
</bind>
</comp>

<comp id="2844" class="1005" name="bitcast_ln27_111_reg_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="32" slack="1"/>
<pin id="2846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_111 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="6" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="2" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="278" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="292"><net_src comp="2" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="295"><net_src comp="287" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="305" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="355"><net_src comp="2" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="364"><net_src comp="2" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="6" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="368" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="382"><net_src comp="2" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="6" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="377" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="391"><net_src comp="2" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="394"><net_src comp="386" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="400"><net_src comp="2" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="6" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="418"><net_src comp="2" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="6" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="413" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="427"><net_src comp="2" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="6" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="422" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="6" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="431" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="451"><net_src comp="2" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="6" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="446" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="460"><net_src comp="0" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="6" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="469"><net_src comp="2" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="472"><net_src comp="464" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="478"><net_src comp="0" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="473" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="487"><net_src comp="2" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="6" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="82" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="490"><net_src comp="482" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="6" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="84" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="499"><net_src comp="491" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="505"><net_src comp="2" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="6" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="86" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="508"><net_src comp="500" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="514"><net_src comp="0" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="6" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="88" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="517"><net_src comp="509" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="523"><net_src comp="2" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="6" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="90" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="526"><net_src comp="518" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="532"><net_src comp="2" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="6" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="92" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="535"><net_src comp="527" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="541"><net_src comp="0" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="6" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="94" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="544"><net_src comp="536" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="550"><net_src comp="2" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="6" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="545" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="559"><net_src comp="0" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="6" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="554" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="568"><net_src comp="2" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="6" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="100" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="571"><net_src comp="563" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="577"><net_src comp="0" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="6" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="102" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="586"><net_src comp="0" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="6" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="8" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="595"><net_src comp="2" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="6" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="104" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="604"><net_src comp="0" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="10" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="613"><net_src comp="2" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="6" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="106" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="622"><net_src comp="0" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="6" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="16" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="631"><net_src comp="2" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="6" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="108" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="626" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="640"><net_src comp="0" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="6" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="18" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="635" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="649"><net_src comp="2" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="6" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="110" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="644" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="658"><net_src comp="0" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="6" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="20" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="653" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="667"><net_src comp="2" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="6" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="112" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="662" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="676"><net_src comp="0" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="6" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="22" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="679"><net_src comp="671" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="685"><net_src comp="2" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="6" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="114" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="688"><net_src comp="680" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="694"><net_src comp="0" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="6" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="26" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="697"><net_src comp="689" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="703"><net_src comp="2" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="6" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="116" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="712"><net_src comp="0" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="6" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="28" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="715"><net_src comp="707" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="721"><net_src comp="2" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="6" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="118" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="724"><net_src comp="716" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="730"><net_src comp="0" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="6" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="30" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="733"><net_src comp="725" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="739"><net_src comp="2" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="6" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="120" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="742"><net_src comp="734" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="748"><net_src comp="0" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="6" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="32" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="751"><net_src comp="743" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="757"><net_src comp="2" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="6" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="122" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="760"><net_src comp="752" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="766"><net_src comp="0" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="6" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="34" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="769"><net_src comp="761" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="775"><net_src comp="2" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="6" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="124" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="770" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="784"><net_src comp="0" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="6" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="36" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="793"><net_src comp="2" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="6" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="126" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="788" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="802"><net_src comp="0" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="6" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="38" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="811"><net_src comp="2" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="6" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="128" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="814"><net_src comp="806" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="820"><net_src comp="0" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="6" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="40" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="823"><net_src comp="815" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="829"><net_src comp="2" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="6" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="130" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="832"><net_src comp="824" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="838"><net_src comp="0" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="6" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="42" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="847"><net_src comp="2" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="6" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="132" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="850"><net_src comp="842" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="856"><net_src comp="0" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="6" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="46" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="851" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="865"><net_src comp="2" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="6" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="134" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="868"><net_src comp="860" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="874"><net_src comp="0" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="6" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="48" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="869" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="883"><net_src comp="2" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="6" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="136" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="886"><net_src comp="878" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="892"><net_src comp="0" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="6" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="894"><net_src comp="50" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="895"><net_src comp="887" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="901"><net_src comp="2" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="6" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="138" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="904"><net_src comp="896" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="910"><net_src comp="0" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="6" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="52" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="913"><net_src comp="905" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="919"><net_src comp="2" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="6" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="140" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="922"><net_src comp="914" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="928"><net_src comp="0" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="6" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="54" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="931"><net_src comp="923" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="937"><net_src comp="2" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="6" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="142" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="946"><net_src comp="0" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="6" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="56" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="949"><net_src comp="941" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="955"><net_src comp="0" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="6" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="58" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="958"><net_src comp="950" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="964"><net_src comp="0" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="6" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="60" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="967"><net_src comp="959" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="973"><net_src comp="0" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="6" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="62" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="968" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="982"><net_src comp="0" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="6" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="64" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="985"><net_src comp="977" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="991"><net_src comp="0" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="6" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="66" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="994"><net_src comp="986" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1000"><net_src comp="0" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="6" pin="0"/><net_sink comp="995" pin=1"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1003"><net_src comp="995" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1009"><net_src comp="0" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="6" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="70" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1012"><net_src comp="1004" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1018"><net_src comp="0" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="6" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="74" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1021"><net_src comp="1013" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1027"><net_src comp="0" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="6" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1029"><net_src comp="78" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1030"><net_src comp="1022" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1036"><net_src comp="0" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="6" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="82" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1039"><net_src comp="1031" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1045"><net_src comp="0" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1046"><net_src comp="6" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1047"><net_src comp="86" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1048"><net_src comp="1040" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1054"><net_src comp="0" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="6" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1056"><net_src comp="90" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1057"><net_src comp="1049" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1063"><net_src comp="0" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="6" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="92" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1066"><net_src comp="1058" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1072"><net_src comp="0" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1073"><net_src comp="6" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1074"><net_src comp="96" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1075"><net_src comp="1067" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1081"><net_src comp="0" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="6" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="100" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1084"><net_src comp="1076" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1090"><net_src comp="0" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="6" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="104" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1093"><net_src comp="1085" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1099"><net_src comp="0" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="6" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="106" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1102"><net_src comp="1094" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1108"><net_src comp="0" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="6" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="108" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1111"><net_src comp="1103" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1117"><net_src comp="0" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="6" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="110" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1120"><net_src comp="1112" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1126"><net_src comp="0" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="6" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1129"><net_src comp="1121" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1135"><net_src comp="0" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1136"><net_src comp="6" pin="0"/><net_sink comp="1130" pin=1"/></net>

<net id="1137"><net_src comp="114" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="1130" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1144"><net_src comp="0" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="6" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="116" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1147"><net_src comp="1139" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1153"><net_src comp="0" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="6" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="118" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1156"><net_src comp="1148" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1162"><net_src comp="0" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="6" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="120" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="1157" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1171"><net_src comp="0" pin="0"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="6" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="122" pin="0"/><net_sink comp="1166" pin=2"/></net>

<net id="1174"><net_src comp="1166" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1180"><net_src comp="0" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="6" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="124" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1183"><net_src comp="1175" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1189"><net_src comp="0" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="6" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="126" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1192"><net_src comp="1184" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1198"><net_src comp="0" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="6" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="128" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1201"><net_src comp="1193" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1207"><net_src comp="0" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="6" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="130" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1210"><net_src comp="1202" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1216"><net_src comp="0" pin="0"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="6" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="132" pin="0"/><net_sink comp="1211" pin=2"/></net>

<net id="1219"><net_src comp="1211" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1225"><net_src comp="0" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1226"><net_src comp="6" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1227"><net_src comp="134" pin="0"/><net_sink comp="1220" pin=2"/></net>

<net id="1228"><net_src comp="1220" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1234"><net_src comp="0" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="6" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="136" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1237"><net_src comp="1229" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1243"><net_src comp="0" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="6" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="138" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1246"><net_src comp="1238" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1252"><net_src comp="0" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="6" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="140" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="1247" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1261"><net_src comp="0" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="6" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="142" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1264"><net_src comp="1256" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="1269"><net_src comp="44" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1274"><net_src comp="168" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="44" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1284"><net_src comp="24" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="182" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="1270" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1297"><net_src comp="1270" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1302"><net_src comp="1270" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1307"><net_src comp="1270" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1312"><net_src comp="1270" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1317"><net_src comp="1270" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1322"><net_src comp="1270" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1327"><net_src comp="1270" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1332"><net_src comp="1270" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1337"><net_src comp="1280" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1342"><net_src comp="1280" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1347"><net_src comp="1280" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1352"><net_src comp="1280" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1357"><net_src comp="1280" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1362"><net_src comp="1265" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1367"><net_src comp="1265" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1372"><net_src comp="1265" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1377"><net_src comp="1265" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1382"><net_src comp="1265" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1387"><net_src comp="1265" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1392"><net_src comp="1265" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1397"><net_src comp="1265" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1402"><net_src comp="1265" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1407"><net_src comp="1265" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1412"><net_src comp="1265" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1417"><net_src comp="1265" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1422"><net_src comp="1265" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1427"><net_src comp="1265" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1432"><net_src comp="1265" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1437"><net_src comp="1265" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1442"><net_src comp="1275" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1447"><net_src comp="1285" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1452"><net_src comp="1444" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="12" pin="0"/><net_sink comp="1448" pin=1"/></net>

<net id="1457"><net_src comp="1448" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1462"><net_src comp="1285" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1467"><net_src comp="1459" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="12" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1472"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1477"><net_src comp="1285" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1482"><net_src comp="1474" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1483"><net_src comp="12" pin="0"/><net_sink comp="1478" pin=1"/></net>

<net id="1487"><net_src comp="1478" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1492"><net_src comp="1285" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1497"><net_src comp="1489" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1498"><net_src comp="12" pin="0"/><net_sink comp="1493" pin=1"/></net>

<net id="1502"><net_src comp="1493" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1507"><net_src comp="1285" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1512"><net_src comp="1504" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1513"><net_src comp="12" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1517"><net_src comp="1508" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1522"><net_src comp="1285" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="12" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1532"><net_src comp="1523" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1537"><net_src comp="1285" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1542"><net_src comp="1534" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="12" pin="0"/><net_sink comp="1538" pin=1"/></net>

<net id="1547"><net_src comp="1538" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1552"><net_src comp="1285" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1557"><net_src comp="1549" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="12" pin="0"/><net_sink comp="1553" pin=1"/></net>

<net id="1562"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1567"><net_src comp="1285" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1572"><net_src comp="1564" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1573"><net_src comp="12" pin="0"/><net_sink comp="1568" pin=1"/></net>

<net id="1577"><net_src comp="1568" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1582"><net_src comp="1285" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1587"><net_src comp="1579" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="12" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1592"><net_src comp="1583" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1597"><net_src comp="1285" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1602"><net_src comp="1594" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1603"><net_src comp="12" pin="0"/><net_sink comp="1598" pin=1"/></net>

<net id="1607"><net_src comp="1598" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1612"><net_src comp="1285" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1617"><net_src comp="1609" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="12" pin="0"/><net_sink comp="1613" pin=1"/></net>

<net id="1622"><net_src comp="1613" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1627"><net_src comp="1285" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1632"><net_src comp="1624" pin="1"/><net_sink comp="1628" pin=0"/></net>

<net id="1633"><net_src comp="12" pin="0"/><net_sink comp="1628" pin=1"/></net>

<net id="1637"><net_src comp="1628" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1642"><net_src comp="1285" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1647"><net_src comp="1639" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1648"><net_src comp="12" pin="0"/><net_sink comp="1643" pin=1"/></net>

<net id="1652"><net_src comp="1643" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1657"><net_src comp="1285" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1662"><net_src comp="1654" pin="1"/><net_sink comp="1658" pin=0"/></net>

<net id="1663"><net_src comp="12" pin="0"/><net_sink comp="1658" pin=1"/></net>

<net id="1667"><net_src comp="1658" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1672"><net_src comp="1285" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1677"><net_src comp="1669" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="12" pin="0"/><net_sink comp="1673" pin=1"/></net>

<net id="1682"><net_src comp="1673" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1687"><net_src comp="1285" pin="1"/><net_sink comp="1684" pin=0"/></net>

<net id="1692"><net_src comp="1684" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="12" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1697"><net_src comp="1688" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1702"><net_src comp="1285" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1707"><net_src comp="1699" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="12" pin="0"/><net_sink comp="1703" pin=1"/></net>

<net id="1712"><net_src comp="1703" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1717"><net_src comp="1285" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1722"><net_src comp="1714" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1723"><net_src comp="12" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1727"><net_src comp="1718" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1732"><net_src comp="1285" pin="1"/><net_sink comp="1729" pin=0"/></net>

<net id="1737"><net_src comp="1729" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="12" pin="0"/><net_sink comp="1733" pin=1"/></net>

<net id="1742"><net_src comp="1733" pin="2"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1747"><net_src comp="1285" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1752"><net_src comp="1744" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1753"><net_src comp="12" pin="0"/><net_sink comp="1748" pin=1"/></net>

<net id="1757"><net_src comp="1748" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1762"><net_src comp="1285" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="1767"><net_src comp="1759" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="12" pin="0"/><net_sink comp="1763" pin=1"/></net>

<net id="1772"><net_src comp="1763" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1777"><net_src comp="1285" pin="1"/><net_sink comp="1774" pin=0"/></net>

<net id="1782"><net_src comp="1774" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1783"><net_src comp="12" pin="0"/><net_sink comp="1778" pin=1"/></net>

<net id="1787"><net_src comp="1778" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1792"><net_src comp="1285" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1797"><net_src comp="1789" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1798"><net_src comp="12" pin="0"/><net_sink comp="1793" pin=1"/></net>

<net id="1802"><net_src comp="1793" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1807"><net_src comp="1285" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1812"><net_src comp="1804" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1813"><net_src comp="12" pin="0"/><net_sink comp="1808" pin=1"/></net>

<net id="1817"><net_src comp="1808" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1822"><net_src comp="1285" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="1827"><net_src comp="1819" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="1828"><net_src comp="12" pin="0"/><net_sink comp="1823" pin=1"/></net>

<net id="1832"><net_src comp="1823" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1837"><net_src comp="1285" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1842"><net_src comp="1834" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1843"><net_src comp="12" pin="0"/><net_sink comp="1838" pin=1"/></net>

<net id="1847"><net_src comp="1838" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1852"><net_src comp="1285" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="1857"><net_src comp="1849" pin="1"/><net_sink comp="1853" pin=0"/></net>

<net id="1858"><net_src comp="12" pin="0"/><net_sink comp="1853" pin=1"/></net>

<net id="1862"><net_src comp="1853" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1867"><net_src comp="1285" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="1872"><net_src comp="1864" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1873"><net_src comp="12" pin="0"/><net_sink comp="1868" pin=1"/></net>

<net id="1877"><net_src comp="1868" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1882"><net_src comp="1285" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1887"><net_src comp="1879" pin="1"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="12" pin="0"/><net_sink comp="1883" pin=1"/></net>

<net id="1892"><net_src comp="1883" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1897"><net_src comp="1285" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1902"><net_src comp="1894" pin="1"/><net_sink comp="1898" pin=0"/></net>

<net id="1903"><net_src comp="12" pin="0"/><net_sink comp="1898" pin=1"/></net>

<net id="1907"><net_src comp="1898" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1912"><net_src comp="1285" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="1917"><net_src comp="1909" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="1918"><net_src comp="12" pin="0"/><net_sink comp="1913" pin=1"/></net>

<net id="1922"><net_src comp="1913" pin="2"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1927"><net_src comp="1285" pin="1"/><net_sink comp="1924" pin=0"/></net>

<net id="1932"><net_src comp="1924" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1933"><net_src comp="12" pin="0"/><net_sink comp="1928" pin=1"/></net>

<net id="1937"><net_src comp="1928" pin="2"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1942"><net_src comp="1285" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="1947"><net_src comp="1939" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1948"><net_src comp="12" pin="0"/><net_sink comp="1943" pin=1"/></net>

<net id="1952"><net_src comp="1943" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1957"><net_src comp="1285" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="1962"><net_src comp="1954" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1963"><net_src comp="12" pin="0"/><net_sink comp="1958" pin=1"/></net>

<net id="1967"><net_src comp="1958" pin="2"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1972"><net_src comp="1285" pin="1"/><net_sink comp="1969" pin=0"/></net>

<net id="1977"><net_src comp="1969" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1978"><net_src comp="12" pin="0"/><net_sink comp="1973" pin=1"/></net>

<net id="1982"><net_src comp="1973" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1987"><net_src comp="1285" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1992"><net_src comp="1984" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="1993"><net_src comp="12" pin="0"/><net_sink comp="1988" pin=1"/></net>

<net id="1997"><net_src comp="1988" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2002"><net_src comp="1285" pin="1"/><net_sink comp="1999" pin=0"/></net>

<net id="2007"><net_src comp="1999" pin="1"/><net_sink comp="2003" pin=0"/></net>

<net id="2008"><net_src comp="12" pin="0"/><net_sink comp="2003" pin=1"/></net>

<net id="2012"><net_src comp="2003" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2017"><net_src comp="1285" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2022"><net_src comp="2014" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2023"><net_src comp="12" pin="0"/><net_sink comp="2018" pin=1"/></net>

<net id="2027"><net_src comp="2018" pin="2"/><net_sink comp="2024" pin=0"/></net>

<net id="2028"><net_src comp="2024" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2032"><net_src comp="1285" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2037"><net_src comp="2029" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2038"><net_src comp="12" pin="0"/><net_sink comp="2033" pin=1"/></net>

<net id="2042"><net_src comp="2033" pin="2"/><net_sink comp="2039" pin=0"/></net>

<net id="2043"><net_src comp="2039" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2047"><net_src comp="1285" pin="1"/><net_sink comp="2044" pin=0"/></net>

<net id="2052"><net_src comp="2044" pin="1"/><net_sink comp="2048" pin=0"/></net>

<net id="2053"><net_src comp="12" pin="0"/><net_sink comp="2048" pin=1"/></net>

<net id="2057"><net_src comp="2048" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2062"><net_src comp="1285" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2067"><net_src comp="2059" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2068"><net_src comp="12" pin="0"/><net_sink comp="2063" pin=1"/></net>

<net id="2072"><net_src comp="2063" pin="2"/><net_sink comp="2069" pin=0"/></net>

<net id="2073"><net_src comp="2069" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2077"><net_src comp="1285" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2082"><net_src comp="2074" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2083"><net_src comp="12" pin="0"/><net_sink comp="2078" pin=1"/></net>

<net id="2087"><net_src comp="2078" pin="2"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2092"><net_src comp="1285" pin="1"/><net_sink comp="2089" pin=0"/></net>

<net id="2097"><net_src comp="2089" pin="1"/><net_sink comp="2093" pin=0"/></net>

<net id="2098"><net_src comp="12" pin="0"/><net_sink comp="2093" pin=1"/></net>

<net id="2102"><net_src comp="2093" pin="2"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2107"><net_src comp="1285" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="2112"><net_src comp="2104" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2113"><net_src comp="12" pin="0"/><net_sink comp="2108" pin=1"/></net>

<net id="2117"><net_src comp="2108" pin="2"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2122"><net_src comp="1285" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="2127"><net_src comp="2119" pin="1"/><net_sink comp="2123" pin=0"/></net>

<net id="2128"><net_src comp="12" pin="0"/><net_sink comp="2123" pin=1"/></net>

<net id="2132"><net_src comp="2123" pin="2"/><net_sink comp="2129" pin=0"/></net>

<net id="2133"><net_src comp="2129" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2137"><net_src comp="1285" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2142"><net_src comp="2134" pin="1"/><net_sink comp="2138" pin=0"/></net>

<net id="2143"><net_src comp="12" pin="0"/><net_sink comp="2138" pin=1"/></net>

<net id="2147"><net_src comp="2138" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2148"><net_src comp="2144" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2152"><net_src comp="1285" pin="1"/><net_sink comp="2149" pin=0"/></net>

<net id="2157"><net_src comp="2149" pin="1"/><net_sink comp="2153" pin=0"/></net>

<net id="2158"><net_src comp="12" pin="0"/><net_sink comp="2153" pin=1"/></net>

<net id="2162"><net_src comp="2153" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2167"><net_src comp="1285" pin="1"/><net_sink comp="2164" pin=0"/></net>

<net id="2172"><net_src comp="2164" pin="1"/><net_sink comp="2168" pin=0"/></net>

<net id="2173"><net_src comp="12" pin="0"/><net_sink comp="2168" pin=1"/></net>

<net id="2177"><net_src comp="2168" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2182"><net_src comp="1285" pin="1"/><net_sink comp="2179" pin=0"/></net>

<net id="2187"><net_src comp="2179" pin="1"/><net_sink comp="2183" pin=0"/></net>

<net id="2188"><net_src comp="12" pin="0"/><net_sink comp="2183" pin=1"/></net>

<net id="2192"><net_src comp="2183" pin="2"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2197"><net_src comp="1285" pin="1"/><net_sink comp="2194" pin=0"/></net>

<net id="2202"><net_src comp="2194" pin="1"/><net_sink comp="2198" pin=0"/></net>

<net id="2203"><net_src comp="12" pin="0"/><net_sink comp="2198" pin=1"/></net>

<net id="2207"><net_src comp="2198" pin="2"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2212"><net_src comp="1285" pin="1"/><net_sink comp="2209" pin=0"/></net>

<net id="2217"><net_src comp="2209" pin="1"/><net_sink comp="2213" pin=0"/></net>

<net id="2218"><net_src comp="12" pin="0"/><net_sink comp="2213" pin=1"/></net>

<net id="2222"><net_src comp="2213" pin="2"/><net_sink comp="2219" pin=0"/></net>

<net id="2223"><net_src comp="2219" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2227"><net_src comp="1285" pin="1"/><net_sink comp="2224" pin=0"/></net>

<net id="2232"><net_src comp="2224" pin="1"/><net_sink comp="2228" pin=0"/></net>

<net id="2233"><net_src comp="12" pin="0"/><net_sink comp="2228" pin=1"/></net>

<net id="2237"><net_src comp="2228" pin="2"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2242"><net_src comp="1285" pin="1"/><net_sink comp="2239" pin=0"/></net>

<net id="2247"><net_src comp="2239" pin="1"/><net_sink comp="2243" pin=0"/></net>

<net id="2248"><net_src comp="12" pin="0"/><net_sink comp="2243" pin=1"/></net>

<net id="2252"><net_src comp="2243" pin="2"/><net_sink comp="2249" pin=0"/></net>

<net id="2253"><net_src comp="2249" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2257"><net_src comp="1285" pin="1"/><net_sink comp="2254" pin=0"/></net>

<net id="2262"><net_src comp="2254" pin="1"/><net_sink comp="2258" pin=0"/></net>

<net id="2263"><net_src comp="12" pin="0"/><net_sink comp="2258" pin=1"/></net>

<net id="2267"><net_src comp="2258" pin="2"/><net_sink comp="2264" pin=0"/></net>

<net id="2268"><net_src comp="2264" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2272"><net_src comp="1285" pin="1"/><net_sink comp="2269" pin=0"/></net>

<net id="2277"><net_src comp="2269" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="2278"><net_src comp="12" pin="0"/><net_sink comp="2273" pin=1"/></net>

<net id="2282"><net_src comp="2273" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2287"><net_src comp="174" pin="3"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2292"><net_src comp="188" pin="3"/><net_sink comp="2289" pin=0"/></net>

<net id="2293"><net_src comp="2289" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2297"><net_src comp="1454" pin="1"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2302"><net_src comp="168" pin="2"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="2307"><net_src comp="197" pin="3"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2312"><net_src comp="1469" pin="1"/><net_sink comp="2309" pin=0"/></net>

<net id="2313"><net_src comp="2309" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2317"><net_src comp="206" pin="3"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2322"><net_src comp="1484" pin="1"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2327"><net_src comp="215" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2332"><net_src comp="1499" pin="1"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2337"><net_src comp="224" pin="3"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2342"><net_src comp="1514" pin="1"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2347"><net_src comp="233" pin="3"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2352"><net_src comp="1529" pin="1"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2357"><net_src comp="242" pin="3"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2362"><net_src comp="1544" pin="1"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2367"><net_src comp="251" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2372"><net_src comp="1559" pin="1"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2377"><net_src comp="260" pin="3"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2382"><net_src comp="1574" pin="1"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2387"><net_src comp="269" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2392"><net_src comp="1589" pin="1"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2397"><net_src comp="278" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2402"><net_src comp="1604" pin="1"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2407"><net_src comp="287" pin="3"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2412"><net_src comp="1619" pin="1"/><net_sink comp="2409" pin=0"/></net>

<net id="2413"><net_src comp="2409" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2417"><net_src comp="296" pin="3"/><net_sink comp="2414" pin=0"/></net>

<net id="2418"><net_src comp="2414" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2422"><net_src comp="1634" pin="1"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2427"><net_src comp="305" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2432"><net_src comp="1649" pin="1"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2437"><net_src comp="314" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2442"><net_src comp="1664" pin="1"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2447"><net_src comp="323" pin="3"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2452"><net_src comp="1679" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2457"><net_src comp="332" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2462"><net_src comp="1694" pin="1"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2467"><net_src comp="341" pin="3"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2472"><net_src comp="1709" pin="1"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2477"><net_src comp="350" pin="3"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2482"><net_src comp="1724" pin="1"/><net_sink comp="2479" pin=0"/></net>

<net id="2483"><net_src comp="2479" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2487"><net_src comp="359" pin="3"/><net_sink comp="2484" pin=0"/></net>

<net id="2488"><net_src comp="2484" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2492"><net_src comp="1739" pin="1"/><net_sink comp="2489" pin=0"/></net>

<net id="2493"><net_src comp="2489" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2497"><net_src comp="368" pin="3"/><net_sink comp="2494" pin=0"/></net>

<net id="2498"><net_src comp="2494" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2502"><net_src comp="1754" pin="1"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2507"><net_src comp="377" pin="3"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2512"><net_src comp="1769" pin="1"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2517"><net_src comp="386" pin="3"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2522"><net_src comp="1784" pin="1"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2527"><net_src comp="395" pin="3"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2532"><net_src comp="1799" pin="1"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2537"><net_src comp="404" pin="3"/><net_sink comp="2534" pin=0"/></net>

<net id="2538"><net_src comp="2534" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2542"><net_src comp="1814" pin="1"/><net_sink comp="2539" pin=0"/></net>

<net id="2543"><net_src comp="2539" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2547"><net_src comp="413" pin="3"/><net_sink comp="2544" pin=0"/></net>

<net id="2548"><net_src comp="2544" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2552"><net_src comp="1829" pin="1"/><net_sink comp="2549" pin=0"/></net>

<net id="2553"><net_src comp="2549" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2557"><net_src comp="422" pin="3"/><net_sink comp="2554" pin=0"/></net>

<net id="2558"><net_src comp="2554" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2562"><net_src comp="1844" pin="1"/><net_sink comp="2559" pin=0"/></net>

<net id="2563"><net_src comp="2559" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2567"><net_src comp="446" pin="3"/><net_sink comp="2564" pin=0"/></net>

<net id="2568"><net_src comp="2564" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2572"><net_src comp="1859" pin="1"/><net_sink comp="2569" pin=0"/></net>

<net id="2573"><net_src comp="2569" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2577"><net_src comp="464" pin="3"/><net_sink comp="2574" pin=0"/></net>

<net id="2578"><net_src comp="2574" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2582"><net_src comp="1874" pin="1"/><net_sink comp="2579" pin=0"/></net>

<net id="2583"><net_src comp="2579" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2587"><net_src comp="482" pin="3"/><net_sink comp="2584" pin=0"/></net>

<net id="2588"><net_src comp="2584" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2592"><net_src comp="1889" pin="1"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2597"><net_src comp="500" pin="3"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2602"><net_src comp="1904" pin="1"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2607"><net_src comp="518" pin="3"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2612"><net_src comp="1919" pin="1"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2617"><net_src comp="527" pin="3"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2622"><net_src comp="1934" pin="1"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2627"><net_src comp="545" pin="3"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2632"><net_src comp="1949" pin="1"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2637"><net_src comp="563" pin="3"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2642"><net_src comp="1964" pin="1"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2647"><net_src comp="590" pin="3"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2652"><net_src comp="1979" pin="1"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2657"><net_src comp="608" pin="3"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2662"><net_src comp="1994" pin="1"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2667"><net_src comp="626" pin="3"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2672"><net_src comp="2009" pin="1"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2677"><net_src comp="644" pin="3"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2682"><net_src comp="2024" pin="1"/><net_sink comp="2679" pin=0"/></net>

<net id="2683"><net_src comp="2679" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2687"><net_src comp="662" pin="3"/><net_sink comp="2684" pin=0"/></net>

<net id="2688"><net_src comp="2684" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2692"><net_src comp="2039" pin="1"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2697"><net_src comp="680" pin="3"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2702"><net_src comp="2054" pin="1"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2707"><net_src comp="698" pin="3"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2712"><net_src comp="2069" pin="1"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2717"><net_src comp="716" pin="3"/><net_sink comp="2714" pin=0"/></net>

<net id="2718"><net_src comp="2714" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2722"><net_src comp="2084" pin="1"/><net_sink comp="2719" pin=0"/></net>

<net id="2723"><net_src comp="2719" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2727"><net_src comp="734" pin="3"/><net_sink comp="2724" pin=0"/></net>

<net id="2728"><net_src comp="2724" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2732"><net_src comp="2099" pin="1"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2737"><net_src comp="752" pin="3"/><net_sink comp="2734" pin=0"/></net>

<net id="2738"><net_src comp="2734" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2742"><net_src comp="2114" pin="1"/><net_sink comp="2739" pin=0"/></net>

<net id="2743"><net_src comp="2739" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2747"><net_src comp="770" pin="3"/><net_sink comp="2744" pin=0"/></net>

<net id="2748"><net_src comp="2744" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2752"><net_src comp="2129" pin="1"/><net_sink comp="2749" pin=0"/></net>

<net id="2753"><net_src comp="2749" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2757"><net_src comp="788" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2762"><net_src comp="2144" pin="1"/><net_sink comp="2759" pin=0"/></net>

<net id="2763"><net_src comp="2759" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2767"><net_src comp="806" pin="3"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2772"><net_src comp="2159" pin="1"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2777"><net_src comp="824" pin="3"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2782"><net_src comp="2174" pin="1"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2787"><net_src comp="842" pin="3"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2792"><net_src comp="2189" pin="1"/><net_sink comp="2789" pin=0"/></net>

<net id="2793"><net_src comp="2789" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2797"><net_src comp="860" pin="3"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2802"><net_src comp="2204" pin="1"/><net_sink comp="2799" pin=0"/></net>

<net id="2803"><net_src comp="2799" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2807"><net_src comp="878" pin="3"/><net_sink comp="2804" pin=0"/></net>

<net id="2808"><net_src comp="2804" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2812"><net_src comp="2219" pin="1"/><net_sink comp="2809" pin=0"/></net>

<net id="2813"><net_src comp="2809" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2817"><net_src comp="896" pin="3"/><net_sink comp="2814" pin=0"/></net>

<net id="2818"><net_src comp="2814" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2822"><net_src comp="2234" pin="1"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2827"><net_src comp="914" pin="3"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2832"><net_src comp="2249" pin="1"/><net_sink comp="2829" pin=0"/></net>

<net id="2833"><net_src comp="2829" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2837"><net_src comp="932" pin="3"/><net_sink comp="2834" pin=0"/></net>

<net id="2838"><net_src comp="2834" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="2842"><net_src comp="2264" pin="1"/><net_sink comp="2839" pin=0"/></net>

<net id="2843"><net_src comp="2839" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="2847"><net_src comp="2279" pin="1"/><net_sink comp="2844" pin=0"/></net>

<net id="2848"><net_src comp="2844" pin="1"/><net_sink comp="1270" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V | {29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 }
 - Input state : 
	Port: data_HNN_SPP : U_1 | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
	Port: data_HNN_SPP : l | {3 }
  - Chain level:
	State 1
		U_1_load : 1
	State 2
		U_1_load_1 : 1
	State 3
		xor_ln27 : 1
		bitcast_ln27_1 : 1
		x_assign : 2
		U_1_load_2 : 1
	State 4
		xor_ln27_1 : 1
		bitcast_ln27_3 : 1
		x_assign_1 : 2
		U_1_load_3 : 1
	State 5
		xor_ln27_2 : 1
		bitcast_ln27_5 : 1
		x_assign_2 : 2
		U_1_load_4 : 1
	State 6
		xor_ln27_3 : 1
		bitcast_ln27_7 : 1
		x_assign_3 : 2
		U_1_load_5 : 1
	State 7
		xor_ln27_4 : 1
		bitcast_ln27_9 : 1
		x_assign_4 : 2
		U_1_load_6 : 1
	State 8
		xor_ln27_5 : 1
		bitcast_ln27_11 : 1
		x_assign_5 : 2
		U_1_load_7 : 1
	State 9
		xor_ln27_6 : 1
		bitcast_ln27_13 : 1
		x_assign_6 : 2
		U_1_load_8 : 1
	State 10
		xor_ln27_7 : 1
		bitcast_ln27_15 : 1
		x_assign_7 : 2
		U_1_load_9 : 1
	State 11
		xor_ln27_8 : 1
		bitcast_ln27_17 : 1
		x_assign_8 : 2
		U_1_load_10 : 1
	State 12
		xor_ln27_9 : 1
		bitcast_ln27_19 : 1
		x_assign_9 : 2
		U_1_load_11 : 1
	State 13
		xor_ln27_10 : 1
		bitcast_ln27_21 : 1
		x_assign_s : 2
		U_1_load_12 : 1
	State 14
		xor_ln27_11 : 1
		bitcast_ln27_23 : 1
		x_assign_10 : 2
		U_1_load_13 : 1
	State 15
		xor_ln27_12 : 1
		bitcast_ln27_25 : 1
		x_assign_11 : 2
		U_1_load_14 : 1
	State 16
		xor_ln27_13 : 1
		bitcast_ln27_27 : 1
		x_assign_12 : 2
		U_1_load_15 : 1
	State 17
		xor_ln27_14 : 1
		bitcast_ln27_29 : 1
		x_assign_13 : 2
		U_1_load_16 : 1
	State 18
		xor_ln27_15 : 1
		bitcast_ln27_31 : 1
		x_assign_14 : 2
		U_1_load_17 : 1
	State 19
		xor_ln27_16 : 1
		bitcast_ln27_33 : 1
		x_assign_15 : 2
		U_1_load_18 : 1
	State 20
		xor_ln27_17 : 1
		bitcast_ln27_35 : 1
		x_assign_16 : 2
		U_1_load_19 : 1
	State 21
		xor_ln27_18 : 1
		bitcast_ln27_37 : 1
		x_assign_17 : 2
		U_1_load_20 : 1
	State 22
		xor_ln27_19 : 1
		bitcast_ln27_39 : 1
		x_assign_18 : 2
		U_1_load_21 : 1
	State 23
		xor_ln27_20 : 1
		bitcast_ln27_41 : 1
		x_assign_19 : 2
		U_1_load_22 : 1
	State 24
		xor_ln27_21 : 1
		bitcast_ln27_43 : 1
		x_assign_20 : 2
		U_1_load_23 : 1
	State 25
		xor_ln27_22 : 1
		bitcast_ln27_45 : 1
		x_assign_21 : 2
		U_1_load_24 : 1
	State 26
		xor_ln27_23 : 1
		bitcast_ln27_47 : 1
		x_assign_22 : 2
		U_1_load_25 : 1
	State 27
		xor_ln27_24 : 1
		bitcast_ln27_49 : 1
		x_assign_23 : 2
		U_1_load_26 : 1
	State 28
		xor_ln27_25 : 1
		bitcast_ln27_51 : 1
		x_assign_24 : 2
		U_1_load_27 : 1
	State 29
		store_ln25 : 1
		xor_ln27_26 : 1
		bitcast_ln27_53 : 1
		x_assign_25 : 2
		U_1_load_28 : 1
	State 30
		store_ln25 : 1
		xor_ln27_27 : 1
		bitcast_ln27_55 : 1
		x_assign_26 : 2
		U_1_load_29 : 1
	State 31
		store_ln25 : 1
		xor_ln27_28 : 1
		bitcast_ln27_57 : 1
		x_assign_27 : 2
		U_1_load_30 : 1
	State 32
		store_ln25 : 1
		xor_ln27_29 : 1
		bitcast_ln27_59 : 1
		x_assign_28 : 2
		U_1_load_31 : 1
	State 33
		xor_ln27_30 : 1
		bitcast_ln27_61 : 1
		x_assign_29 : 2
		store_ln25 : 1
		U_1_load_32 : 1
	State 34
		xor_ln27_31 : 1
		bitcast_ln27_63 : 1
		x_assign_30 : 2
		U_1_load_33 : 1
		store_ln25 : 1
	State 35
		xor_ln27_32 : 1
		bitcast_ln27_65 : 1
		x_assign_31 : 2
		U_1_load_34 : 1
		store_ln25 : 1
	State 36
		xor_ln27_33 : 1
		bitcast_ln27_67 : 1
		x_assign_32 : 2
		U_1_load_35 : 1
		store_ln25 : 1
	State 37
		store_ln27 : 1
		xor_ln27_34 : 1
		bitcast_ln27_69 : 1
		x_assign_33 : 2
		U_1_load_36 : 1
	State 38
		store_ln27 : 1
		xor_ln27_35 : 1
		bitcast_ln27_71 : 1
		x_assign_34 : 2
		U_1_load_37 : 1
	State 39
		store_ln27 : 1
		xor_ln27_36 : 1
		bitcast_ln27_73 : 1
		x_assign_35 : 2
		U_1_load_38 : 1
	State 40
		store_ln27 : 1
		xor_ln27_37 : 1
		bitcast_ln27_75 : 1
		x_assign_36 : 2
		U_1_load_39 : 1
	State 41
		store_ln27 : 1
		xor_ln27_38 : 1
		bitcast_ln27_77 : 1
		x_assign_37 : 2
		U_1_load_40 : 1
	State 42
		store_ln27 : 1
		xor_ln27_39 : 1
		bitcast_ln27_79 : 1
		x_assign_38 : 2
		U_1_load_41 : 1
	State 43
		store_ln27 : 1
		xor_ln27_40 : 1
		bitcast_ln27_81 : 1
		x_assign_39 : 2
		U_1_load_42 : 1
	State 44
		store_ln27 : 1
		xor_ln27_41 : 1
		bitcast_ln27_83 : 1
		x_assign_40 : 2
		U_1_load_43 : 1
	State 45
		store_ln27 : 1
		xor_ln27_42 : 1
		bitcast_ln27_85 : 1
		x_assign_41 : 2
		U_1_load_44 : 1
	State 46
		store_ln27 : 1
		xor_ln27_43 : 1
		bitcast_ln27_87 : 1
		x_assign_42 : 2
		U_1_load_45 : 1
	State 47
		store_ln27 : 1
		xor_ln27_44 : 1
		bitcast_ln27_89 : 1
		x_assign_43 : 2
		U_1_load_46 : 1
	State 48
		store_ln27 : 1
		xor_ln27_45 : 1
		bitcast_ln27_91 : 1
		x_assign_44 : 2
		U_1_load_47 : 1
	State 49
		store_ln27 : 1
		xor_ln27_46 : 1
		bitcast_ln27_93 : 1
		x_assign_45 : 2
		U_1_load_48 : 1
	State 50
		store_ln27 : 1
		xor_ln27_47 : 1
		bitcast_ln27_95 : 1
		x_assign_46 : 2
		U_1_load_49 : 1
	State 51
		store_ln27 : 1
		xor_ln27_48 : 1
		bitcast_ln27_97 : 1
		x_assign_47 : 2
		U_1_load_50 : 1
	State 52
		store_ln27 : 1
		xor_ln27_49 : 1
		bitcast_ln27_99 : 1
		x_assign_48 : 2
		U_1_load_51 : 1
	State 53
		store_ln27 : 1
		xor_ln27_50 : 1
		bitcast_ln27_101 : 1
		x_assign_49 : 2
		U_1_load_52 : 1
	State 54
		store_ln27 : 1
		xor_ln27_51 : 1
		bitcast_ln27_103 : 1
		x_assign_50 : 2
		U_1_load_53 : 1
	State 55
		store_ln27 : 1
		xor_ln27_52 : 1
		bitcast_ln27_105 : 1
		x_assign_51 : 2
		U_1_load_54 : 1
	State 56
		store_ln27 : 1
		xor_ln27_53 : 1
		bitcast_ln27_107 : 1
		x_assign_52 : 2
		U_1_load_55 : 1
	State 57
		store_ln27 : 1
		xor_ln27_54 : 1
		bitcast_ln27_109 : 1
		x_assign_53 : 2
	State 58
		store_ln27 : 1
		xor_ln27_55 : 1
		bitcast_ln27_111 : 1
		x_assign_54 : 2
	State 59
		store_ln27 : 1
	State 60
		store_ln27 : 1
	State 61
		store_ln27 : 1
	State 62
		store_ln27 : 1
	State 63
		store_ln27 : 1
	State 64
		store_ln27 : 1
	State 65
		store_ln27 : 1
	State 66
		store_ln27 : 1
	State 67
		store_ln27 : 1
	State 68
		store_ln27 : 1
	State 69
		store_ln27 : 1
	State 70
		store_ln27 : 1
	State 71
		store_ln27 : 1
	State 72
		store_ln27 : 1
	State 73
		store_ln27 : 1
	State 74
		store_ln27 : 1
	State 75
		store_ln27 : 1
	State 76
		store_ln27 : 1
	State 77
		store_ln27 : 1
	State 78
		store_ln27 : 1
	State 79
		store_ln27 : 1
	State 80
		store_ln27 : 1
	State 81
		store_ln27 : 1
	State 82
		store_ln27 : 1
	State 83
		store_ln27 : 1
	State 84
		store_ln27 : 1
	State 85
		store_ln27 : 1
	State 86
		store_ln27 : 1
	State 87
		store_ln27 : 1
	State 88
		store_ln27 : 1
	State 89
		store_ln27 : 1
	State 90
		store_ln27 : 1
	State 91
		store_ln27 : 1
	State 92
		store_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln27_fu_1448  |    0    |    0    |    32   |
|          |  xor_ln27_1_fu_1463 |    0    |    0    |    32   |
|          |  xor_ln27_2_fu_1478 |    0    |    0    |    32   |
|          |  xor_ln27_3_fu_1493 |    0    |    0    |    32   |
|          |  xor_ln27_4_fu_1508 |    0    |    0    |    32   |
|          |  xor_ln27_5_fu_1523 |    0    |    0    |    32   |
|          |  xor_ln27_6_fu_1538 |    0    |    0    |    32   |
|          |  xor_ln27_7_fu_1553 |    0    |    0    |    32   |
|          |  xor_ln27_8_fu_1568 |    0    |    0    |    32   |
|          |  xor_ln27_9_fu_1583 |    0    |    0    |    32   |
|          | xor_ln27_10_fu_1598 |    0    |    0    |    32   |
|          | xor_ln27_11_fu_1613 |    0    |    0    |    32   |
|          | xor_ln27_12_fu_1628 |    0    |    0    |    32   |
|          | xor_ln27_13_fu_1643 |    0    |    0    |    32   |
|          | xor_ln27_14_fu_1658 |    0    |    0    |    32   |
|          | xor_ln27_15_fu_1673 |    0    |    0    |    32   |
|          | xor_ln27_16_fu_1688 |    0    |    0    |    32   |
|          | xor_ln27_17_fu_1703 |    0    |    0    |    32   |
|          | xor_ln27_18_fu_1718 |    0    |    0    |    32   |
|          | xor_ln27_19_fu_1733 |    0    |    0    |    32   |
|          | xor_ln27_20_fu_1748 |    0    |    0    |    32   |
|          | xor_ln27_21_fu_1763 |    0    |    0    |    32   |
|          | xor_ln27_22_fu_1778 |    0    |    0    |    32   |
|          | xor_ln27_23_fu_1793 |    0    |    0    |    32   |
|          | xor_ln27_24_fu_1808 |    0    |    0    |    32   |
|          | xor_ln27_25_fu_1823 |    0    |    0    |    32   |
|          | xor_ln27_26_fu_1838 |    0    |    0    |    32   |
|    xor   | xor_ln27_27_fu_1853 |    0    |    0    |    32   |
|          | xor_ln27_28_fu_1868 |    0    |    0    |    32   |
|          | xor_ln27_29_fu_1883 |    0    |    0    |    32   |
|          | xor_ln27_30_fu_1898 |    0    |    0    |    32   |
|          | xor_ln27_31_fu_1913 |    0    |    0    |    32   |
|          | xor_ln27_32_fu_1928 |    0    |    0    |    32   |
|          | xor_ln27_33_fu_1943 |    0    |    0    |    32   |
|          | xor_ln27_34_fu_1958 |    0    |    0    |    32   |
|          | xor_ln27_35_fu_1973 |    0    |    0    |    32   |
|          | xor_ln27_36_fu_1988 |    0    |    0    |    32   |
|          | xor_ln27_37_fu_2003 |    0    |    0    |    32   |
|          | xor_ln27_38_fu_2018 |    0    |    0    |    32   |
|          | xor_ln27_39_fu_2033 |    0    |    0    |    32   |
|          | xor_ln27_40_fu_2048 |    0    |    0    |    32   |
|          | xor_ln27_41_fu_2063 |    0    |    0    |    32   |
|          | xor_ln27_42_fu_2078 |    0    |    0    |    32   |
|          | xor_ln27_43_fu_2093 |    0    |    0    |    32   |
|          | xor_ln27_44_fu_2108 |    0    |    0    |    32   |
|          | xor_ln27_45_fu_2123 |    0    |    0    |    32   |
|          | xor_ln27_46_fu_2138 |    0    |    0    |    32   |
|          | xor_ln27_47_fu_2153 |    0    |    0    |    32   |
|          | xor_ln27_48_fu_2168 |    0    |    0    |    32   |
|          | xor_ln27_49_fu_2183 |    0    |    0    |    32   |
|          | xor_ln27_50_fu_2198 |    0    |    0    |    32   |
|          | xor_ln27_51_fu_2213 |    0    |    0    |    32   |
|          | xor_ln27_52_fu_2228 |    0    |    0    |    32   |
|          | xor_ln27_53_fu_2243 |    0    |    0    |    32   |
|          | xor_ln27_54_fu_2258 |    0    |    0    |    32   |
|          | xor_ln27_55_fu_2273 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   fdiv   |     grp_fu_1275     |    0    |   761   |   994   |
|----------|---------------------|---------|---------|---------|
|   fexp   |     grp_fu_1280     |    7    |   277   |   924   |
|----------|---------------------|---------|---------|---------|
|   fadd   |     grp_fu_1265     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |     grp_fu_1270     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   read   |  l_read_read_fu_168 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    12   |   1386  |   4421  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   U_1_addr_10_reg_2384  |    6   |
|   U_1_addr_11_reg_2394  |    6   |
|   U_1_addr_12_reg_2404  |    6   |
|   U_1_addr_13_reg_2414  |    6   |
|   U_1_addr_14_reg_2424  |    6   |
|   U_1_addr_15_reg_2434  |    6   |
|   U_1_addr_16_reg_2444  |    6   |
|   U_1_addr_17_reg_2454  |    6   |
|   U_1_addr_18_reg_2464  |    6   |
|   U_1_addr_19_reg_2474  |    6   |
|   U_1_addr_1_reg_2289   |    6   |
|   U_1_addr_20_reg_2484  |    6   |
|   U_1_addr_21_reg_2494  |    6   |
|   U_1_addr_22_reg_2504  |    6   |
|   U_1_addr_23_reg_2514  |    6   |
|   U_1_addr_24_reg_2524  |    6   |
|   U_1_addr_25_reg_2534  |    6   |
|   U_1_addr_26_reg_2544  |    6   |
|   U_1_addr_27_reg_2554  |    6   |
|   U_1_addr_28_reg_2564  |    6   |
|   U_1_addr_29_reg_2574  |    6   |
|   U_1_addr_2_reg_2304   |    6   |
|   U_1_addr_30_reg_2584  |    6   |
|   U_1_addr_31_reg_2594  |    6   |
|   U_1_addr_32_reg_2604  |    6   |
|   U_1_addr_33_reg_2614  |    6   |
|   U_1_addr_34_reg_2624  |    6   |
|   U_1_addr_35_reg_2634  |    6   |
|   U_1_addr_36_reg_2644  |    6   |
|   U_1_addr_37_reg_2654  |    6   |
|   U_1_addr_38_reg_2664  |    6   |
|   U_1_addr_39_reg_2674  |    6   |
|   U_1_addr_3_reg_2314   |    6   |
|   U_1_addr_40_reg_2684  |    6   |
|   U_1_addr_41_reg_2694  |    6   |
|   U_1_addr_42_reg_2704  |    6   |
|   U_1_addr_43_reg_2714  |    6   |
|   U_1_addr_44_reg_2724  |    6   |
|   U_1_addr_45_reg_2734  |    6   |
|   U_1_addr_46_reg_2744  |    6   |
|   U_1_addr_47_reg_2754  |    6   |
|   U_1_addr_48_reg_2764  |    6   |
|   U_1_addr_49_reg_2774  |    6   |
|   U_1_addr_4_reg_2324   |    6   |
|   U_1_addr_50_reg_2784  |    6   |
|   U_1_addr_51_reg_2794  |    6   |
|   U_1_addr_52_reg_2804  |    6   |
|   U_1_addr_53_reg_2814  |    6   |
|   U_1_addr_54_reg_2824  |    6   |
|   U_1_addr_55_reg_2834  |    6   |
|   U_1_addr_5_reg_2334   |    6   |
|   U_1_addr_6_reg_2344   |    6   |
|   U_1_addr_7_reg_2354   |    6   |
|   U_1_addr_8_reg_2364   |    6   |
|   U_1_addr_9_reg_2374   |    6   |
|    U_1_addr_reg_2284    |    6   |
|bitcast_ln27_101_reg_2799|   32   |
|bitcast_ln27_103_reg_2809|   32   |
|bitcast_ln27_105_reg_2819|   32   |
|bitcast_ln27_107_reg_2829|   32   |
|bitcast_ln27_109_reg_2839|   32   |
|bitcast_ln27_111_reg_2844|   32   |
| bitcast_ln27_11_reg_2349|   32   |
| bitcast_ln27_13_reg_2359|   32   |
| bitcast_ln27_15_reg_2369|   32   |
| bitcast_ln27_17_reg_2379|   32   |
| bitcast_ln27_19_reg_2389|   32   |
| bitcast_ln27_1_reg_2294 |   32   |
| bitcast_ln27_21_reg_2399|   32   |
| bitcast_ln27_23_reg_2409|   32   |
| bitcast_ln27_25_reg_2419|   32   |
| bitcast_ln27_27_reg_2429|   32   |
| bitcast_ln27_29_reg_2439|   32   |
| bitcast_ln27_31_reg_2449|   32   |
| bitcast_ln27_33_reg_2459|   32   |
| bitcast_ln27_35_reg_2469|   32   |
| bitcast_ln27_37_reg_2479|   32   |
| bitcast_ln27_39_reg_2489|   32   |
| bitcast_ln27_3_reg_2309 |   32   |
| bitcast_ln27_41_reg_2499|   32   |
| bitcast_ln27_43_reg_2509|   32   |
| bitcast_ln27_45_reg_2519|   32   |
| bitcast_ln27_47_reg_2529|   32   |
| bitcast_ln27_49_reg_2539|   32   |
| bitcast_ln27_51_reg_2549|   32   |
| bitcast_ln27_53_reg_2559|   32   |
| bitcast_ln27_55_reg_2569|   32   |
| bitcast_ln27_57_reg_2579|   32   |
| bitcast_ln27_59_reg_2589|   32   |
| bitcast_ln27_5_reg_2319 |   32   |
| bitcast_ln27_61_reg_2599|   32   |
| bitcast_ln27_63_reg_2609|   32   |
| bitcast_ln27_65_reg_2619|   32   |
| bitcast_ln27_67_reg_2629|   32   |
| bitcast_ln27_69_reg_2639|   32   |
| bitcast_ln27_71_reg_2649|   32   |
| bitcast_ln27_73_reg_2659|   32   |
| bitcast_ln27_75_reg_2669|   32   |
| bitcast_ln27_77_reg_2679|   32   |
| bitcast_ln27_79_reg_2689|   32   |
| bitcast_ln27_7_reg_2329 |   32   |
| bitcast_ln27_81_reg_2699|   32   |
| bitcast_ln27_83_reg_2709|   32   |
| bitcast_ln27_85_reg_2719|   32   |
| bitcast_ln27_87_reg_2729|   32   |
| bitcast_ln27_89_reg_2739|   32   |
| bitcast_ln27_91_reg_2749|   32   |
| bitcast_ln27_93_reg_2759|   32   |
| bitcast_ln27_95_reg_2769|   32   |
| bitcast_ln27_97_reg_2779|   32   |
| bitcast_ln27_99_reg_2789|   32   |
| bitcast_ln27_9_reg_2339 |   32   |
|     l_read_reg_2299     |   32   |
|         reg_1285        |   32   |
|         reg_1289        |   32   |
|         reg_1294        |   32   |
|         reg_1299        |   32   |
|         reg_1304        |   32   |
|         reg_1309        |   32   |
|         reg_1314        |   32   |
|         reg_1319        |   32   |
|         reg_1324        |   32   |
|         reg_1329        |   32   |
|         reg_1334        |   32   |
|         reg_1339        |   32   |
|         reg_1344        |   32   |
|         reg_1349        |   32   |
|         reg_1354        |   32   |
|         reg_1359        |   32   |
|         reg_1364        |   32   |
|         reg_1369        |   32   |
|         reg_1374        |   32   |
|         reg_1379        |   32   |
|         reg_1384        |   32   |
|         reg_1389        |   32   |
|         reg_1394        |   32   |
|         reg_1399        |   32   |
|         reg_1404        |   32   |
|         reg_1409        |   32   |
|         reg_1414        |   32   |
|         reg_1419        |   32   |
|         reg_1424        |   32   |
|         reg_1429        |   32   |
|         reg_1434        |   32   |
|         reg_1439        |   32   |
+-------------------------+--------+
|          Total          |  3184  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_182 |  p0  |  112 |   6  |   672  ||   497   |
| grp_access_fu_439 |  p0  |  64  |   6  |   384  ||   273   |
| grp_access_fu_439 |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1265    |  p0  |   5  |  32  |   160  ||    27   |
|    grp_fu_1270    |  p0  |  112 |  32  |  3584  ||   497   |
|    grp_fu_1270    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_1275    |  p1  |  16  |  32  |   512  ||    65   |
|    grp_fu_1280    |  p1  |   9  |  32  |   288  ||    44   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  5728  || 19.5581 ||   1421  |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  1386  |  4421  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |  1421  |
|  Register |    -   |    -   |  3184  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   19   |  4570  |  5842  |
+-----------+--------+--------+--------+--------+
