# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Step4.2.srcs/sources_1/new/bcd_to_7seg_decoder.vhd" \
"../../../../Step4.2.srcs/sources_1/new/seg7_ctler.vhd" \
"../../../../Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd" \

# Do not sort compile order
nosort
