// Seed: 1643375086
module module_0;
  assign id_1 = {id_1{(1)}};
  assign module_1.type_4 = 0;
  wire id_2;
  always id_1 <= -1;
  module_2 modCall_1 ();
  reg  id_3;
  wire id_4, id_5 = 1;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  parameter id_3 = 1;
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
endmodule
module module_3;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_4 ();
  assign id_1 = id_1 ? id_1 : id_1 - 1;
  module_2 modCall_1 ();
  wire id_2;
endmodule
