INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_12/blocking/blocking.srcs/sources_1/new/logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_12/blocking/blocking.srcs/sim_1/new/logic_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/02_12/blocking/blocking.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
