Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 16:27:28 2024
| Host         : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file obj/post_synth_util.rpt -hierarchical -hierarchical_depth 4
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|      Instance     |                    Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| top_level         |                                        (top) |        237 |        237 |       0 |    0 | 225 |      0 |      0 |          0 |
|   (top_level)     |                                        (top) |          0 |          0 |       0 |    0 |   2 |      0 |      0 |          0 |
|   i2s_clk_wiz     |                            i2s_clk_wiz_44100 |         11 |         11 |       0 |    0 |  12 |      0 |      0 |          0 |
|   i2s_tx_inst     |                                       i2s_tx |         25 |         25 |       0 |    0 |  57 |      0 |      0 |          0 |
|   osc_inst        |                                   oscillator |        112 |        112 |       0 |    0 |  78 |      0 |      0 |          0 |
|     (osc_inst)    |                                   oscillator |         20 |         20 |       0 |    0 |  32 |      0 |      0 |          0 |
|     waveform_ram  | xilinx_true_dual_port_read_first_1_clock_ram |         92 |         92 |       0 |    0 |  46 |      0 |      0 |          0 |
|   processor_main  |                               midi_processor |         52 |         52 |       0 |    0 |  16 |      0 |      0 |          0 |
|   reader_main     |                                  midi_reader |         44 |         44 |       0 |    0 |  60 |      0 |      0 |          0 |
|     (reader_main) |                                  midi_reader |          1 |          1 |       0 |    0 |  23 |      0 |      0 |          0 |
|     uart_rec      |                                 uart_receive |         43 |         43 |       0 |    0 |  37 |      0 |      0 |          0 |
+-------------------+----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


