/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
/*
 * Copyright (c) 2021 Amlogic, Inc. All rights reserved.
 */

#ifndef __AMVECM_VLOCK_REGMAP_H
#define __AMVECM_VLOCK_REGMAP_H

struct vlock_regs_s {
	unsigned int addr;
	unsigned int val;
};

#define VLOCK_DEFAULT_REG_SIZE 20
static struct vlock_regs_s vlock_enc_setting[VLOCK_DEFAULT_REG_SIZE] = {
	/* optimize */
	{0x3000,     0xc3f13f12  },
	{0x3001,     0x41E3c3c   },
	{0x3002,     0x6000000   },
	{0x3003,     0x20709605/*0x20709709  */},
	{0x3004,     0x00604601/*0x280280    */},
	{0x3005,     0x8020000   },
	{0x3006,     0x0008000   },
	{0x3007,     0x0000000   },
	{0x3008,     0x0000000   },
	{0x3009,     0x6000000 },
	{0x300a,     0x8000000   },
	{0x300b,     0x000a000   },
	{0x300c,     0xa000000   },
	{0x300d,     0x0004000   },
	{0x3010,     0x8ca/*0x20001000*/  },
	{0x3016,     0x18000     },
	{0x3017,     0x00001010     },
	{0x301d,     0x30501080  },
	{0x301e,     0x7	 },
	{0x301f,     0x6000000   },
};

static struct vlock_regs_s vlock_pll_setting[VLOCK_DEFAULT_REG_SIZE] = {
	/* optimize */
	{0x3000,     0x07f13f1a   },
	{0x3001,     0x04053c32   },
	{0x3002,     0x06000000   },
	{0x3003,     0x20780780   },
	{0x3004,     0x00604680   },
	{0x3005,     0x00080000   },
	{0x3006,     0x00070000   },
	{0x3007,     0x00000000   },
	{0x3008,     0x00000000   },
	{0x3009,     0x06000000   },
	{0x300a,     0x00600000   },
	{0x300b,     0x00100000   },
	{0x300c,     0x00600000   },
	{0x300d,     0x00004000   },
	{0x3010,     0x20001000   },
	{0x3016,     0x0003de00   },
	{0x3017,     0x00001010   },
	{0x301d,     0x30501080   },
	{0x301e,     0x00000007   },
	{0x301f,     0x06000000   }
};

#define VLOCK_PHASE_REG_SIZE 9
static struct vlock_regs_s vlock_pll_phase_setting[VLOCK_PHASE_REG_SIZE] = {
	{0x3004,	 0x00604680},
	{0x3009,	 0x06000000},
	{0x300a,	 0x06000000},
	{0x300b,	 0x06000000},
	{0x300c,	 0x06000000},
	{0x3025,	 0x00013000},
	{0x3027,	 0x00022002},
	{0x3028,	 0x0001f000},
	{0x302a,	 0x00022002},
};

#define VLOCK_PHASE_REG_SIZE 9
static struct vlock_regs_s vlock_encl_phase_setting[VLOCK_PHASE_REG_SIZE] = {
	{0x3004,	 0x00604601},
	{0x3009,	 0x06000000},
	{0x300a,	 0x06000000},
	{0x300b,	 0x06000000},
	{0x300c,	 0x06000000},
	{0x3025,	 0x00013000},
	{0x3027,	 0x00022002},
	{0x3028,	 0x00013000},
	{0x302a,	 0x00022002},
};

#endif

