[submodule "verilog/rtl/fpga_pio"]
	path = verilog/rtl/fpga_pio
	url = https://github.com/lawrie/fpga_pio.git
