DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "COR_test"
duName "cordicAddSub_tester"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 1291,0
)
(Instance
name "I_DUT"
duLibraryName "COR"
duName "cordicAddSub"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
mwi 0
uid 1540,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordicAddSub_tb"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "cordicAddSub_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:29:55"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "COR_test"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../COR_test/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Alpha\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/COR_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "cordicAddSub_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordic@add@sub_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\COR_test\\hds\\cordicAddSub_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:29:55"
)
(vvPair
variable "unit"
value "cordicAddSub_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 248,0
optionalChildren [
*1 (Grouping
uid 1005,0
optionalChildren [
*2 (CommentText
uid 1007,0
shape (Rectangle
uid 1008,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,76000,72000,77000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1009,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,76500,55200,76500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1010,0
shape (Rectangle
uid 1011,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,72000,76000,73000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1012,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,72500,72200,72500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1013,0
shape (Rectangle
uid 1014,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,74000,72000,75000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1015,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,74500,55200,74500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1016,0
shape (Rectangle
uid 1017,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,74000,55000,75000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1018,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,74500,51200,74500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1019,0
shape (Rectangle
uid 1020,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,73000,92000,77000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1021,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,73200,86300,74400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 1022,0
shape (Rectangle
uid 1023,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,72000,92000,73000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1024,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,72500,76200,72500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1025,0
shape (Rectangle
uid 1026,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,72000,72000,74000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1027,0
va (VaSet
fg "32768,0,0"
)
xt "56350,72400,66650,73600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1028,0
shape (Rectangle
uid 1029,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,75000,55000,76000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1030,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,75500,51200,75500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1031,0
shape (Rectangle
uid 1032,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,76000,55000,77000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1033,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,76500,51200,76500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1034,0
shape (Rectangle
uid 1035,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,75000,72000,76000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1036,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,75500,55200,75500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1006,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "51000,72000,92000,77000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 1291,0
shape (Rectangle
uid 1292,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,52000,76000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1293,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1294,0
va (VaSet
font "Verdana,8,1"
)
xt "22000,60500,26900,61500"
st "COR_test"
blo "22000,61300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1295,0
va (VaSet
font "Verdana,8,1"
)
xt "22000,61500,33000,62500"
st "cordicAddSub_tester"
blo "22000,62300"
tm "BlkNameMgr"
)
*15 (Text
uid 1296,0
va (VaSet
font "Verdana,8,1"
)
xt "22000,62500,26300,63500"
st "I_tester"
blo "22000,63300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1297,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1298,0
text (MLText
uid 1299,0
va (VaSet
font "Verdana,8,0"
)
xt "22000,63400,40600,65400"
st "phaseBitNb = phaseBitNb    ( positive )  
sineBitNb  = sineBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1300,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,58250,23750,59750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (SaComponent
uid 1540,0
optionalChildren [
*17 (CptPort
uid 1504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,29625,60750,30375"
)
tg (CPTG
uid 1506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1507,0
va (VaSet
)
xt "55800,29400,59000,30600"
st "xOut"
ju 2
blo "59000,30400"
)
s (Text
uid 1550,0
va (VaSet
)
xt "59000,30600,59000,30600"
ju 2
blo "59000,30600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 3
suid 1,0
)
)
)
*18 (CptPort
uid 1508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,37625,44000,38375"
)
tg (CPTG
uid 1510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "45000,37500,49800,38700"
st "phaseIn"
blo "45000,38500"
)
s (Text
uid 1551,0
va (VaSet
)
xt "45000,38700,45000,38700"
blo "45000,38700"
)
)
thePort (LogicalPort
decl (Decl
n "phaseIn"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 1
suid 3,0
)
)
)
*19 (CptPort
uid 1512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,37625,60750,38375"
)
tg (CPTG
uid 1514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1515,0
va (VaSet
)
xt "53400,37400,59000,38600"
st "phaseOut"
ju 2
blo "59000,38400"
)
s (Text
uid 1552,0
va (VaSet
)
xt "59000,38600,59000,38600"
ju 2
blo "59000,38600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "phaseOut"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 2
suid 2007,0
)
)
)
*20 (CptPort
uid 1516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,33625,60750,34375"
)
tg (CPTG
uid 1518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1519,0
va (VaSet
)
xt "55800,33400,59000,34600"
st "yOut"
ju 2
blo "59000,34400"
)
s (Text
uid 1553,0
va (VaSet
)
xt "59000,34600,59000,34600"
ju 2
blo "59000,34600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "yOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 4
suid 2008,0
)
)
)
*21 (CptPort
uid 1520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,29625,44000,30375"
)
tg (CPTG
uid 1522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1523,0
va (VaSet
)
xt "45000,29400,47400,30600"
st "xIn"
blo "45000,30400"
)
s (Text
uid 1554,0
va (VaSet
)
xt "45000,30600,45000,30600"
blo "45000,30600"
)
)
thePort (LogicalPort
decl (Decl
n "xIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 5
suid 2009,0
)
)
)
*22 (CptPort
uid 1524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,33625,44000,34375"
)
tg (CPTG
uid 1526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1527,0
va (VaSet
)
xt "45000,33400,47400,34600"
st "yIn"
blo "45000,34400"
)
s (Text
uid 1555,0
va (VaSet
)
xt "45000,34600,45000,34600"
blo "45000,34600"
)
)
thePort (LogicalPort
decl (Decl
n "yIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 6
suid 2010,0
)
)
)
*23 (CptPort
uid 1528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,39625,44000,40375"
)
tg (CPTG
uid 1530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1531,0
va (VaSet
)
xt "45000,39400,50800,40600"
st "stepAngle"
blo "45000,40400"
)
s (Text
uid 1556,0
va (VaSet
)
xt "45000,40600,45000,40600"
blo "45000,40600"
)
)
thePort (LogicalPort
decl (Decl
n "stepAngle"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 7
suid 2011,0
)
)
)
*24 (CptPort
uid 1532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,35625,44000,36375"
)
tg (CPTG
uid 1534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1535,0
va (VaSet
)
xt "45000,35400,51600,36600"
st "yInShifted"
blo "45000,36400"
)
s (Text
uid 1557,0
va (VaSet
)
xt "45000,36600,45000,36600"
blo "45000,36600"
)
)
thePort (LogicalPort
decl (Decl
n "yInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 8
suid 2012,0
)
)
)
*25 (CptPort
uid 1536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,31625,44000,32375"
)
tg (CPTG
uid 1538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1539,0
va (VaSet
)
xt "45000,31400,51600,32600"
st "xInShifted"
blo "45000,32400"
)
s (Text
uid 1558,0
va (VaSet
)
xt "45000,32600,45000,32600"
blo "45000,32600"
)
)
thePort (LogicalPort
decl (Decl
n "xInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 9
suid 2013,0
)
)
)
]
shape (Rectangle
uid 1541,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,26000,60000,44000"
)
oxt "45000,5000,61000,23000"
ttg (MlTextGroup
uid 1542,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 1543,0
va (VaSet
font "Verdana,8,1"
)
xt "44750,44200,47250,45200"
st "COR"
blo "44750,45000"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 1544,0
va (VaSet
font "Verdana,8,1"
)
xt "44750,45200,52450,46200"
st "cordicAddSub"
blo "44750,46000"
tm "CptNameMgr"
)
*28 (Text
uid 1545,0
va (VaSet
font "Verdana,8,1"
)
xt "44750,46200,48250,47200"
st "I_DUT"
blo "44750,47000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1546,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1547,0
text (MLText
uid 1548,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,47800,62600,49800"
st "phaseBitNb = phaseBitNb    ( positive )  
sineBitNb  = sineBitNb     ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "phaseBitNb"
)
(GiElement
name "sineBitNb"
type "positive"
value "sineBitNb"
)
]
)
viewicon (ZoomableIcon
uid 1549,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,42250,45750,43750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*29 (Net
uid 1559,0
decl (Decl
n "stepAngle"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 3
suid 10,0
)
declText (MLText
uid 1560,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,26000,19300,27000"
st "SIGNAL stepAngle  : signed(phaseBitNb-1 downto 0)"
)
)
*30 (Net
uid 1567,0
decl (Decl
n "phaseIn"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 1
suid 11,0
)
declText (MLText
uid 1568,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,24000,19200,25000"
st "SIGNAL phaseIn    : signed(phaseBitNb-1 downto 0)"
)
)
*31 (Net
uid 1575,0
decl (Decl
n "yInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 8
suid 12,0
)
declText (MLText
uid 1576,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,31000,20300,32000"
st "SIGNAL yInShifted : unsigned(sineBitNb-1-1 downto 0)"
)
)
*32 (Net
uid 1583,0
decl (Decl
n "yIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 7
suid 13,0
)
declText (MLText
uid 1584,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,30000,19600,31000"
st "SIGNAL yIn        : unsigned(sineBitNb-1-1 downto 0)"
)
)
*33 (Net
uid 1591,0
decl (Decl
n "phaseOut"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 2
suid 14,0
)
declText (MLText
uid 1592,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,25000,19500,26000"
st "SIGNAL phaseOut   : signed(phaseBitNb-1 downto 0)"
)
)
*34 (Net
uid 1599,0
decl (Decl
n "yOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 9
suid 15,0
)
declText (MLText
uid 1600,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,32000,19900,33000"
st "SIGNAL yOut       : unsigned(sineBitNb-1-1 downto 0)"
)
)
*35 (Net
uid 1607,0
decl (Decl
n "xOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 6
suid 16,0
)
declText (MLText
uid 1608,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,29000,19900,30000"
st "SIGNAL xOut       : unsigned(sineBitNb-1-1 downto 0)"
)
)
*36 (Net
uid 1615,0
decl (Decl
n "xInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 5
suid 17,0
)
declText (MLText
uid 1616,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,28000,20300,29000"
st "SIGNAL xInShifted : unsigned(sineBitNb-1-1 downto 0)"
)
)
*37 (Net
uid 1623,0
decl (Decl
n "xIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 4
suid 18,0
)
declText (MLText
uid 1624,0
va (VaSet
font "Verdana,8,0"
)
xt "-4000,27000,19600,28000"
st "SIGNAL xIn        : unsigned(sineBitNb-1-1 downto 0)"
)
)
*38 (CommentText
uid 1863,0
shape (Rectangle
uid 1864,0
layer 0
va (VaSet
vasetType 1
fg "44461,55512,59110"
lineColor "0,0,32768"
)
xt "60000,61000,76200,63000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1865,0
va (VaSet
font "Verdana,18,0"
)
xt "60200,61200,60200,61200"
st "
use COR2.do
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 16200
)
)
*39 (Wire
uid 1561,0
shape (OrthoPolyLine
uid 1562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,40000,43250,52000"
pts [
"43250,40000"
"40000,40000"
"40000,52000"
]
)
start &23
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1565,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "37000,38800,42800,40000"
st "stepAngle"
blo "37000,39800"
tm "WireNameMgr"
)
s (Text
uid 1674,0
va (VaSet
)
xt "37000,40000,37000,40000"
blo "37000,40000"
tm "SignalTypeMgr"
)
)
on &29
)
*40 (Wire
uid 1569,0
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,38000,43250,52000"
pts [
"43250,38000"
"38000,38000"
"38000,52000"
]
)
start &18
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1573,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
)
xt "37250,36800,42050,38000"
st "phaseIn"
blo "37250,37800"
tm "WireNameMgr"
)
s (Text
uid 1677,0
va (VaSet
)
xt "37250,38000,37250,38000"
blo "37250,38000"
tm "SignalTypeMgr"
)
)
on &30
)
*41 (Wire
uid 1577,0
shape (OrthoPolyLine
uid 1578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,36000,43250,52000"
pts [
"43250,36000"
"36000,36000"
"36000,52000"
]
)
start &24
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1581,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
)
xt "37000,34800,43600,36000"
st "yInShifted"
blo "37000,35800"
tm "WireNameMgr"
)
s (Text
uid 1680,0
va (VaSet
)
xt "37000,36000,37000,36000"
blo "37000,36000"
tm "SignalTypeMgr"
)
)
on &31
)
*42 (Wire
uid 1585,0
shape (OrthoPolyLine
uid 1586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,34000,43250,52000"
pts [
"43250,34000"
"34000,34000"
"34000,52000"
]
)
start &22
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1590,0
va (VaSet
)
xt "37000,32800,39400,34000"
st "yIn"
blo "37000,33800"
tm "WireNameMgr"
)
s (Text
uid 1683,0
va (VaSet
)
xt "37000,34000,37000,34000"
blo "37000,34000"
tm "SignalTypeMgr"
)
)
on &32
)
*43 (Wire
uid 1593,0
shape (OrthoPolyLine
uid 1594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,38000,64000,52000"
pts [
"60750,38000"
"64000,38000"
"64000,52000"
]
)
start &19
end &12
sat 32
eat 1
sty 1
stc 0
sf 1
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1598,0
va (VaSet
)
xt "62750,36800,68350,38000"
st "phaseOut"
blo "62750,37800"
tm "WireNameMgr"
)
s (Text
uid 1686,0
va (VaSet
)
xt "62750,38000,62750,38000"
blo "62750,38000"
tm "SignalTypeMgr"
)
)
on &33
)
*44 (Wire
uid 1601,0
shape (OrthoPolyLine
uid 1602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,34000,66000,52000"
pts [
"60750,34000"
"66000,34000"
"66000,52000"
]
)
start &20
end &12
sat 32
eat 1
sty 1
stc 0
sf 1
tg (WTG
uid 1605,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1606,0
va (VaSet
)
xt "62750,32800,65950,34000"
st "yOut"
blo "62750,33800"
tm "WireNameMgr"
)
s (Text
uid 1689,0
va (VaSet
)
xt "62750,34000,62750,34000"
blo "62750,34000"
tm "SignalTypeMgr"
)
)
on &34
)
*45 (Wire
uid 1609,0
shape (OrthoPolyLine
uid 1610,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,30000,68000,52000"
pts [
"60750,30000"
"68000,30000"
"68000,52000"
]
)
start &17
end &12
sat 32
eat 1
sty 1
stc 0
sf 1
tg (WTG
uid 1613,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1614,0
va (VaSet
)
xt "62750,28800,65950,30000"
st "xOut"
blo "62750,29800"
tm "WireNameMgr"
)
s (Text
uid 1692,0
va (VaSet
)
xt "62750,30000,62750,30000"
blo "62750,30000"
tm "SignalTypeMgr"
)
)
on &35
)
*46 (Wire
uid 1617,0
shape (OrthoPolyLine
uid 1618,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,32000,43250,52000"
pts [
"43250,32000"
"32000,32000"
"32000,52000"
]
)
start &25
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1621,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1622,0
va (VaSet
)
xt "37000,30800,43600,32000"
st "xInShifted"
blo "37000,31800"
tm "WireNameMgr"
)
s (Text
uid 1695,0
va (VaSet
)
xt "37000,32000,37000,32000"
blo "37000,32000"
tm "SignalTypeMgr"
)
)
on &36
)
*47 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,30000,43250,52000"
pts [
"43250,30000"
"30000,30000"
"30000,52000"
]
)
start &21
end &12
sat 32
eat 2
sty 1
stc 0
sf 1
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1630,0
va (VaSet
)
xt "37000,28800,39400,30000"
st "xIn"
blo "37000,29800"
tm "WireNameMgr"
)
s (Text
uid 1698,0
va (VaSet
)
xt "37000,30000,37000,30000"
blo "37000,30000"
tm "SignalTypeMgr"
)
)
on &37
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *48 (PackageList
uid 237,0
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 761,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,11000,900,12000"
st "Package List"
blo "-6000,11800"
)
*50 (MLText
uid 762,0
va (VaSet
)
xt "-6000,12000,11500,15600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 240,0
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 241,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*52 (Text
uid 242,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*53 (MLText
uid 243,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*54 (Text
uid 244,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*55 (MLText
uid 245,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*56 (Text
uid 246,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*57 (MLText
uid 247,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-7445,9592,119912,78788"
cachedDiagramExtent "-6000,0,92000,77000"
pageSetupInfo (PageSetupInfo
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 75
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,11000"
lastUid 1906,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,8,1"
)
xt "1300,1100,4100,2100"
st "Panel0"
blo "1300,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
font "Verdana,8,1"
)
xt "2100,3000,5700,4000"
st "<library>"
blo "2100,3800"
tm "BdLibraryNameMgr"
)
*59 (Text
va (VaSet
font "Verdana,8,1"
)
xt "2100,4000,5500,5000"
st "<block>"
blo "2100,4800"
tm "BlkNameMgr"
)
*60 (Text
va (VaSet
font "Verdana,8,1"
)
xt "2100,5000,3900,6000"
st "U_0"
blo "2100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,3000,2800,4000"
st "Library"
blo "-100,3800"
)
*62 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,4000,6800,5000"
st "MWComponent"
blo "-100,4800"
)
*63 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,5000,1700,6000"
st "U_0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
font "Verdana,8,1"
)
xt "900,3000,3800,4000"
st "Library"
blo "900,3800"
tm "BdLibraryNameMgr"
)
*65 (Text
va (VaSet
font "Verdana,8,1"
)
xt "900,4000,7100,5000"
st "SaComponent"
blo "900,4800"
tm "CptNameMgr"
)
*66 (Text
va (VaSet
font "Verdana,8,1"
)
xt "900,5000,2700,6000"
st "U_0"
blo "900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
font "Verdana,8,1"
)
xt "400,3000,3300,4000"
st "Library"
blo "400,3800"
)
*68 (Text
va (VaSet
font "Verdana,8,1"
)
xt "400,4000,7400,5000"
st "VhdlComponent"
blo "400,4800"
)
*69 (Text
va (VaSet
font "Verdana,8,1"
)
xt "400,5000,2200,6000"
st "U_0"
blo "400,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,3000,2800,4000"
st "Library"
blo "-100,3800"
)
*71 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,4000,7800,5000"
st "VerilogComponent"
blo "-100,4800"
)
*72 (Text
va (VaSet
font "Verdana,8,1"
)
xt "-100,5000,1700,6000"
st "U_0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
va (VaSet
font "Verdana,8,1"
)
xt "3300,3700,5000,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*74 (Text
va (VaSet
font "Verdana,8,1"
)
xt "3300,4700,4100,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*76 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*78 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,17600,1000,18600"
st "Declarations"
blo "-6000,18400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,18600,-2600,19600"
st "Ports:"
blo "-6000,19400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,19600,-1200,20600"
st "Pre User:"
blo "-6000,20400"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-4000,20600,16800,23000"
st "constant phaseBitNb: positive := 12;
constant sineBitNb: positive := 10;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-6000,23000,3000,24000"
st "Diagram Signals:"
blo "-6000,23800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-6000,17600,0,18600"
st "Post User:"
blo "-6000,18400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-6000,17600,-6000,17600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 18,0
usingSuid 1
emptyRow *79 (LEmptyRow
)
uid 1152,0
optionalChildren [
*80 (RefLabelRowHdr
)
*81 (TitleRowHdr
)
*82 (FilterRowHdr
)
*83 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*84 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*85 (GroupColHdr
tm "GroupColHdrMgr"
)
*86 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*87 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*88 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*89 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*90 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*91 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*92 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stepAngle"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 3
suid 10,0
)
)
uid 1631,0
)
*93 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseIn"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 1
suid 11,0
)
)
uid 1633,0
)
*94 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "yInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 8
suid 12,0
)
)
uid 1635,0
)
*95 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "yIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 7
suid 13,0
)
)
uid 1637,0
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseOut"
t "signed"
b "(phaseBitNb-1 downto 0)"
o 2
suid 14,0
)
)
uid 1639,0
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "yOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 9
suid 15,0
)
)
uid 1641,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xOut"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 6
suid 16,0
)
)
uid 1643,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xInShifted"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 5
suid 17,0
)
)
uid 1645,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xIn"
t "unsigned"
b "(sineBitNb-1-1 downto 0)"
o 4
suid 18,0
)
)
uid 1647,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1165,0
optionalChildren [
*101 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *102 (MRCItem
litem &79
pos 9
dimension 20
)
uid 1167,0
optionalChildren [
*103 (MRCItem
litem &80
pos 0
dimension 20
uid 1168,0
)
*104 (MRCItem
litem &81
pos 1
dimension 23
uid 1169,0
)
*105 (MRCItem
litem &82
pos 2
hidden 1
dimension 20
uid 1170,0
)
*106 (MRCItem
litem &92
pos 0
dimension 20
uid 1632,0
)
*107 (MRCItem
litem &93
pos 1
dimension 20
uid 1634,0
)
*108 (MRCItem
litem &94
pos 2
dimension 20
uid 1636,0
)
*109 (MRCItem
litem &95
pos 3
dimension 20
uid 1638,0
)
*110 (MRCItem
litem &96
pos 4
dimension 20
uid 1640,0
)
*111 (MRCItem
litem &97
pos 5
dimension 20
uid 1642,0
)
*112 (MRCItem
litem &98
pos 6
dimension 20
uid 1644,0
)
*113 (MRCItem
litem &99
pos 7
dimension 20
uid 1646,0
)
*114 (MRCItem
litem &100
pos 8
dimension 20
uid 1648,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1171,0
optionalChildren [
*115 (MRCItem
litem &83
pos 0
dimension 20
uid 1172,0
)
*116 (MRCItem
litem &85
pos 1
dimension 50
uid 1173,0
)
*117 (MRCItem
litem &86
pos 2
dimension 100
uid 1174,0
)
*118 (MRCItem
litem &87
pos 3
dimension 50
uid 1175,0
)
*119 (MRCItem
litem &88
pos 4
dimension 100
uid 1176,0
)
*120 (MRCItem
litem &89
pos 5
dimension 100
uid 1177,0
)
*121 (MRCItem
litem &90
pos 6
dimension 50
uid 1178,0
)
*122 (MRCItem
litem &91
pos 7
dimension 80
uid 1179,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1166,0
vaOverrides [
]
)
]
)
uid 1151,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *123 (LEmptyRow
)
uid 1181,0
optionalChildren [
*124 (RefLabelRowHdr
)
*125 (TitleRowHdr
)
*126 (FilterRowHdr
)
*127 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*128 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*129 (GroupColHdr
tm "GroupColHdrMgr"
)
*130 (NameColHdr
tm "GenericNameColHdrMgr"
)
*131 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*132 (InitColHdr
tm "GenericValueColHdrMgr"
)
*133 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*134 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 1193,0
optionalChildren [
*135 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *136 (MRCItem
litem &123
pos 0
dimension 20
)
uid 1195,0
optionalChildren [
*137 (MRCItem
litem &124
pos 0
dimension 20
uid 1196,0
)
*138 (MRCItem
litem &125
pos 1
dimension 23
uid 1197,0
)
*139 (MRCItem
litem &126
pos 2
hidden 1
dimension 20
uid 1198,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1199,0
optionalChildren [
*140 (MRCItem
litem &127
pos 0
dimension 20
uid 1200,0
)
*141 (MRCItem
litem &129
pos 1
dimension 50
uid 1201,0
)
*142 (MRCItem
litem &130
pos 2
dimension 100
uid 1202,0
)
*143 (MRCItem
litem &131
pos 3
dimension 100
uid 1203,0
)
*144 (MRCItem
litem &132
pos 4
dimension 50
uid 1204,0
)
*145 (MRCItem
litem &133
pos 5
dimension 50
uid 1205,0
)
*146 (MRCItem
litem &134
pos 6
dimension 80
uid 1206,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1194,0
vaOverrides [
]
)
]
)
uid 1180,0
type 1
)
activeModelName "BlockDiag"
)
