// Seed: 1676284875
module module_0 (
    input uwire id_0
    , id_21,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    output wor id_4,
    output wand id_5
    , id_22,
    input wire id_6,
    output wire id_7,
    output wire id_8,
    input uwire id_9,
    output tri1 id_10,
    output wire id_11,
    output supply1 id_12,
    output tri1 id_13,
    output wire id_14,
    output tri id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wor id_18,
    output tri0 id_19
);
  wire id_23;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2
    , id_5,
    output supply0 id_3
);
  assign id_5 = 1;
  wire id_6;
  wire id_7 = id_6;
  module_0(
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3
  );
endmodule
