{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524302931099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524302931106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 21 16:28:50 2018 " "Processing started: Sat Apr 21 16:28:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524302931106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302931106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FiTe -c FiTe " "Command: quartus_map --read_settings_files=on --write_settings_files=off FiTe -c FiTe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302931106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524302932102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524302932103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub28bits.v 1 1 " "Found 1 design units, including 1 entities, in source file sub28bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub28bits " "Found entity 1: Sub28bits" {  } { { "Sub28bits.v" "" { Text "D:/Final Test/Sub28bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift24bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shift24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift24bit " "Found entity 1: shift24bit" {  } { { "shift24bit.v" "" { Text "D:/Final Test/shift24bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A Mux4to1.v(2) " "Verilog HDL Declaration information at Mux4to1.v(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Mux4to1.v" "" { Text "D:/Final Test/Mux4to1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524302951014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B Mux4to1.v(2) " "Verilog HDL Declaration information at Mux4to1.v(2): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Mux4to1.v" "" { Text "D:/Final Test/Mux4to1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524302951014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "o O Mux4to1.v(2) " "Verilog HDL Declaration information at Mux4to1.v(2): object \"o\" differs only in case from object \"O\" in the same scope" {  } { { "Mux4to1.v" "" { Text "D:/Final Test/Mux4to1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524302951014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s S Mux4to1.v(2) " "Verilog HDL Declaration information at Mux4to1.v(2): object \"s\" differs only in case from object \"S\" in the same scope" {  } { { "Mux4to1.v" "" { Text "D:/Final Test/Mux4to1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524302951015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "D:/Final Test/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla28bits.v 1 1 " "Found 1 design units, including 1 entities, in source file cla28bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA28bits " "Found entity 1: CLA28bits" {  } { { "CLA28bits.v" "" { Text "D:/Final Test/CLA28bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bu2_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bu2_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bu2_28bit " "Found entity 1: bu2_28bit" {  } { { "bu2_28bit.v" "" { Text "D:/Final Test/bu2_28bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_floating.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_floating.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_floating " "Found entity 1: add_sub_floating" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1bit_1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1bit_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_1bit_1 " "Found entity 1: Counter_1bit_1" {  } { { "Counter_1bit_1.v" "" { Text "D:/Final Test/Counter_1bit_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_23bit_1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_23bit_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_23bit_1 " "Found entity 1: Counter_23bit_1" {  } { { "Counter_23bit_1.v" "" { Text "D:/Final Test/Counter_23bit_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "widen4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file widen4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 widen5bit " "Found entity 1: widen5bit" {  } { { "widen4bit.v" "" { Text "D:/Final Test/widen4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA5bit " "Found entity 1: CLA5bit" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "D:/Final Test/shift_left.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brain.v 1 1 " "Found 1 design units, including 1 entities, in source file brain.v" { { "Info" "ISGN_ENTITY_NAME" "1 Brain " "Found entity 1: Brain" {  } { { "Brain.v" "" { Text "D:/Final Test/Brain.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524302951050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302951050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tepmnot1 Sub.v(19) " "Verilog HDL Implicit Net warning at Sub.v(19): created implicit net for \"tepmnot1\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 Sub.v(22) " "Verilog HDL Implicit Net warning at Sub.v(22): created implicit net for \"temp1\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp100 Sub.v(24) " "Verilog HDL Implicit Net warning at Sub.v(24): created implicit net for \"temp100\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempnot2 Sub.v(30) " "Verilog HDL Implicit Net warning at Sub.v(30): created implicit net for \"tempnot2\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 Sub.v(33) " "Verilog HDL Implicit Net warning at Sub.v(33): created implicit net for \"temp2\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 Sub.v(34) " "Verilog HDL Implicit Net warning at Sub.v(34): created implicit net for \"temp3\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp102 Sub.v(36) " "Verilog HDL Implicit Net warning at Sub.v(36): created implicit net for \"temp102\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempnot3 Sub.v(43) " "Verilog HDL Implicit Net warning at Sub.v(43): created implicit net for \"tempnot3\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 Sub.v(46) " "Verilog HDL Implicit Net warning at Sub.v(46): created implicit net for \"temp4\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 Sub.v(47) " "Verilog HDL Implicit Net warning at Sub.v(47): created implicit net for \"temp5\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 Sub.v(48) " "Verilog HDL Implicit Net warning at Sub.v(48): created implicit net for \"temp6\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp104 Sub.v(50) " "Verilog HDL Implicit Net warning at Sub.v(50): created implicit net for \"temp104\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempnot4 Sub.v(55) " "Verilog HDL Implicit Net warning at Sub.v(55): created implicit net for \"tempnot4\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 Sub.v(58) " "Verilog HDL Implicit Net warning at Sub.v(58): created implicit net for \"temp7\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 Sub.v(59) " "Verilog HDL Implicit Net warning at Sub.v(59): created implicit net for \"temp8\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 Sub.v(60) " "Verilog HDL Implicit Net warning at Sub.v(60): created implicit net for \"temp9\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp10 Sub.v(61) " "Verilog HDL Implicit Net warning at Sub.v(61): created implicit net for \"temp10\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp106 Sub.v(63) " "Verilog HDL Implicit Net warning at Sub.v(63): created implicit net for \"temp106\"" {  } { { "Sub.v" "" { Text "D:/Final Test/Sub.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 CLA.v(18) " "Verilog HDL Implicit Net warning at CLA.v(18): created implicit net for \"temp1\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 CLA.v(31) " "Verilog HDL Implicit Net warning at CLA.v(31): created implicit net for \"temp2\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 CLA.v(32) " "Verilog HDL Implicit Net warning at CLA.v(32): created implicit net for \"temp3\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 CLA.v(47) " "Verilog HDL Implicit Net warning at CLA.v(47): created implicit net for \"temp4\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 CLA.v(48) " "Verilog HDL Implicit Net warning at CLA.v(48): created implicit net for \"temp5\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 CLA.v(49) " "Verilog HDL Implicit Net warning at CLA.v(49): created implicit net for \"temp6\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 CLA.v(65) " "Verilog HDL Implicit Net warning at CLA.v(65): created implicit net for \"temp7\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 CLA.v(66) " "Verilog HDL Implicit Net warning at CLA.v(66): created implicit net for \"temp8\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 CLA.v(67) " "Verilog HDL Implicit Net warning at CLA.v(67): created implicit net for \"temp9\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp10 CLA.v(68) " "Verilog HDL Implicit Net warning at CLA.v(68): created implicit net for \"temp10\"" {  } { { "CLA.v" "" { Text "D:/Final Test/CLA.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 Counter_1bit_1.v(13) " "Verilog HDL Implicit Net warning at Counter_1bit_1.v(13): created implicit net for \"temp1\"" {  } { { "Counter_1bit_1.v" "" { Text "D:/Final Test/Counter_1bit_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co4 Counter_23bit_1.v(55) " "Verilog HDL Implicit Net warning at Counter_23bit_1.v(55): created implicit net for \"Co4\"" {  } { { "Counter_23bit_1.v" "" { Text "D:/Final Test/Counter_23bit_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co11 Counter_23bit_1.v(76) " "Verilog HDL Implicit Net warning at Counter_23bit_1.v(76): created implicit net for \"Co11\"" {  } { { "Counter_23bit_1.v" "" { Text "D:/Final Test/Counter_23bit_1.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co14 Counter_23bit_1.v(85) " "Verilog HDL Implicit Net warning at Counter_23bit_1.v(85): created implicit net for \"Co14\"" {  } { { "Counter_23bit_1.v" "" { Text "D:/Final Test/Counter_23bit_1.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Co17 Counter_23bit_1.v(94) " "Verilog HDL Implicit Net warning at Counter_23bit_1.v(94): created implicit net for \"Co17\"" {  } { { "Counter_23bit_1.v" "" { Text "D:/Final Test/Counter_23bit_1.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 CLA5bit.v(23) " "Verilog HDL Implicit Net warning at CLA5bit.v(23): created implicit net for \"temp1\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2 CLA5bit.v(36) " "Verilog HDL Implicit Net warning at CLA5bit.v(36): created implicit net for \"temp2\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp3 CLA5bit.v(37) " "Verilog HDL Implicit Net warning at CLA5bit.v(37): created implicit net for \"temp3\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp4 CLA5bit.v(52) " "Verilog HDL Implicit Net warning at CLA5bit.v(52): created implicit net for \"temp4\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp5 CLA5bit.v(53) " "Verilog HDL Implicit Net warning at CLA5bit.v(53): created implicit net for \"temp5\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp6 CLA5bit.v(54) " "Verilog HDL Implicit Net warning at CLA5bit.v(54): created implicit net for \"temp6\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp7 CLA5bit.v(70) " "Verilog HDL Implicit Net warning at CLA5bit.v(70): created implicit net for \"temp7\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp8 CLA5bit.v(71) " "Verilog HDL Implicit Net warning at CLA5bit.v(71): created implicit net for \"temp8\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp9 CLA5bit.v(72) " "Verilog HDL Implicit Net warning at CLA5bit.v(72): created implicit net for \"temp9\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp10 CLA5bit.v(73) " "Verilog HDL Implicit Net warning at CLA5bit.v(73): created implicit net for \"temp10\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp11 CLA5bit.v(88) " "Verilog HDL Implicit Net warning at CLA5bit.v(88): created implicit net for \"temp11\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp12 CLA5bit.v(89) " "Verilog HDL Implicit Net warning at CLA5bit.v(89): created implicit net for \"temp12\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp13 CLA5bit.v(90) " "Verilog HDL Implicit Net warning at CLA5bit.v(90): created implicit net for \"temp13\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp14 CLA5bit.v(91) " "Verilog HDL Implicit Net warning at CLA5bit.v(91): created implicit net for \"temp14\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp15 CLA5bit.v(92) " "Verilog HDL Implicit Net warning at CLA5bit.v(92): created implicit net for \"temp15\"" {  } { { "CLA5bit.v" "" { Text "D:/Final Test/CLA5bit.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub_floating " "Elaborating entity \"add_sub_floating\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524302951112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fr_A add_sub_floating.v(7) " "Verilog HDL or VHDL warning at add_sub_floating.v(7): object \"Fr_A\" assigned a value but never read" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524302951141 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fr_B add_sub_floating.v(7) " "Verilog HDL or VHDL warning at add_sub_floating.v(7): object \"Fr_B\" assigned a value but never read" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524302951141 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sign_A add_sub_floating.v(9) " "Verilog HDL or VHDL warning at add_sub_floating.v(9): object \"Sign_A\" assigned a value but never read" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524302951141 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sign_B add_sub_floating.v(9) " "Verilog HDL or VHDL warning at add_sub_floating.v(9): object \"Sign_B\" assigned a value but never read" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524302951141 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compare add_sub_floating.v(49) " "Verilog HDL or VHDL warning at add_sub_floating.v(49): object \"compare\" assigned a value but never read" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524302951141 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 add_sub_floating.v(23) " "Verilog HDL assignment warning at add_sub_floating.v(23): truncated value with size 2 to match size of target (1)" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524302951142 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 add_sub_floating.v(24) " "Verilog HDL assignment warning at add_sub_floating.v(24): truncated value with size 2 to match size of target (1)" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524302951142 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 add_sub_floating.v(31) " "Verilog HDL assignment warning at add_sub_floating.v(31): truncated value with size 24 to match size of target (16)" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524302951142 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 add_sub_floating.v(33) " "Verilog HDL assignment warning at add_sub_floating.v(33): truncated value with size 24 to match size of target (16)" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524302951142 "|add_sub_floating"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout add_sub_floating.v(6) " "Output port \"Cout\" at add_sub_floating.v(6) has no driver" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524302951142 "|add_sub_floating"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bu2_28bit bu2_28bit:bu1 " "Elaborating entity \"bu2_28bit\" for hierarchy \"bu2_28bit:bu1\"" {  } { { "add_sub_floating.v" "bu1" { Text "D:/Final Test/add_sub_floating.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA bu2_28bit:bu1\|CLA:cla1 " "Elaborating entity \"CLA\" for hierarchy \"bu2_28bit:bu1\|CLA:cla1\"" {  } { { "bu2_28bit.v" "cla1" { Text "D:/Final Test/bu2_28bit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA28bits CLA28bits:CLA1 " "Elaborating entity \"CLA28bits\" for hierarchy \"CLA28bits:CLA1\"" {  } { { "add_sub_floating.v" "CLA1" { Text "D:/Final Test/add_sub_floating.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift24bit shift24bit:sh1 " "Elaborating entity \"shift24bit\" for hierarchy \"shift24bit:sh1\"" {  } { { "add_sub_floating.v" "sh1" { Text "D:/Final Test/add_sub_floating.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub28bits Sub28bits:Sub1 " "Elaborating entity \"Sub28bits\" for hierarchy \"Sub28bits:Sub1\"" {  } { { "add_sub_floating.v" "Sub1" { Text "D:/Final Test/add_sub_floating.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub Sub28bits:Sub1\|Sub:sub1 " "Elaborating entity \"Sub\" for hierarchy \"Sub28bits:Sub1\|Sub:sub1\"" {  } { { "Sub28bits.v" "sub1" { Text "D:/Final Test/Sub28bits.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302951194 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Ci cla1 32 1 " "Port \"Ci\" on the entity instantiation of \"cla1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "bu2_28bit.v" "cla1" { Text "D:/Final Test/bu2_28bit.v" 51 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1524302951283 "|add_sub_floating|bu2_28bit:bu1|CLA:cla1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524302952808 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524302953511 "|add_sub_floating|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524302953511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524302953662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Final Test/output_files/FiTe.map.smsg " "Generated suppressed messages file D:/Final Test/output_files/FiTe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302955919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524302956099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524302956099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[28\] " "No output dependent on input pin \"A\[28\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|A[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[29\] " "No output dependent on input pin \"A\[29\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|A[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[30\] " "No output dependent on input pin \"A\[30\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|A[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[31\] " "No output dependent on input pin \"A\[31\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|A[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[28\] " "No output dependent on input pin \"B\[28\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|B[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[29\] " "No output dependent on input pin \"B\[29\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|B[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[30\] " "No output dependent on input pin \"B\[30\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|B[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[31\] " "No output dependent on input pin \"B\[31\]\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|B[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "add_sub_floating.v" "" { Text "D:/Final Test/add_sub_floating.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524302956210 "|add_sub_floating|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524302956210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "891 " "Implemented 891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524302956214 ""} { "Info" "ICUT_CUT_TM_OPINS" "193 " "Implemented 193 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524302956214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "633 " "Implemented 633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524302956214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524302956214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524302956236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 21 16:29:16 2018 " "Processing ended: Sat Apr 21 16:29:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524302956236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524302956236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524302956236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524302956236 ""}
