//===- RL78InsertExchangeInstructions.cpp - Define TargetMachine for RL78 -===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
//
//===----------------------------------------------------------------------===//
// TODO: Revisit this whole file, maybe move some of xch to ISelLowering
#include "RL78TargetMachine.h"

using namespace llvm;

#define DEBUG_TYPE "insert-exchange"

namespace {
class RL78InsertExchangeInstructionsPass : public MachineFunctionPass {
public:
  RL78InsertExchangeInstructionsPass() : MachineFunctionPass(ID) {}

  StringRef getPassName() const override {
    return "RL78 insert exchange instructions";
  }

  bool runOnMachineFunction(MachineFunction &MF) override;

  // private:
  static char ID;
};

char RL78InsertExchangeInstructionsPass::ID = 0;
} // end anonymous namespace

FunctionPass *llvm::createRL78InsertExchangeInstructionsPass() {
  return new RL78InsertExchangeInstructionsPass();
}

namespace llvm {
void initializeRL78InsertExchangeInstructionsPassPass(PassRegistry &);
}

// if operand(opIndex) is NOT A register (and it needs to be) we need to
// exchange the value to A and back in other words generate the following
// sequence: xch A, Rx op A, <...> xch A, Rx
static void insert8BitExchange(MachineInstr &MI, unsigned opIndex, DebugLoc &DL,
                               MachineBasicBlock &MBB,
                               const TargetInstrInfo *TII, bool isALive,
                               bool isDefOp0 = true) {
  // MBB.dump();
  // MI.dump();

  if (opIndex == 0 && MI.getOpcode() != RL78::XCH_A_r &&
      MI.getOperand(opIndex).isTied()) {
    if ((!isALive) && MI.getOperand(opIndex + 1).isKill()) {
      BuildMI(MBB, MI, DL, TII->get(RL78::MOV_A_r), RL78::R1)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Kill);
    }
  }

  // if dest is NOT A register we need to exchange the value to A and back
  if (!RL78::RL78ARegRegClass.contains(MI.getOperand(opIndex).getReg())) {
    // if the operand is "Kill"
    if ((!isALive) && MI.getOperand(opIndex).isKill()) {
      BuildMI(MBB, MI, DL, TII->get(RL78::MOV_A_r), RL78::R1)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Kill);
    }
    // if register is "Def"
    else if ((!isALive) && MI.getOperand(opIndex).isDef()) {
      BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::MOV_r_A),
              MI.getOperand(opIndex).getReg())
          .addReg(RL78::R1, RegState::Kill);
    } else {
      // generate the following sequence:
      // xch A, Rx
      // op A, <...>
      // xch A, Rx
      BuildMI(MBB, MI, DL, TII->get(RL78::XCH_A_r), RL78::R1)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Define)
          .addReg(RL78::R1, RegState::Kill)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Kill);
      BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::XCH_A_r),
              RL78::R1)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Define)
          .addReg(RL78::R1, RegState::Kill)
          .addReg(MI.getOperand(opIndex).getReg(), RegState::Kill);
    }
  }
  //
  if (MI.getOpcode() != RL78::XCH_A_r) {
    MI.getOperand(opIndex).ChangeToRegister(RL78::R1, isDefOp0);
    // In case we have all 3 operands are equal.
    if (MI.getOpcode() == RL78::XOR_r_r || MI.getOpcode() == RL78::AND_r_r ||
        MI.getOpcode() == RL78::OR_r_r) {
      assert(MI.getOperand(opIndex).isTied());
      if (MI.getOperand(2).getReg() == MI.getOperand(1).getReg())
        MI.getOperand(2).ChangeToRegister(RL78::R1, false);
    }
    // is it tied to operand1?
    if ((opIndex == 0) && MI.getOperand(opIndex).isTied())
      MI.getOperand(1).ChangeToRegister(RL78::R1, false);
  } else {
    if (MI.getOperand(1).getReg() == RL78::R1) {
      MI.getOperand(1).ChangeToRegister(MI.getOperand(0).getReg(), true);
      MI.getOperand(3).ChangeToRegister(MI.getOperand(0).getReg(), true);
    }
    MI.getOperand(0).ChangeToRegister(RL78::R1, true);
    MI.getOperand(2).ChangeToRegister(RL78::R1, false);
  }
  // MBB.dump();
}

// if operand(opIndex) is NOT A register (and it needs to be) we need to
// exchange the value to A and back in other words generate the following
// sequence: xchw AX, RPx op AX, <...> xchw AX, RPx
static void insert16BitExchange(MachineInstr &MI, unsigned opIndex,
                                DebugLoc &DL, MachineBasicBlock &MBB,
                                const TargetInstrInfo *TII, bool isAXLive) {
  // MBB.dump();
  // MI.dump();
  unsigned Reg = MI.getOperand(opIndex).getReg();
  // if dest is NOT A register we need to exchange the value to A and back
  if (Reg != RL78::RP0) {
    // if the operand is "Kill"
    if ((!isAXLive) && MI.getOperand(opIndex).isKill()) {
      if (RL78::RL78BCDEHLRegClass.contains(Reg))
        BuildMI(MBB, MI, DL, TII->get(RL78::MOVW_AX_rp), RL78::RP0)
            .addReg(Reg, RegState::Kill);
      else
        BuildMI(MBB, MI, DL, TII->get(RL78::MOVW_AX_rp), RL78::RP0)
            .addReg(Reg, RegState::Kill);
    }
    // if register is "Def"
    else if ((!isAXLive) && MI.getOperand(opIndex).isDef()) {
      BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::MOVW_rp_AX),
              Reg)
          .addReg(RL78::RP0, RegState::Kill);
    } else {
      // generate the following sequence:
      // xchw AX, Rx
      // op AX, <...>
      // xchw A, Rx
      if (!MBB.getParent()->getRegInfo().isReserved(Reg)) {
        BuildMI(MBB, MI, DL, TII->get(RL78::XCHW_AX_rp), RL78::RP0)
            .addReg(Reg, RegState::Define)
            .addReg(RL78::RP0, RegState::Kill)
            .addReg(Reg, RegState::Kill);
        BuildMI(MBB, std::next(MI.getIterator()), DL,
                TII->get(RL78::XCHW_AX_rp), RL78::RP0)
            .addReg(Reg, RegState::Define)
            .addReg(RL78::RP0, RegState::Kill)
            .addReg(Reg, RegState::Kill);
      } else {
        // TODO: revisit this!
        // TODO: we need a CFI_INSTRUCTION everywhere we a have a PUSH/POP
        BuildMI(MBB, MI, DL, TII->get(RL78::PUSH_rp))
            .addReg(RL78::RP0, RegState::Kill);
        BuildMI(MBB, MI, DL, TII->get(RL78::MOVW_AX_rp), RL78::RP0)
            .addReg(Reg, RegState::Kill);
        // OBS. the order of the next 2 instruction is not wrong, they will be
        // inserted in the right order
        BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::POP_rp),
                RL78::RP0);
        // Only if the operand is def we need to copy it back from AX.
        if (MI.getOperand(opIndex).isDef())
          BuildMI(MBB, std::next(MI.getIterator()), DL,
                  TII->get(RL78::MOVW_rp_AX), Reg)
              .addReg(RL78::RP0, RegState::Kill);
        // In case of stack operations we need to compensate for the stack
        // pointer change caused by PUSH(SP -= 2), but only when we arent
        // using the FP.
        bool isFpInUse = MBB.getParent()->getRegInfo().isReserved(RL78::RP6);
        if (MI.getOpcode() == RL78::STORE16_stack_slot_rp && !isFpInUse) {
          MI.getOperand(1).setImm(MI.getOperand(1).getImm() + 2);
        }
        if (MI.getOpcode() == RL78::LOAD16_rp_stack_slot && !isFpInUse) {
          MI.getOperand(2).setImm(MI.getOperand(2).getImm() + 2);
        }
      }
    }
  }
  //
  MI.getOperand(opIndex).ChangeToRegister(RL78::RP0,
                                          (opIndex == 0) ? true : false);
  // is it tied to operand1?
  if ((opIndex == 0) && MI.getOperand(opIndex).isTied())
    MI.getOperand(1).ChangeToRegister(RL78::RP0, false);
  // MBB.dump();
}

static void insertHLExchange(MachineInstr &MI, unsigned opIndex, DebugLoc &DL,
                             MachineBasicBlock &MBB,
                             const TargetInstrInfo *TII) {
  assert(MI.getOperand(opIndex).isReg());
  if (MI.getOperand(opIndex).getReg() != RL78::RP6) {
    unsigned badReg = MI.getOperand(opIndex).getReg();
    // TODO: CFA
    BuildMI(MBB, MI, DL, TII->get(RL78::PUSH_rp))
        .addReg(RL78::RP6, RegState::Kill);
    BuildMI(MBB, MI, DL, TII->get(RL78::PUSH_rp))
        .addReg(badReg, RegState::Kill);
    BuildMI(MBB, MI, DL, TII->get(RL78::POP_rp), RL78::RP6);
    MI.getOperand(opIndex).ChangeToRegister(RL78::RP6, false);
    // despite the order here, in the generated code it will be push hl, pop de,
    // pop hl
    BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::POP_rp))
        .addReg(RL78::RP6, RegState::Define);
    BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::POP_rp),
            badReg);
    BuildMI(MBB, std::next(MI.getIterator()), DL, TII->get(RL78::PUSH_rp))
        .addReg(RL78::RP6, RegState::Kill);
  }
}

static void updateAAXLiveness(const MachineInstr &MI, bool &isALive,
                              bool &isXLive) {
  if (MI.isCall() || MI.isKill()) {
    isALive = isXLive = true;
    return;
  }
  // first mark is(A/AX)Live as false if A/AX isKill
  for (unsigned idx = 0, e = MI.getNumOperands(); idx != e; ++idx) {
    if (MI.getOperand(idx).isReg() && MI.getOperand(idx).isKill()) {
      if (MI.getOperand(idx).getReg() == RL78::R1)
        isALive = false;
      if (MI.getOperand(idx).getReg() == RL78::R0)
        isXLive = false;
      else if (MI.getOperand(idx).getReg() == RL78::RP0)
        isXLive = isALive = false;
    }
  }
  // second mark is(A/AX)Live as true if A/AX isDef
  if (MI.getNumOperands() > 0 && MI.getOperand(0).isReg() &&
      MI.getOperand(0).isDef()) {
    if (MI.getOperand(0).getReg() == RL78::R1)
      isALive = true;
    if (MI.getOperand(0).getReg() == RL78::R0)
      isXLive = true;
    else if (MI.getOperand(0).getReg() == RL78::RP0)
      isALive = isXLive = true;
  }
}

// Replace:
// MOVW AX, RP
// <OP> AX, <...>
// MOVW RP, AX<isKIll>
// With:
// <OP> RP, <...>
void RemoveMOVWs(MachineInstr &MI, MachineBasicBlock &MBB,
                 MachineBasicBlock::iterator &Next, llvm::Register Reg = 0) {
  assert(MI.getOperand(0).getReg() == RL78::RP0);
  if ((MachineBasicBlock::iterator(MI) != MBB.begin()) &&
      (MachineBasicBlock::iterator(MI) != MBB.end())) {
    MachineInstr &MI2 = *std::prev(MachineBasicBlock::iterator(MI));
    MachineInstr &MI3 = *std::next(MachineBasicBlock::iterator(MI));
    if ((MI2.getOpcode() == RL78::MOVW_AX_rp) &&
        (MI3.getOpcode() == RL78::MOVW_rp_AX) &&
        (MI3.getOperand(0).getReg() == MI2.getOperand(1).getReg()) &&
        (!Reg || (MI2.getOperand(1).getReg() == Reg)) &&
        MI3.getOperand(1).isKill()) {
      assert(MI2.getOperand(0).getReg() == RL78::RP0);
      assert(MI3.getOperand(1).getReg() == RL78::RP0);
      MI.getOperand(0).ChangeToRegister(MI2.getOperand(1).getReg(), true);
      MI.getOperand(1).ChangeToRegister(MI2.getOperand(1).getReg(), false);
      // We need to update the iterator before erasing MI3.
      Next = std::next(MachineBasicBlock::iterator(MI3));
      // Remove the MOVW instructions.
      MI2.eraseFromParent();
      MI3.eraseFromParent();
    }
  }
}

// FIXME: If we have a store to Offset 0 or 2 and the previous instruction is
// SUBW SP, {2,4} we can replace
// the SUBW and store with 2 push instructions.
// OBS. We can do this only with registers from bank 0.
// if (((MI.getOpcode() == RL78::STORE8_stack_slot_r) || (MI.getOpcode() ==
// RL78::STORE16_stack_slot_r)) &&
//    (Offset <= 2) &&
//    RL78::RL78RPBank0RegClass.contains(MI.getOperand(2).getReg()) &&
//    (MachineBasicBlock::iterator(MI) != MI.getParent()->begin())) {
//    MachineInstr &MI2 = *std::prev(MachineBasicBlock::iterator(MI));
//    //
//    if ((MI2.getOpcode() == RL78::SUBW_sp_imm) && (MI2.getOperand(2).getImm()
//    <= 4) &&
//        (Offset <= MI2.getOperand(2).getImm() - 2)) {
//        //
//        if (MI2.getOperand(2).getImm() == 2) {
//            BuildMI(*MI.getParent(), II, DL,
//            TII->get(RL78::PUSH_r)).add(MI.getOperand(2));
//        }
//        else if (MI2.getOperand(2).getImm() == 4) {
//            BuildMI(*MI.getParent(), II, DL,
//            TII->get(RL78::PUSH_r)).addReg(MI.getOperand(2).getReg());
//            BuildMI(*MI.getParent(), II, DL,
//            TII->get(RL78::PUSH_r)).add(MI.getOperand(2));
//        }
//        //
//        MI.eraseFromParent();
//        MI2.eraseFromParent();
//        //MI.getParent()->dump();
//        return;
//    }
//}
//
bool RL78InsertExchangeInstructionsPass::runOnMachineFunction(
    MachineFunction &MF) {
  const TargetInstrInfo *TII = MF.getSubtarget<RL78Subtarget>().getInstrInfo();
  LLVM_DEBUG(dbgs() << "********** INSERT EXCHANGE INSTRUCTIONS **********\n"
                    << "********** Function: " << MF.getName() << '\n');
  // LiveIntervals *LIS = &getAnalysis<LiveIntervals>();
  // LIS->dump();
  // LiveDebugVariables *DebugVars = &getAnalysis<LiveDebugVariables>();
  LLVM_DEBUG(MF.dump());
  // first step remove pseudos and insert real intructions and XCH instructions
  // where necesarry
  for (MachineBasicBlock &MBB : MF) {
    if (MBB.empty())
      continue;
    //
    bool isALive = MBB.isLiveIn(RL78::R1) || MBB.isLiveIn(RL78::RP0);
    bool isXLive = MBB.isLiveIn(RL78::R0) || MBB.isLiveIn(RL78::RP0);

    for (MachineBasicBlock::iterator Next = MBB.begin(), E = MBB.end();
         Next != E;) {
      MachineInstr &MI = *Next;
      DebugLoc DL = MI.getDebugLoc();
      ++Next;
      updateAAXLiveness(MI, isALive, isXLive);
      // MI.dump();
      switch (MI.getOpcode()) {
      case RL78::MOV_r_imm:
        assert(MI.getOperand(1).isImm());
        // Replace mov X, A + mov A, #0 with shrw AX, 8.
        if ((MI.getOperand(0).getReg() == RL78::R1) &&
            (MI.getOperand(1).getImm() == 0) &&
            (MachineBasicBlock::iterator(MI) != MBB.begin())) {
          MachineInstr &MI2 = *std::prev(MachineBasicBlock::iterator(MI));
          if ((MI2.getOpcode() == RL78::MOV_r_A) &&
              (MI2.getOperand(0).getReg() == RL78::R0)) {
            assert(MI2.getOperand(1).getReg() == RL78::R1);
            // Build the SHRW instruction.
            BuildMI(MBB, MI, DL, TII->get(RL78::SHRW_rp_i), RL78::RP0)
                .addReg(RL78::RP0, RegState::Kill)
                .addImm(8);
            // Remove MOV instructions.
            MI.eraseFromParent();
            MI2.eraseFromParent();
            break;
          }
        }
        // If dest is A/X/B/C we might be able to use CLRB/ONEB.
        if (RL78::RL78Bank0LoRegClass.contains(MI.getOperand(0).getReg())) {
          if (MI.getOperand(1).isImm()) {
            if (MI.getOperand(1).getImm() == 0) {
              // Build the CLRB instruction.
              BuildMI(MBB, MI, DL, TII->get(RL78::CLRB_r))
                  .add(MI.getOperand(0));
              // Erase the MOV instruction.
              MI.eraseFromParent();
            } else if (MI.getOperand(1).getImm() == 1) {
              // Build the CLRB instruction.
              BuildMI(MBB, MI, DL, TII->get(RL78::ONEB_r))
                  .add(MI.getOperand(0));
              // Erase the MOV instruction.
              MI.eraseFromParent();
            }
          }
        }
        break;
      case RL78::MOVW_rp_imm:
        // If dest is AX/BC we might be able to use CLRW/ONEW.
        if (RL78::RL78AXBCRPRegClass.contains(MI.getOperand(0).getReg())) {
          if (MI.getOperand(1).isImm()) {
            if (MI.getOperand(1).getImm() == 0) {
              // Build the CLRW instruction.
              BuildMI(MBB, MI, DL, TII->get(RL78::CLRW_rp))
                  .add(MI.getOperand(0));
              // Erase the MOVW instruction.
              MI.eraseFromParent();
            } else if (MI.getOperand(1).getImm() == 1) {
              // Build the CLRW instruction.
              BuildMI(MBB, MI, DL, TII->get(RL78::ONEW_rp))
                  .add(MI.getOperand(0));
              // Erase the MOVW instruction.
              MI.eraseFromParent();
            }
            // The following optimizations reduce only code size (3 to 2 bytes)
            // they increases cycles count from 1 to 2 so we don't do them when
            // optimizing for speed.
            else if (MF.getFunction().hasMinSize()) {
              // 1. MOVW AX, #0x100 can be replaced with ONEB A + CRLB X.
              // 2. MOVW AX, #0x101 can be replaced with ONEB A + ONEB X.
              if ((MI.getOperand(1).getImm() == 0x100) ||
                  (MI.getOperand(1).getImm() == 0x101)) {
                unsigned RHi = RL78::R1;
                unsigned RLo = RL78::R0;
                unsigned opcode = (MI.getOperand(1).getImm() == 0x101)
                                      ? RL78::ONEB_r
                                      : RL78::CLRB_r;
                if (MI.getOperand(0).getReg() == RL78::RP2) {
                  RHi = RL78::R3;
                  RLo = RL78::R2;
                }
                // Build the ONEB/CLRB instructions.
                BuildMI(MBB, MI, DL, TII->get(RL78::ONEB_r), RHi);
                BuildMI(MBB, MI, DL, TII->get(opcode), RLo);
                // Erase the MOVW instruction.
                MI.eraseFromParent();
              }
            }
          }
        }
        break;
      case RL78::SHL_r_imm:
        // Replace MOV R1, R0 + SHL R2/R3, #imm with SHL R2/R3, #imm.
        assert(MI.getOperand(0).getReg() == RL78::R1);
        if ((MachineBasicBlock::iterator(MI) != MBB.begin()) &&
            (MachineBasicBlock::iterator(MI) != MBB.end())) {
          MachineInstr &MI2 = *std::prev(MachineBasicBlock::iterator(MI));
          MachineInstr &MI3 = *std::next(MachineBasicBlock::iterator(MI));
          if ((MI2.getOpcode() == RL78::MOV_A_r) &&
              ((MI2.getOperand(1).getReg() == RL78::R2) ||
               (MI2.getOperand(1).getReg() == RL78::R3)) &&
              (MI3.getOpcode() == RL78::MOV_r_A) &&
              ((MI3.getOperand(0).getReg() == RL78::R2) ||
               (MI3.getOperand(0).getReg() == RL78::R3)) &&
              (MI2.getOperand(1).getReg() == MI3.getOperand(0).getReg()) &&
              MI3.getOperand(1).isKill()) {
            assert(MI2.getOperand(0).getReg() == RL78::R1);
            assert(MI3.getOperand(1).getReg() == RL78::R1);
            MI.getOperand(0).ChangeToRegister(MI2.getOperand(1).getReg(), true);
            MI.getOperand(1).ChangeToRegister(MI2.getOperand(1).getReg(),
                                              false);
            // We need to update the iterator before erasing MI3.
            Next = std::next(MachineBasicBlock::iterator(MI3));
            // Remove the MOV instructions.
            MI2.eraseFromParent();
            MI3.eraseFromParent();
          }
        }
        break;
      case RL78::SHLW_rp_imm:
        RemoveMOVWs(MI, MBB, Next, RL78::RP2);
        break;
      case RL78::AND_r_r: // Generated during lowering of AND16_rp_rp.
      case RL78::OR_r_r:  // Generated during lowering of OR16_rp_rp.
      case RL78::XOR_r_r: // Generated during lowering of XOR16_rp_rp.
        if (MI.getOperand(0).getReg() != RL78::R1)
          insert8BitExchange(MI, 0, DL, MBB, TII, isALive);
        break;
      case RL78::XCH_A_r:
      case RL78::MOV_A_PSW:
      case RL78::MOV_PSW_A:
        insert8BitExchange(MI, 0, DL, MBB, TII, isALive);
        break;
      case RL78::CMP_r_memri:
        // MI.dump();
        assert(MI.getOperand(0).getReg() == RL78::R1);
        assert(MI.getOperand(4).getReg() == RL78::CCreg);
        // MI.getOperand(4).dump();
        // Replace COPY A, X + CMP A(isKill), [HL+byte] with CMPS X, [HL+byte]
        if (MI.getOperand(0).isKill() &&
            (MachineBasicBlock::iterator(MI) != MBB.begin()) &&
            (!MI.getOperand(4).isDead())) {
          MachineInstr &MI2 = *std::prev(MachineBasicBlock::iterator(MI));
          if ((MI2.getOpcode() == RL78::COPY) &&
              (MI2.getOperand(1).getReg() == RL78::R0) &&
              (MI2.getOperand(0).getReg() == RL78::R1)) {
            MachineBasicBlock::iterator I = MBB.getLastNonDebugInstr();
            // The last instructin should be a branch otherwise the CMP
            // instruciton should be eliminated as dead code. Also there's no
            // posiblity for the branch instruction to use the CC value from a
            // different instruciton since we checked that CCReg is not dead
            // which means the branch uses the CCReg def from this instruction.
            assert(I->isBranch());
            // I->dump();
            // We can only use CMPS only when using Z flag, the CY flag has a
            // different meaning.
            if ((I->getNumOperands() > 1) &&
                ((I->getOperand(1).getImm() == RL78CC::RL78CC_Z) ||
                 (I->getOperand(1).getImm() == RL78CC::RL78CC_NZ))) {
              // Build the CMPS instruction.
              BuildMI(MBB, MI, DL, TII->get(RL78::CMPS_r_memri))
                  .add(MI2.getOperand(1))
                  .add(MI.getOperand(1))
                  .add(MI.getOperand(2))
                  .add(MI.getOperand(3));
              // Erase the COPY and CMP instructions.
              MI.eraseFromParent();
              MI2.eraseFromParent();
              // MBB.dump();
            }
          }
        }
        break;
      case RL78::ADDW_rp_imm:
        // INCW/DECW instructions don't update the CCreg.
        if (!MI.getOperand(3).isDead())
          break;
        // If imm == 1 INCW (and DECW in case of -1) will be selected
        // If imm == 2 we case use 2 x INCW (for code size only):
        // size of "INCW rp" is 1 bytes while size of "ADDW ax, #imm" is 3
        // bytes.
        if (MI.getOperand(2).getImm() == 2) {
          RemoveMOVWs(MI, MBB, Next);
          // Insert 2 x INCW instructions
          BuildMI(MBB, MI, DL, TII->get(RL78::INCW_rp))
              .add(MI.getOperand(0))
              .add(MI.getOperand(1));
          BuildMI(MBB, MI, DL, TII->get(RL78::INCW_rp))
              .add(MI.getOperand(0))
              .add(MI.getOperand(1));
          // Erase the ADDW instruction.
          MI.eraseFromParent();
        }
        // If imm == -2 we case use 2 x DECW.
        else if (MI.getOperand(2).getImm() == -2) {
          RemoveMOVWs(MI, MBB, Next);
          // Insert 2 x DECW instructions
          BuildMI(MBB, MI, DL, TII->get(RL78::DECW_rp))
              .add(MI.getOperand(0))
              .add(MI.getOperand(1));
          BuildMI(MBB, MI, DL, TII->get(RL78::DECW_rp))
              .add(MI.getOperand(0))
              .add(MI.getOperand(1));
          // Erase the ADDW instruction.
          MI.eraseFromParent();
        }
        break;
      case RL78::LOAD16_rp_stack_slot:
      case RL78::BSWAP_rp:
        insert16BitExchange(MI, 0, DL, MBB, TII, isALive || isXLive);
        break;
      case RL78::LOAD8_r_stack_slot:
        insert8BitExchange(MI, 0, DL, MBB, TII, isALive);
        break;
      case RL78::STORE16_stack_slot_rp:
        insert16BitExchange(MI, 2, DL, MBB, TII, isALive || isXLive);
        break;
      case RL78::STORE8_stack_slot_r:
        insert8BitExchange(MI, 2, DL, MBB, TII, isALive);
        break;
      // TODO remove all COPY
      // TODO: won't be better to just a custom inserter and remove the copies
      // here.
      case RL78::LOAD8_r_abs16:
        if (!RL78::RL78Bank0LoRegClass.contains(MI.getOperand(0).getReg()))
          insert8BitExchange(MI, 0, DL, MBB, TII, isALive);
        break;
      case RL78::HI16_rp_rp: {
        // TODO: see if it would be better to use custom inserter instead
        Register dst = MI.getOperand(0).getReg();
        Register src = MI.getOperand(1).getReg();
        if (dst != src) {
          if (dst == RL78::RP0) {
            BuildMI(MBB, MI, DL, TII->get(RL78::MOVW_AX_rp), dst)
                .addReg(src, RegState::Kill);
          } else if (src == RL78::RP0) {
            BuildMI(MBB, MI, DL, TII->get(RL78::MOVW_rp_AX), dst)
                .addReg(src, RegState::Kill);
          } else {
            BuildMI(MBB, MI, DL, TII->get(RL78::PUSH_rp))
                .addReg(src, RegState::Kill);
            BuildMI(MBB, MI, DL, TII->get(RL78::POP_rp), dst);
          }
        }
        MI.removeFromParent();
      } break;
      case RL78::CMPW_rp_imm:
        assert(MI.getOperand(0).isReg());
        assert(MI.getOperand(1).isImm());
        if (MI.getOperand(1).getImm() == 0) {
          if (Next == MBB.end())
            break;
          MachineInstr &MI1 = *Next;
          if (std::next(Next) == MBB.end())
            break;
          MachineInstr &MI2 = *std::next(Next);
          if ((MI1.getOpcode() == RL78::XOR1_cy_r) &&
              MI1.getOperand(0).isKill() &&
              (MI2.getOpcode() == RL78::BRCC) &&
              ((MI2.getOperand(1).getImm() == RL78CC::RL78CC_H) ||
                (MI2.getOperand(1).getImm() == RL78CC::RL78CC_NH))) {
            ++Next;
            ++Next;
            BuildMI(MBB, MI, DL, TII->get(RL78::ADDW_rp_rp))
                .addReg(RL78::RP0, RegState::DefineNoRead)
                .addReg(RL78::RP0, RegState::Kill)
                .addReg(RL78::RP0, RegState::Kill);
              MI.eraseFromParent();
              MI1.eraseFromParent();
          }
        }
        break;
      case RL78::CMP_r_r:
      case RL78::CMPW_rp_rp:
        // Besides the DAGCombiner (which we sort out during ISel) the
        // register coalescer can cause such this to happen as well
        // see gcc.c_torture\scal-to-vec1.c.
        if (MI.getOperand(0).getReg() == MI.getOperand(1).getReg()) {
          if (Next == MBB.end())
            break;
          // Remove or replace branch with unconditional branch.
          // OBS. if next MI is not BRCC we don't know what this is
          // we can't have XOR1 instructions since this is not
          // caused by the DAGCombiner.
          MachineInstr &MI2 = *Next;
          ++Next;
          if (MI2.getOpcode() == RL78::BRCC) {
            // If the condition is true.
            if ((MI2.getOperand(1).getImm() == RL78CC::RL78CC_Z) ||
                (MI2.getOperand(1).getImm() == RL78CC::RL78CC_NH) ||
                (MI2.getOperand(1).getImm() == RL78CC::RL78CC_NC))
              BuildMI(MBB, MI, DL, TII->get(RL78::BR)).add(MI2.getOperand(0));
            MI2.eraseFromParent();
            MI.eraseFromParent();
          }
        }
        break;
      }
    }
  }

  // steps to handle [hl] only instructions where [de] was used
  LLVM_DEBUG(MF.dump());
  for (MachineBasicBlock &MBB : MF) {
    if (MBB.empty())
      continue;

    for (MachineBasicBlock::iterator Next = MBB.begin(), E = MBB.end();
         Next != E;) {
      MachineInstr &MI = *Next;
      DebugLoc DL = MI.getDebugLoc();
      ++Next;
      switch (MI.getOpcode()) {
      default:
        continue;
      case RL78::STORE8_memrr_r:
      case RL78::INC_memri:
      case RL78::DEC_memri:
      case RL78::INCW_memri:
      case RL78::DECW_memri:
        insertHLExchange(MI, 0, DL, MBB, TII);
        break;
      case RL78::STORE16_rpi_rp:
      case RL78::STORE8_ri_r:
      case RL78::STORE8_ri_imm: {
        assert(MI.getOperand(0).isReg());
        if (MI.getOperand(0).getReg() != RL78::RP2) {
          insertHLExchange(MI, 0, DL, MBB, TII);
        }
      } break;
      case RL78::CMP_r_memri:
      case RL78::CMP_r_memrr:
      case RL78::CMPW_rp_memri:
      case RL78::LOAD8_r_memrr:
        insertHLExchange(MI, 1, DL, MBB, TII);
        break;
      case RL78::LOAD16_rp_rpi:
      case RL78::LOAD8_r_ri: {
        assert(MI.getOperand(1).isReg());
        if (MI.getOperand(1).getReg() != RL78::RP2) {
          insertHLExchange(MI, 1, DL, MBB, TII);
        }
      } break;
      case RL78::ADD_r_memrr:
      case RL78::SUB_r_memrr:
      case RL78::ADDC_r_memri:
      case RL78::SUBC_r_memri:
      case RL78::AND_r_memrr:
      case RL78::OR_r_memrr:
      case RL78::XOR_r_memrr:
      case RL78::ADD_r_memri:
      case RL78::SUB_r_memri:
      case RL78::AND_r_memri:
      case RL78::OR_r_memri:
      case RL78::XOR_r_memri:
      case RL78::CMPW_rp_esmemHLi:
      case RL78::ADDW_rp_memri:
      case RL78::SUBW_rp_memri:
        insertHLExchange(MI, 2, DL, MBB, TII);
        break;
      }
    }
  }

  // second step unecesarry instruction sequences:
  // case 1:
  // XCH(W) A, rx
  // XCH(W) A, rx
  // case 2:
  // XCH A, rx
  // COPY A, rx<kill>
  // case 3:
  // POP rx
  // PUSH rx
  LLVM_DEBUG(MF.dump());
  for (MachineBasicBlock &MBB : MF) {
    if (MBB.empty())
      continue;
    // True if BC = SP.
    bool BCHasSP = false;

    for (MachineBasicBlock::iterator Next = MBB.begin(), E = MBB.end();
         Next != E;) {
      MachineInstr &MI1 = *Next;
      ++Next;
      // if this wasn't the last instruction in BB
      if (Next != MBB.end()) {
        MachineInstr &MI2 = *Next;
        //
        if (MI2.getNumOperands() >= 1 && MI2.getOperand(0).isReg() &&
            MI2.getOperand(0).isDef() &&
            (MI2.getOperand(0).getReg() == RL78::RP2))
          BCHasSP = (MI2.getOpcode() == RL78::MOVW_rp_sp);
        // if the 2 opcodes are equal, XCH/XCHW instructions using the same
        // registers(first one is A anyways)
        if ((MI1.getOpcode() == MI2.getOpcode()) &&
            ((MI1.getOpcode() == RL78::XCH_A_r) ||
             ((MI1.getOpcode() == RL78::XCHW_AX_rp))) &&
            (MI1.getOperand(1).getReg() == MI2.getOperand(1).getReg())) {
          // update iterator
          ++Next;
          // remove them both
          MI1.eraseFromParent();
          MI2.eraseFromParent();
        } else if ((MI2.getOpcode() == RL78::COPY) &&
                   (MI2.getOperand(1).isKill()) &&
                   (((MI1.getOpcode() == RL78::XCH_A_r) &&
                     (MI2.getOperand(0).getReg() == RL78::R1)) ||
                    ((MI1.getOpcode() == RL78::XCHW_AX_rp) &&
                     (MI2.getOperand(0).getReg() == RL78::RP0))) &&
                   (MI1.getOperand(1).getReg() == MI2.getOperand(1).getReg())) {
          // update iterator
          ++Next;
          // remove them both
          MI1.eraseFromParent();
          MI2.eraseFromParent();
        }
#if 0
        else if ((MI1.getOpcode() == RL78::POP_rp) &&
                   (MI2.getOpcode() == RL78::PUSH_rp) &&
                   (MI1.getOperand(0).getReg() == MI2.getOperand(0).getReg())) {
          // update iterator
          ++Next;
          // remove them both
          MI1.eraseFromParent();
          MI2.eraseFromParent();
          // Normally we have the following sequence:
          // MOVW BC, SP
          // <load/store with [BC]>
          // POP BC
          // PUSH BC
          // MOVW BC, SP
          // TODO: we should try a more generic solution for all regs in bank0.
          // if (BCHasSP && (MI1.getOperand(0).getReg() == RL78::RP2) && (Next
          // != MBB.end())) {
          //  MachineInstr &MI3 = *Next;
          //  if ((MI3.getOpcode() == RL78::MOVW_rp_sp) &&
          //  MI3.getOperand(0).isReg() &&
          //    (MI3.getOperand(0).getReg() == RL78::RP2)) {
          //    ++Next;
          //    MI3.eraseFromParent();
          //  }
          //}
        }
#endif
        // TODO: do we need it here?
        else if ((MI1.getOpcode() == RL78::MOVW_rp_AX) &&
                 (MI2.getOpcode() == RL78::MOVW_AX_rp) &&
                 (MI1.getOperand(0).getReg() == MI2.getOperand(1).getReg()) &&
                 MI2.getOperand(1).isKill()) {
          // update iterator
          ++Next;
          // remove them both
          MI1.eraseFromParent();
          MI2.eraseFromParent();
        }
      }
    }
  }
  // 2nd run.
  for (MachineBasicBlock &MBB : MF) {
    if (MBB.empty())
      continue;

    for (MachineBasicBlock::iterator Next = MBB.begin(), E = MBB.end();
         Next != E;) {
      MachineInstr &MI1 = *Next;
      ++Next;
      // if this wasn't the last instruction in BB
      if (Next != MBB.end()) {
        MachineInstr &MI2 = *Next;
        if ((MI1.getOpcode() == RL78::MOVW_rp_AX) &&
            (MI2.getOpcode() == RL78::MOVW_AX_rp) &&
            (MI1.getOperand(0).getReg() == MI2.getOperand(1).getReg()) &&
            MI2.getOperand(1).isKill()) {
          // update iterator
          ++Next;
          // remove them both
          MI1.eraseFromParent();
          MI2.eraseFromParent();
        }
      }
    }
  }
  LLVM_DEBUG(MF.dump());
  return true;
}