Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 11:34:23 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_Debounce/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.011        0.000                      0                   73        0.161        0.000                      0                   73        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.011        0.000                      0                   73        0.161        0.000                      0                   73        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 U_CU/data_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.655%)  route 3.181ns (79.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_CU/data_curr_reg[2]/Q
                         net (fo=7, routed)           1.957     7.565    U_CU/data_curr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     7.689 f  U_CU/data_curr[6]_i_3/O
                         net (fo=1, routed)           0.402     8.091    U_CU/data_curr[6]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  U_CU/data_curr[6]_i_2/O
                         net (fo=4, routed)           0.821     9.036    U_CU/data_curr[6]_i_2_n_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     9.160 r  U_CU/data_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.160    U_CU/data_curr[1]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.077    15.171    U_CU/data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 U_CU/data_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.850ns (21.088%)  route 3.181ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_CU/data_curr_reg[2]/Q
                         net (fo=7, routed)           1.957     7.565    U_CU/data_curr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     7.689 f  U_CU/data_curr[6]_i_3/O
                         net (fo=1, routed)           0.402     8.091    U_CU/data_curr[6]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  U_CU/data_curr[6]_i_2/O
                         net (fo=4, routed)           0.821     9.036    U_CU/data_curr[6]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.146     9.182 r  U_CU/data_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.182    U_CU/data_curr[3]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[3]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.118    15.212    U_CU/data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.041ns (31.407%)  route 2.274ns (68.593%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.651     8.471    U_CU/data_next
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDCE (Setup_fdce_C_CE)      -0.413    14.679    U_CU/data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.041ns (31.407%)  route 2.274ns (68.593%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.651     8.471    U_CU/data_next
    SLICE_X3Y33          FDPE                                         r  U_CU/data_curr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X3Y33          FDPE                                         r  U_CU/data_curr_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDPE (Setup_fdpe_C_CE)      -0.413    14.679    U_CU/data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 1.041ns (31.407%)  route 2.274ns (68.593%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.651     8.471    U_CU/data_next
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDCE (Setup_fdce_C_CE)      -0.413    14.679    U_CU/data_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.041ns (31.579%)  route 2.256ns (68.421%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.633     8.453    U_CU/data_next
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_CE)      -0.377    14.715    U_CU/data_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.041ns (31.579%)  route 2.256ns (68.421%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.633     8.453    U_CU/data_next
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_CE)      -0.377    14.715    U_CU/data_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.041ns (31.579%)  route 2.256ns (68.421%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.633     8.453    U_CU/data_next
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y33          FDCE (Setup_fdce_C_CE)      -0.377    14.715    U_CU/data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 U_CU/data_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.828ns (22.383%)  route 2.871ns (77.617%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.630     5.151    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_CU/data_curr_reg[2]/Q
                         net (fo=7, routed)           1.957     7.565    U_CU/data_curr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     7.689 f  U_CU/data_curr[6]_i_3/O
                         net (fo=1, routed)           0.402     8.091    U_CU/data_curr[6]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.124     8.215 r  U_CU/data_curr[6]_i_2/O
                         net (fo=4, routed)           0.511     8.726    U_CU/data_curr[6]_i_2_n_0
    SLICE_X2Y33          LUT2 (Prop_lut2_I0_O)        0.124     8.850 r  U_CU/data_curr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.850    U_CU/data_curr[0]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[0]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.081    15.175    U_CU/data_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 U_CU/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.041ns (32.790%)  route 2.134ns (67.210%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.156    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.518     5.674 f  U_CU/send_count_reg_reg[1]/Q
                         net (fo=4, routed)           1.108     6.782    U_CU/send_count_reg[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.150     6.932 r  U_CU/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.515     7.447    U_CU/next
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.373     7.820 r  U_CU/data_curr[7]_i_1/O
                         net (fo=8, routed)           0.511     8.331    U_CU/data_next
    SLICE_X3Y34          FDCE                                         r  U_CU/data_curr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    U_CU/CLK
    SLICE_X3Y34          FDCE                                         r  U_CU/data_curr_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.413    14.680    U_CU/data_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_CU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/send_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    U_CU/CLK
    SLICE_X3Y38          FDCE                                         r  U_CU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CU/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.109     1.727    U_CU/state[1]
    SLICE_X2Y38          LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  U_CU/send_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    U_CU/send_count_reg[0]_i_1_n_0
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.121     1.610    U_CU/send_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_CU/data_curr_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    U_CU/CLK
    SLICE_X2Y34          FDPE                                         r  U_CU/data_curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  U_CU/data_curr_reg[4]/Q
                         net (fo=6, routed)           0.105     1.743    U_CU/data_curr[4]
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  U_CU/data_curr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.788    U_CU/data_curr[7]_i_2_n_0
    SLICE_X3Y34          FDCE                                         r  U_CU/data_curr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    U_CU/CLK
    SLICE_X3Y34          FDCE                                         r  U_CU/data_curr_reg[7]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.091     1.578    U_CU/data_curr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_CU/data_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_CU/data_curr_reg[1]/Q
                         net (fo=8, routed)           0.116     1.754    U_CU/data_curr[1]
    SLICE_X3Y33          LUT3 (Prop_lut3_I1_O)        0.048     1.802 r  U_CU/data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_CU/data_curr[2]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    U_CU/CLK
    SLICE_X3Y33          FDCE                                         r  U_CU/data_curr_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.105     1.591    U_CU/data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X4Y37          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Uart/U_btn_Debounce/count_reg_reg[7]/Q
                         net (fo=5, routed)           0.137     1.752    U_Uart/U_btn_Debounce/count_reg[7]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  U_Uart/U_btn_Debounce/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_Uart/U_btn_Debounce/count_next[9]
    SLICE_X4Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    U_Uart/U_btn_Debounce/CLK
    SLICE_X4Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[9]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y38          FDCE (Hold_fdce_C_D)         0.091     1.581    U_Uart/U_btn_Debounce/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_CU/data_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/data_curr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    U_CU/CLK
    SLICE_X2Y33          FDCE                                         r  U_CU/data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_CU/data_curr_reg[1]/Q
                         net (fo=8, routed)           0.117     1.755    U_CU/data_curr[1]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  U_CU/data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U_CU/data_curr[5]_i_1_n_0
    SLICE_X3Y33          FDPE                                         r  U_CU/data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    U_CU/CLK
    SLICE_X3Y33          FDPE                                         r  U_CU/data_curr_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDPE (Hold_fdpe_C_D)         0.092     1.578    U_CU/data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.739%)  route 0.167ns (47.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.472    U_Uart/U_Tx/CLK
    SLICE_X4Y36          FDCE                                         r  U_Uart/U_Tx/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_Uart/U_Tx/bit_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.167     1.780    U_Uart/U_Tx/bit_count_reg_reg_n_0_[2]
    SLICE_X3Y36          LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  U_Uart/U_Tx/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.825    U_Uart/U_Tx/tx_reg_i_2_n_0
    SLICE_X3Y36          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.988    U_Uart/U_Tx/CLK
    SLICE_X3Y36          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y36          FDPE (Hold_fdpe_C_D)         0.091     1.601    U_Uart/U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/busy_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/send_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.038%)  route 0.167ns (46.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    U_Uart/U_Tx/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_Tx/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_Uart/U_Tx/busy_reg_reg/Q
                         net (fo=6, routed)           0.167     1.783    U_CU/w_tx_busy
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.048     1.831 r  U_CU/send_reg_i_1/O
                         net (fo=1, routed)           0.000     1.831    U_CU/send_reg_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  U_CU/send_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    U_CU/CLK
    SLICE_X3Y38          FDCE                                         r  U_CU/send_reg_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107     1.599    U_CU/send_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.367%)  route 0.100ns (30.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_Uart/U_btn_Debounce/count_reg_reg[4]/Q
                         net (fo=5, routed)           0.100     1.702    U_Uart/U_btn_Debounce/count_reg[4]
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.098     1.800 r  U_Uart/U_btn_Debounce/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    U_Uart/U_btn_Debounce/count_next[5]
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.092     1.566    U_Uart/U_btn_Debounce/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_CU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/send_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.899%)  route 0.195ns (51.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.476    U_CU/CLK
    SLICE_X3Y38          FDCE                                         r  U_CU/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CU/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.195     1.813    U_CU/state[1]
    SLICE_X2Y38          LUT4 (Prop_lut4_I3_O)        0.046     1.859 r  U_CU/send_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_CU/send_count_reg[2]_i_1_n_0
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.991    U_CU/CLK
    SLICE_X2Y38          FDCE                                         r  U_CU/send_count_reg_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.131     1.620    U_CU/send_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_Uart/U_btn_Debounce/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.168     1.783    U_Uart/U_btn_Debounce/count_reg[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.042     1.825 r  U_Uart/U_btn_Debounce/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_Uart/U_btn_Debounce/count_next[3]
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    U_Uart/U_btn_Debounce/CLK
    SLICE_X5Y38          FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.107     1.581    U_Uart/U_btn_Debounce/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    U_CU/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    U_CU/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    U_CU/data_curr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    U_CU/data_curr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    U_CU/data_curr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    U_CU/data_curr_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    U_CU/data_curr_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    U_CU/data_curr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    U_CU/data_curr_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38    U_CU/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38    U_CU/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    U_CU/data_curr_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    U_CU/data_curr_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    U_CU/data_curr_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    U_CU/data_curr_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    U_CU/data_curr_reg[5]/C



