#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep 30 14:29:44 2024
# Process ID: 1964
# Current directory: C:/TDC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37084 C:\TDC\TDC.xpr
# Log file: C:/TDC/vivado.log
# Journal file: C:/TDC\vivado.jou
# Running On: EE-49, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16473 MB
#-----------------------------------------------------------
start_gui
open_project C:/TDC/TDC.xpr
INFO: [Project 1-313] Project file moved from 'D:/WISNU/FPGA/TDC' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/TDC/TDC.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::cmod_a7-35t:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.762 ; gain = 303.262
update_compile_order -fileset sources_1
synth_design -top delay_line_tdc -part xc7a35tcpg236-1 -lint 
Command: synth_design -top delay_line_tdc -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.855 ; gain = 142.777
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'delay_line_tdc' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'CI' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Synth 8-6155] done synthesizing module 'delay_line_tdc' (2#1) [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2362.770 ; gain = 269.691
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 30 14:32:12 2024
| Host         : EE-49 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-6 | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'CO' are not read. First unread bit index is 0. 
RTL Name 'CO', Hierarchy 'delay_line_tdc', File 'C:/TDC/TDC.srcs/sources_1/new/TDC.v', Line 30.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2362.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.375 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2459.375 ; gain = 692.117
synth_design -top delay_line_tdc -part xc7a35tcpg236-1 -lint 
Command: synth_design -top delay_line_tdc -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.375 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'delay_line_tdc' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'CI' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Synth 8-6155] done synthesizing module 'delay_line_tdc' (2#1) [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2459.375 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 30 14:33:05 2024
| Host         : EE-49 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-6 | 1            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'CO' are not read. First unread bit index is 0. 
RTL Name 'CO', Hierarchy 'delay_line_tdc', File 'C:/TDC/TDC.srcs/sources_1/new/TDC.v', Line 30.
INFO: [Synth 37-85] Total of 1 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2459.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2522.500 ; gain = 63.125
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: delay_line_tdc
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2522.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'delay_line_tdc' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'CI' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:53]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'O' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
WARNING: [Synth 8-7071] port 'CYINIT' of module 'CARRY4' is unconnected for instance 'inst' [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'CARRY4' has 6 connections declared, but only 4 given [C:/TDC/TDC.srcs/sources_1/new/TDC.v:63]
INFO: [Synth 8-6155] done synthesizing module 'delay_line_tdc' (0#1) [C:/TDC/TDC.srcs/sources_1/new/TDC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2522.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2522.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2522.500 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2522.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.715 ; gain = 14.215
9 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2536.715 ; gain = 14.215
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Sep 30 14:38:24 2024] Launched synth_1...
Run output will be captured here: C:/TDC/TDC.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2593.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/TDC/TDC.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/tb_delay_line_tdc_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_synth.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_synth.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3069.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_time_synth -key {Post-Synthesis:sim_1:Timing:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
WARNING: Simulation object /tb_delay_line_tdc/uut/delay_line was not found in the design.
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 4000 ps, tdc_out = 00000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3149.199 ; gain = 100.863
run all
Time = 4206000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
launch_runs impl_1 -jobs 8
[Mon Sep 30 14:42:06 2024] Launched impl_1...
Run output will be captured here: C:/TDC/TDC.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3995.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4025.406 ; gain = 3.320
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4025.406 ; gain = 3.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4025.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_synth xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_synth xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_func_synth -key {Post-Synthesis:sim_1:Functional:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
WARNING: Simulation object /tb_delay_line_tdc/uut/delay_line was not found in the design.
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 0 ps, tdc_out = 00000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4070.297 ; gain = 0.000
run all
Time = 4200000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/synth/func/xsim/tb_delay_line_tdc_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_synth xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_synth xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 0 ps, tdc_out = 00000000000000000000000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4070.297 ; gain = 0.000
run all
Time = 4200000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4070.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_time_impl -key {Post-Implementation:sim_1:Timing:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
WARNING: Simulation object /tb_delay_line_tdc/uut/delay_line was not found in the design.
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 7000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 7000 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 7000 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 7000 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 7000 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7000 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7000 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7000 ps, tdc_out = 00000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4070.297 ; gain = 0.000
run all
Time = 4212000 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 4212000 ps, tdc_out = 00000000000000000000000000100000000000000011000000
Time = 4212000 ps, tdc_out = 00000000000000000000000000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000000000000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000000010000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001010000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110100000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110100000000100000100000000000000011001001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000011001001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000011011001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001110111000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000100000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000110000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000001100000100000110000000111011011
Time = 4212000 ps, tdc_out = 00000001111111001101100000100000110100000111011011
Time = 4212000 ps, tdc_out = 00000001111111001101100000100000110100100111011011
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110100100111011011
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110101100111011111
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110111110111011111
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111100000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111101000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00001101111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111101111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 10111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111010101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111110111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111111111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111011111110111111111111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
current_sim simulation_2
run all
run all
run all
step
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/simulate.log"
save_wave_config {C:/TDC/tb_delay_line_tdc_behav.wcfg}
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/synth/timing/xsim/simulate.log"
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/synth/func/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TDC/TDC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sources_1/new/TDC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_delay_line_tdc_behav xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_delay_line_tdc_behav xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 50 differs from formal bit length 49 for port 'tdc_out' [C:/TDC/TDC.srcs/sim_1/new/testbench.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.delay_line_tdc(N=49)
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_behav -key {Behavioral:sim_1:Functional:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = z0000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4430.586 ; gain = 0.000
run all
Time = 4200000 ps, tdc_out = z1111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/simulate.log"
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/simulate.log"
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/TDC/TDC.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/TDC/TDC.sim/sim_1/impl/func/xsim/tb_delay_line_tdc_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/impl/func/xsim/tb_delay_line_tdc_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/func/xsim/tb_delay_line_tdc_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_impl xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_delay_line_tdc_func_impl xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_func_impl -key {Post-Implementation:sim_1:Functional:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 0 ps, tdc_out = 00000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4444.691 ; gain = 0.000
run all
Time = 4200000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_time_impl -key {Post-Implementation:sim_1:Timing:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 7000 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 7000 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 7000 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 7000 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 7000 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 7000 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 7000 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7000 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7000 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7000 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7000 ps, tdc_out = 00000000000000000000000000000000000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4444.691 ; gain = 0.000
run all
Time = 4212000 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 4212000 ps, tdc_out = 00000000000000000000000000100000000000000011000000
Time = 4212000 ps, tdc_out = 00000000000000000000000000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000000000000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000000010000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001010000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110000000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110100000000100000100000000000000011000001
Time = 4212000 ps, tdc_out = 00000001110100000000100000100000000000000011001001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000011001001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000011011001
Time = 4212000 ps, tdc_out = 00000001110110000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001110111000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000000000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000100000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000000100000100000110000000111011001
Time = 4212000 ps, tdc_out = 00000001111111000001100000100000110000000111011011
Time = 4212000 ps, tdc_out = 00000001111111001101100000100000110100000111011011
Time = 4212000 ps, tdc_out = 00000001111111001101100000100000110100100111011011
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110100100111011011
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110101100111011111
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000110111110111011111
Time = 4212000 ps, tdc_out = 00000001111111001111100000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111100000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111101000100000111111110111011111
Time = 4212000 ps, tdc_out = 00000001111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00001101111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111101111101000101000111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111101111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 00111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 10111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111101111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111101000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111000101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111010101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111110111011111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111110111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111011101100111111111111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111011111110111111111111111111
Time = 4212000 ps, tdc_out = 11111111111111111111111111111111111111111111111111
$finish called at time : 15200 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.691 ; gain = 0.000
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
$finish called at time : 152 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4444.691 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4444.691 ; gain = 0.000
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[21]/TChk170_841 at time 117035 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117035 ps, Ref Event Time Stamp: 117030 ps, Data Event Time Stamp: 117035 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117149 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117031 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117149 ps, Ref Event Time Stamp: 117031 ps, Data Event Time Stamp: 117149 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117263 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117032 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117263 ps, Ref Event Time Stamp: 117032 ps, Data Event Time Stamp: 117263 ps, Limit: 241 ps
Time = 123510 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 123570 ps, tdc_out = 00000000000000000000000000000000000000000011000001
Time = 123630 ps, tdc_out = 00000000000000000000000000000000000000000011001001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000011011001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000111011001
Time = 123700 ps, tdc_out = 00000000000000000000000000000000100000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100100111011011
Time = 123720 ps, tdc_out = 00000000000000000000000000000000110101100111011111
Time = 123730 ps, tdc_out = 00000000000000000000000000000000110111110111011111
Time = 123740 ps, tdc_out = 00000000000000000000000000000000111111110111011111
Time = 123790 ps, tdc_out = 00000000000000000000000000000100111111110111011111
Time = 124050 ps, tdc_out = 00000000000000000000000000000100111111110111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000100111111111111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000110111111111111111111
Time = 124080 ps, tdc_out = 00000000000000000000000000000111111111111111111111
$finish called at time : 222 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 4444.691 ; gain = 0.000
run all
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/TDC/TDC.runs/synth_1/delay_line_tdc.dcp to C:/TDC/TDC.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/TDC/TDC.runs/synth_1

current_design synth_1
launch_runs synth_1 -jobs 8
[Mon Sep 30 15:10:24 2024] Launched synth_1...
Run output will be captured here: C:/TDC/TDC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 30 15:11:22 2024] Launched impl_1...
Run output will be captured here: C:/TDC/TDC.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4522.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4522.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4522.582 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4522.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_time_impl -key {Post-Implementation:sim_1:Timing:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[21]/TChk170_841 at time 117035 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117035 ps, Ref Event Time Stamp: 117030 ps, Data Event Time Stamp: 117035 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117149 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117031 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117149 ps, Ref Event Time Stamp: 117031 ps, Data Event Time Stamp: 117149 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117263 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117032 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117263 ps, Ref Event Time Stamp: 117032 ps, Data Event Time Stamp: 117263 ps, Limit: 241 ps
Time = 123510 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 123570 ps, tdc_out = 00000000000000000000000000000000000000000011000001
Time = 123630 ps, tdc_out = 00000000000000000000000000000000000000000011001001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000011011001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000111011001
Time = 123700 ps, tdc_out = 00000000000000000000000000000000100000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100100111011011
Time = 123720 ps, tdc_out = 00000000000000000000000000000000110101100111011111
Time = 123730 ps, tdc_out = 00000000000000000000000000000000110111110111011111
Time = 123740 ps, tdc_out = 00000000000000000000000000000000111111110111011111
Time = 123790 ps, tdc_out = 00000000000000000000000000000100111111110111011111
Time = 124050 ps, tdc_out = 00000000000000000000000000000100111111110111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000100111111111111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000110111111111111111111
Time = 124080 ps, tdc_out = 00000000000000000000000000000111111111111111111111
$finish called at time : 222 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 4522.582 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[21]/TChk170_841 at time 117035 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117035 ps, Ref Event Time Stamp: 117030 ps, Data Event Time Stamp: 117035 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117149 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117031 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117149 ps, Ref Event Time Stamp: 117031 ps, Data Event Time Stamp: 117149 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117263 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117032 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117263 ps, Ref Event Time Stamp: 117032 ps, Data Event Time Stamp: 117263 ps, Limit: 241 ps
Time = 123510 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 123570 ps, tdc_out = 00000000000000000000000000000000000000000011000001
Time = 123630 ps, tdc_out = 00000000000000000000000000000000000000000011001001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000011011001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000111011001
Time = 123700 ps, tdc_out = 00000000000000000000000000000000100000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100100111011011
Time = 123720 ps, tdc_out = 00000000000000000000000000000000110101100111011111
Time = 123730 ps, tdc_out = 00000000000000000000000000000000110111110111011111
Time = 123740 ps, tdc_out = 00000000000000000000000000000000111111110111011111
Time = 123790 ps, tdc_out = 00000000000000000000000000000100111111110111011111
Time = 124050 ps, tdc_out = 00000000000000000000000000000100111111110111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000100111111111111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000110111111111111111111
Time = 124080 ps, tdc_out = 00000000000000000000000000000111111111111111111111
$finish called at time : 222 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4679.832 ; gain = 0.000
run all
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[21]/TChk170_841 at time 117035 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117035 ps, Ref Event Time Stamp: 117030 ps, Data Event Time Stamp: 117035 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117149 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117031 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117149 ps, Ref Event Time Stamp: 117031 ps, Data Event Time Stamp: 117149 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117263 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117032 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117263 ps, Ref Event Time Stamp: 117032 ps, Data Event Time Stamp: 117263 ps, Limit: 241 ps
Time = 123510 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 123570 ps, tdc_out = 00000000000000000000000000000000000000000011000001
Time = 123630 ps, tdc_out = 00000000000000000000000000000000000000000011001001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000011011001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000111011001
Time = 123700 ps, tdc_out = 00000000000000000000000000000000100000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100100111011011
Time = 123720 ps, tdc_out = 00000000000000000000000000000000110101100111011111
Time = 123730 ps, tdc_out = 00000000000000000000000000000000110111110111011111
Time = 123740 ps, tdc_out = 00000000000000000000000000000000111111110111011111
Time = 123790 ps, tdc_out = 00000000000000000000000000000100111111110111011111
Time = 124050 ps, tdc_out = 00000000000000000000000000000100111111110111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000100111111111111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000110111111111111111111
Time = 124080 ps, tdc_out = 00000000000000000000000000000111111111111111111111
$finish called at time : 222 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4679.832 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/TDC/TDC.srcs/utils_1/imports/synth_1/delay_line_tdc.dcp with file C:/TDC/TDC.runs/synth_1/delay_line_tdc.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/TDC/TDC.runs/synth_1

launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 30 18:03:21 2024] Launched synth_1...
Run output will be captured here: C:/TDC/TDC.runs/synth_1/runme.log
[Mon Sep 30 18:03:21 2024] Launched impl_1...
Run output will be captured here: C:/TDC/TDC.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/TDC/TDC.runs/synth_1

launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Sep 30 18:05:10 2024] Launched synth_1...
Run output will be captured here: C:/TDC/TDC.runs/synth_1/runme.log
[Mon Sep 30 18:05:10 2024] Launched impl_1...
Run output will be captured here: C:/TDC/TDC.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4679.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4679.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4679.832 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_line_tdc' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4679.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_line_tdc_time_impl -key {Post-Implementation:sim_1:Timing:tb_delay_line_tdc} -tclbatch {tb_delay_line_tdc.tcl} -view {C:/TDC/tb_delay_line_tdc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/TDC/tb_delay_line_tdc_behav.wcfg
source tb_delay_line_tdc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[21]/TChk170_841 at time 117035 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117035 ps, Ref Event Time Stamp: 117030 ps, Data Event Time Stamp: 117035 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117149 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117031 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[22]/TChk170_841 at time 117149 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117149 ps, Ref Event Time Stamp: 117031 ps, Data Event Time Stamp: 117149 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 117263 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 117032 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[23]/TChk170_841 at time 117263 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 117263 ps, Ref Event Time Stamp: 117032 ps, Data Event Time Stamp: 117263 ps, Limit: 241 ps
Time = 123510 ps, tdc_out = 00000000000000000000000000000000000000000011000000
Time = 123570 ps, tdc_out = 00000000000000000000000000000000000000000011000001
Time = 123630 ps, tdc_out = 00000000000000000000000000000000000000000011001001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000011011001
Time = 123640 ps, tdc_out = 00000000000000000000000000000000000000000111011001
Time = 123700 ps, tdc_out = 00000000000000000000000000000000100000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011001
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110000000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100000111011011
Time = 123710 ps, tdc_out = 00000000000000000000000000000000110100100111011011
Time = 123720 ps, tdc_out = 00000000000000000000000000000000110101100111011111
Time = 123730 ps, tdc_out = 00000000000000000000000000000000110111110111011111
Time = 123740 ps, tdc_out = 00000000000000000000000000000000111111110111011111
Time = 123790 ps, tdc_out = 00000000000000000000000000000100111111110111011111
Time = 124050 ps, tdc_out = 00000000000000000000000000000100111111110111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000100111111111111111111
Time = 124070 ps, tdc_out = 00000000000000000000000000000110111111111111111111
Time = 124080 ps, tdc_out = 00000000000000000000000000000111111111111111111111
$finish called at time : 222 ns : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_line_tdc_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4679.832 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.sim/sim_1/impl/timing/xsim/tb_delay_line_tdc_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line_tdc
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDC/TDC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line_tdc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_delay_line_tdc_time_impl.sdf", for root module "tb_delay_line_tdc/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.delay_line_tdc
Compiling module xil_defaultlib.tb_delay_line_tdc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_delay_line_tdc_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4679.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4679.832 ; gain = 0.000
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[5]/TChk170_841 at time 115202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 115202 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 115090 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[5]/TChk170_841 at time 115202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 115202 ps, Ref Event Time Stamp: 115090 ps, Data Event Time Stamp: 115202 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[6]/TChk170_841 at time 115316 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 115316 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 115089 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[6]/TChk170_841 at time 115316 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 115316 ps, Ref Event Time Stamp: 115089 ps, Data Event Time Stamp: 115316 ps, Limit: 241 ps
Time = 121620 ps, tdc_out = 00000000000000000000000000000000000000000000000001
Time = 121680 ps, tdc_out = 00000000000000000000000000000000000000000000001001
Time = 121690 ps, tdc_out = 00000000000000000000000000000000000000000000011001
Time = 121760 ps, tdc_out = 00000000000000000000000000000000000000000000011011
Time = 121770 ps, tdc_out = 00000000000000000000000000000000000000000000011111
$finish called at time : 220050 ps : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4679.832 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_delay_line_tdc_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_delay_line_tdc'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDC/TDC.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_delay_line_tdc_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_delay_line_tdc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'delay_line_tdc' does not have a parameter named N [C:/TDC/TDC.srcs/sim_1/new/testbench.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Time = 0 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Time = 6470 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00xxxxxx
Time = 6500 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxxx
Time = 6530 ps, tdc_out = xxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = xx0000xxxxxxxxxxxxxxxxxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6560 ps, tdc_out = 0x0000x0xxxxxxxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6570 ps, tdc_out = 0x0000x0x0xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000xx0xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6580 ps, tdc_out = 0x0000x000x00xxxxxxx0xxxxx0xxxxxxxxxxxxxxx00xxxxx0
Time = 6590 ps, tdc_out = 0x0000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6590 ps, tdc_out = 000000x000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxxx00x00xx0
Time = 6600 ps, tdc_out = 0000000000x000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6610 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00xx0
Time = 6670 ps, tdc_out = 00000000000000xxxxxx0xxxxx0xxxxxxxxxxxxxx000x00x00
Time = 6670 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x00xx000x00x00
Time = 6680 ps, tdc_out = 00000000000000xx00000xxxxx0xxxxx00x0x000x000x00000
Time = 6700 ps, tdc_out = 000000000000000x00000xxxxx0xxxxx00000000x000x00000
Time = 6740 ps, tdc_out = 000000000000000x00000x0xxx0xxxxx00000000x000x00000
Time = 6750 ps, tdc_out = 000000000000000x00000x0xxx0x0xxx00000000x000x00000
Time = 6760 ps, tdc_out = 000000000000000x00000x0xxx0x00xx00000000x000x00000
Time = 6770 ps, tdc_out = 000000000000000000000x0xxx0x00xx00000000x000x00000
Time = 6870 ps, tdc_out = 00000000000000000000000xxx0x00xx00000000x000x00000
Time = 6940 ps, tdc_out = 00000000000000000000000x0x0x00xx00000000x000x00000
Time = 6950 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000x00000
Time = 7010 ps, tdc_out = 00000000000000000000000x000x00xx00000000x000000000
Time = 7030 ps, tdc_out = 00000000000000000000000x000x00xx000000000000000000
Time = 7040 ps, tdc_out = 000000000000000000000000000x00xx000000000000000000
Time = 7050 ps, tdc_out = 0000000000000000000000000000000x000000000000000000
Time = 7050 ps, tdc_out = 00000000000000000000000000000000000000000000000000
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[5]/TChk170_841 at time 115202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 115202 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 115090 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[5]/TChk170_841 at time 115202 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 115202 ps, Ref Event Time Stamp: 115090 ps, Data Event Time Stamp: 115202 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[6]/TChk170_841 at time 115316 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 115316 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 115089 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2023.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /tb_delay_line_tdc/uut/tdc_out_reg[6]/TChk170_841 at time 115316 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 115316 ps, Ref Event Time Stamp: 115089 ps, Data Event Time Stamp: 115316 ps, Limit: 241 ps
Time = 121620 ps, tdc_out = 00000000000000000000000000000000000000000000000001
Time = 121680 ps, tdc_out = 00000000000000000000000000000000000000000000001001
Time = 121690 ps, tdc_out = 00000000000000000000000000000000000000000000011001
Time = 121760 ps, tdc_out = 00000000000000000000000000000000000000000000011011
Time = 121770 ps, tdc_out = 00000000000000000000000000000000000000000000011111
$finish called at time : 220050 ps : File "C:/TDC/TDC.srcs/sim_1/new/testbench.v" Line 64
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4679.832 ; gain = 0.000
run all
save_wave_config {C:/TDC/tb_delay_line_tdc_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 18:25:52 2024...
