{"arxivId":null,"authors":[{"authorId":"46669160","name":"Mike O'Connor","url":"https://www.semanticscholar.org/author/46669160"},{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"15895903","name":"Donghyuk Lee","url":"https://www.semanticscholar.org/author/15895903"},{"authorId":"33301771","name":"John M. Wilson","url":"https://www.semanticscholar.org/author/33301771"},{"authorId":"40248185","name":"Aditya Agrawal","url":"https://www.semanticscholar.org/author/40248185"},{"authorId":"1715863","name":"Stephen W. Keckler","url":"https://www.semanticscholar.org/author/1715863"},{"authorId":"1696619","name":"William J. Dally","url":"https://www.semanticscholar.org/author/1696619"}],"citationVelocity":0,"citations":[{"arxivId":"1810.07269","authors":[{"authorId":"3249320","name":"Mahmoud Khairy","url":"https://www.semanticscholar.org/author/3249320"},{"authorId":"3145286","name":"Akshay Jain","url":"https://www.semanticscholar.org/author/3145286"},{"authorId":"1742561","name":"Tor M. Aamodt","url":"https://www.semanticscholar.org/author/1742561"},{"authorId":"48764049","name":"Timothy G. Rogers","url":"https://www.semanticscholar.org/author/48764049"}],"doi":null,"isInfluential":false,"paperId":"3aad8051386ab85d8b60d76c1b7347244b3d947e","title":"Exploring Modern GPU Memory System Design Challenges through Accurate Modeling","url":"https://www.semanticscholar.org/paper/3aad8051386ab85d8b60d76c1b7347244b3d947e","venue":"ArXiv","year":2018},{"arxivId":null,"authors":[{"authorId":"1794235","name":"Yuxi Liu","url":"https://www.semanticscholar.org/author/1794235"},{"authorId":"48551566","name":"Xia Zhao","url":"https://www.semanticscholar.org/author/48551566"},{"authorId":"2054413","name":"Magnus Jahre","url":"https://www.semanticscholar.org/author/2054413"},{"authorId":"38877555","name":"Zhenlin Wang","url":"https://www.semanticscholar.org/author/38877555"},{"authorId":"1695583","name":"Xiaolin Wang","url":"https://www.semanticscholar.org/author/1695583"},{"authorId":"36644172","name":"Yingwei Luo","url":"https://www.semanticscholar.org/author/36644172"},{"authorId":"1717133","name":"Lieven Eeckhout","url":"https://www.semanticscholar.org/author/1717133"}],"doi":"10.1109/ISCA.2018.00024","isInfluential":true,"paperId":"6dd5688bc20363aaf4ca00b3204ad99f073e257f","title":"Get Out of the Valley: Power-Efficient Address Mapping for GPUs","url":"https://www.semanticscholar.org/paper/6dd5688bc20363aaf4ca00b3204ad99f073e257f","venue":"2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)","year":2018},{"arxivId":null,"authors":[{"authorId":"1797114","name":"Mahdi Nazm Bojnordi","url":"https://www.semanticscholar.org/author/1797114"}],"doi":null,"isInfluential":false,"paperId":"5e4ceaa910f3936950f7a7c8cba040312f6048fc","title":"ReTagger : An Efficient Controller for DRAM Cache Architectures","url":"https://www.semanticscholar.org/paper/5e4ceaa910f3936950f7a7c8cba040312f6048fc","venue":"","year":2019},{"arxivId":null,"authors":[{"authorId":"28090448","name":"Yomi Karthik Rupesh","url":"https://www.semanticscholar.org/author/28090448"},{"authorId":"2623531","name":"Payman Behnam","url":"https://www.semanticscholar.org/author/2623531"},{"authorId":"52178292","name":"Goverdhan Reddy Pandla","url":"https://www.semanticscholar.org/author/52178292"},{"authorId":"52134142","name":"Manikanth Miryala","url":"https://www.semanticscholar.org/author/52134142"},{"authorId":"1797114","name":"Mahdi Nazm Bojnordi","url":"https://www.semanticscholar.org/author/1797114"}],"doi":"10.1109/TVLSI.2018.2808468","isInfluential":false,"paperId":"525487a2cf632050f53b230ef56076221080c74e","title":"Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell","url":"https://www.semanticscholar.org/paper/525487a2cf632050f53b230ef56076221080c74e","venue":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","year":2018},{"arxivId":null,"authors":[{"authorId":"50109476","name":"Zhiyuan Yang","url":"https://www.semanticscholar.org/author/50109476"},{"authorId":"66198880","name":"Michael Zuzak","url":"https://www.semanticscholar.org/author/66198880"},{"authorId":"1681538","name":"Ankur Srivastava","url":"https://www.semanticscholar.org/author/1681538"}],"doi":"10.1145/3240302.3240319","isInfluential":true,"paperId":"32815e787753e8c0328bdb44da0f6bdbdad00c15","title":"HMCTherm: a cycle-accurate HMC simulator integrated with detailed power and thermal simulation","url":"https://www.semanticscholar.org/paper/32815e787753e8c0328bdb44da0f6bdbdad00c15","venue":"MEMSYS","year":2018},{"arxivId":null,"authors":[{"authorId":"46182459","name":"Amna Shahab","url":"https://www.semanticscholar.org/author/46182459"},{"authorId":"31196257","name":"Mingcan Zhu","url":"https://www.semanticscholar.org/author/31196257"},{"authorId":"15549041","name":"Artemiy Margaritov","url":"https://www.semanticscholar.org/author/15549041"},{"authorId":"2309941","name":"Boris Grot","url":"https://www.semanticscholar.org/author/2309941"}],"doi":"10.1109/micro.2018.00052","isInfluential":false,"paperId":"d3f1f7f837e217296c1e5c3195e2717d88b658a5","title":"Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers","url":"https://www.semanticscholar.org/paper/d3f1f7f837e217296c1e5c3195e2717d88b658a5","venue":"2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","year":2018},{"arxivId":null,"authors":[{"authorId":"37763788","name":"Akhil Arunkumar","url":"https://www.semanticscholar.org/author/37763788"},{"authorId":"2256123","name":"Evgeny Bolotin","url":"https://www.semanticscholar.org/author/2256123"},{"authorId":"2899855","name":"David W. Nellans","url":"https://www.semanticscholar.org/author/2899855"},{"authorId":"40941101","name":"Chunrong Wu","url":"https://www.semanticscholar.org/author/40941101"}],"doi":"10.1109/HPCA.2019.00063","isInfluential":false,"paperId":"e2c93eefab8494386449f444927349ce38bdde3c","title":"Understanding the Future of Energy Efficiency in Multi-Module GPUs","url":"https://www.semanticscholar.org/paper/e2c93eefab8494386449f444927349ce38bdde3c","venue":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","year":2019},{"arxivId":"1803.06068","authors":[{"authorId":"3974788","name":"Bahar Asgari","url":"https://www.semanticscholar.org/author/3974788"},{"authorId":"1741842","name":"Saibal Mukhopadhyay","url":"https://www.semanticscholar.org/author/1741842"},{"authorId":"2933334","name":"Sudhakar Yalamanchili","url":"https://www.semanticscholar.org/author/2933334"}],"doi":null,"isInfluential":false,"paperId":"4cd454d5c68652e9cd9a8ee072534331348ea2f0","title":"Memory Slices: A Modular Building Block for Scalable, Intelligent Memory Systems","url":"https://www.semanticscholar.org/paper/4cd454d5c68652e9cd9a8ee072534331348ea2f0","venue":"ArXiv","year":2018},{"arxivId":null,"authors":[{"authorId":"1953060","name":"Albin Eldstal-Damlin","url":"https://www.semanticscholar.org/author/1953060"},{"authorId":"1765948","name":"Pedro Trancoso","url":"https://www.semanticscholar.org/author/1765948"},{"authorId":"1732312","name":"Ioannis Sourdis","url":"https://www.semanticscholar.org/author/1732312"}],"doi":null,"isInfluential":false,"paperId":"5bc63e8bd7abc29643420f505a2208f28d7a3cd0","title":"AVR: Reducing Memory Traffic with Approximate Value Reconstruction","url":"https://www.semanticscholar.org/paper/5bc63e8bd7abc29643420f505a2208f28d7a3cd0","venue":"","year":2018}],"doi":"10.1145/3123939.3124545","influentialCitationCount":2,"paperId":"5b659f33c1630617e8175cf8e71c7e063c092c36","references":[{"arxivId":null,"authors":[{"authorId":"6821159","name":"Yoongu Kim","url":"https://www.semanticscholar.org/author/6821159"},{"authorId":"1720084","name":"Vivek Seshadri","url":"https://www.semanticscholar.org/author/1720084"},{"authorId":"15895903","name":"Donghyuk Lee","url":"https://www.semanticscholar.org/author/15895903"},{"authorId":"1739743","name":"Jamie Liu","url":"https://www.semanticscholar.org/author/1739743"},{"authorId":"1734461","name":"Onur Mutlu","url":"https://www.semanticscholar.org/author/1734461"}],"doi":"10.1145/2366231.2337202","isInfluential":false,"paperId":"4390f4a06a036b8f04cbb4fe7611fa5af9492797","title":"A case for exploiting subarray-level parallelism (SALP) in DRAM","url":"https://www.semanticscholar.org/paper/4390f4a06a036b8f04cbb4fe7611fa5af9492797","venue":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","year":2012},{"arxivId":null,"authors":[{"authorId":"1741387","name":"Mircea R. Stan","url":"https://www.semanticscholar.org/author/1741387"},{"authorId":"1746650","name":"Wayne P. Burleson","url":"https://www.semanticscholar.org/author/1746650"}],"doi":"10.1109/92.365453","isInfluential":false,"paperId":"1f3611aa60accc2ebd229162b8919b2a7ccbae33","title":"Bus-invert coding for low-power I/O","url":"https://www.semanticscholar.org/paper/1f3611aa60accc2ebd229162b8919b2a7ccbae33","venue":"IEEE Trans. VLSI Syst.","year":1995},{"arxivId":null,"authors":[{"authorId":"2338598","name":"Oreste Villa","url":"https://www.semanticscholar.org/author/2338598"},{"authorId":"26864738","name":"Daniel R. Johnson","url":"https://www.semanticscholar.org/author/26864738"},{"authorId":"46669160","name":"Mike O'Connor","url":"https://www.semanticscholar.org/author/46669160"},{"authorId":"2256123","name":"Evgeny Bolotin","url":"https://www.semanticscholar.org/author/2256123"},{"authorId":"2899855","name":"David W. Nellans","url":"https://www.semanticscholar.org/author/2899855"},{"authorId":"7410347","name":"Justin Luitjens","url":"https://www.semanticscholar.org/author/7410347"},{"authorId":"2522381","name":"Nikolai Sakharnykh","url":"https://www.semanticscholar.org/author/2522381"},{"authorId":"1802359","name":"Paulius Micikevicius","url":"https://www.semanticscholar.org/author/1802359"},{"authorId":"2429941","name":"Anthony Scudiero","url":"https://www.semanticscholar.org/author/2429941"},{"authorId":"1715863","name":"Stephen W. Keckler","url":"https://www.semanticscholar.org/author/1715863"},{"authorId":"1696619","name":"William J. Dally","url":"https://www.semanticscholar.org/author/1696619"}],"doi":"10.1109/SC.2014.73","isInfluential":false,"paperId":"9e4b82b8ead4bbd277f16b9de39dd4f76ad8ede3","title":"Scaling the Power Wall: A Path to Exascale","url":"https://www.semanticscholar.org/paper/9e4b82b8ead4bbd277f16b9de39dd4f76ad8ede3","venue":"SC14: International Conference for High Performance Computing, Networking, Storage and Analysis","year":2014},{"arxivId":null,"authors":[{"authorId":"11372918","name":"Shuai Che","url":"https://www.semanticscholar.org/author/11372918"},{"authorId":"5017718","name":"Michael Boyer","url":"https://www.semanticscholar.org/author/5017718"},{"authorId":"36758880","name":"Jiayuan Meng","url":"https://www.semanticscholar.org/author/36758880"},{"authorId":"2924393","name":"David Tarjan","url":"https://www.semanticscholar.org/author/2924393"},{"authorId":"1733020","name":"Jeremy W. Sheaffer","url":"https://www.semanticscholar.org/author/1733020"},{"authorId":"2761854","name":"Sang-Ha Lee","url":"https://www.semanticscholar.org/author/2761854"},{"authorId":"1735065","name":"Kevin Skadron","url":"https://www.semanticscholar.org/author/1735065"}],"doi":"10.1109/IISWC.2009.5306797","isInfluential":false,"paperId":"14505c2bdd3822d7a62385121d28ba3eb36fea1d","title":"Rodinia: A benchmark suite for heterogeneous computing","url":"https://www.semanticscholar.org/paper/14505c2bdd3822d7a62385121d28ba3eb36fea1d","venue":"2009 IEEE International Symposium on Workload Characterization (IISWC)","year":2009},{"arxivId":null,"authors":[{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"3173425","name":"Young Hoon Son","url":"https://www.semanticscholar.org/author/3173425"},{"authorId":"1686484","name":"Nam Sung Kim","url":"https://www.semanticscholar.org/author/1686484"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"}],"doi":"10.1145/2678373.2665723","isInfluential":false,"paperId":"570445ec044aa24f8894c75130c57a5ed174e200","title":"Row-buffer decoupling: A case for low-latency DRAM microarchitecture","url":"https://www.semanticscholar.org/paper/570445ec044aa24f8894c75130c57a5ed174e200","venue":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","year":2014},{"arxivId":null,"authors":[{"authorId":"1708869","name":"Jack J. Dongarra","url":"https://www.semanticscholar.org/author/1708869"},{"authorId":"1741269","name":"Piotr Luszczek","url":"https://www.semanticscholar.org/author/1741269"}],"doi":null,"isInfluential":true,"paperId":"439f79e539d6c0db09e1889a98f407da934cd1f7","title":"Introduction to the HPC Challenge Benchmark Suite","url":"https://www.semanticscholar.org/paper/439f79e539d6c0db09e1889a98f407da934cd1f7","venue":"","year":2005},{"arxivId":null,"authors":[{"authorId":"1998820","name":"Minsoo Rhu","url":"https://www.semanticscholar.org/author/1998820"},{"authorId":"8902450","name":"Michael B. Sullivan","url":"https://www.semanticscholar.org/author/8902450"},{"authorId":"1831521","name":"Jingwen Leng","url":"https://www.semanticscholar.org/author/1831521"},{"authorId":"2928845","name":"Mattan Erez","url":"https://www.semanticscholar.org/author/2928845"}],"doi":"10.1145/2540708.2540717","isInfluential":false,"paperId":"2dc38b527e91f8cfee6f6c7ba4d079087c293471","title":"A locality-aware memory hierarchy for energy-efficient GPU architectures","url":"https://www.semanticscholar.org/paper/2dc38b527e91f8cfee6f6c7ba4d079087c293471","venue":"2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","year":2013},{"arxivId":null,"authors":[{"authorId":"52383512","name":"Sandia Report","url":"https://www.semanticscholar.org/author/52383512"},{"authorId":"2135545","name":"Michael A. Heroux","url":"https://www.semanticscholar.org/author/2135545"},{"authorId":"34229383","name":"Douglas Doerfler","url":"https://www.semanticscholar.org/author/34229383"},{"authorId":"3326709","name":"Paul S. Crozier","url":"https://www.semanticscholar.org/author/3326709"},{"authorId":"1850407","name":"James M. Willenbring","url":"https://www.semanticscholar.org/author/1850407"},{"authorId":"2796952","name":"H. Carter Edwards","url":"https://www.semanticscholar.org/author/2796952"},{"authorId":"20721178","name":"Alan B. Williams","url":"https://www.semanticscholar.org/author/20721178"},{"authorId":"9152881","name":"Mahesh Rajan","url":"https://www.semanticscholar.org/author/9152881"},{"authorId":"2921204","name":"Eric R. Keiter","url":"https://www.semanticscholar.org/author/2921204"},{"authorId":"65767295","name":"Heidi K. Thorn","url":"https://www.semanticscholar.org/author/65767295"},{"authorId":"3342915","name":"Robert W. Numrich","url":"https://www.semanticscholar.org/author/3342915"}],"doi":"10.2172/993908","isInfluential":false,"paperId":"7ba020087bf308597fc78c6f44350c2c294ae19a","title":"Improving Performance via Mini-applications","url":"https://www.semanticscholar.org/paper/7ba020087bf308597fc78c6f44350c2c294ae19a","venue":"","year":2009},{"arxivId":null,"authors":[{"authorId":"7145595","name":"Heonjae Ha","url":"https://www.semanticscholar.org/author/7145595"},{"authorId":"9182159","name":"Ardavan Pedram","url":"https://www.semanticscholar.org/author/9182159"},{"authorId":"50130852","name":"Stephen Richardson","url":"https://www.semanticscholar.org/author/50130852"},{"authorId":"2761599","name":"Shahar Kvatinsky","url":"https://www.semanticscholar.org/author/2761599"},{"authorId":"1764167","name":"Mark Horowitz","url":"https://www.semanticscholar.org/author/1764167"}],"doi":"10.1109/MICRO.2016.7783730","isInfluential":false,"paperId":"80bedecd71a7e965b9c2f667b8f42c2705d4c714","title":"Improving energy efficiency of DRAM by exploiting half page row access","url":"https://www.semanticscholar.org/paper/80bedecd71a7e965b9c2f667b8f42c2705d4c714","venue":"2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","year":2016},{"arxivId":null,"authors":[{"authorId":"3351296","name":"Aniruddha N. Udipi","url":"https://www.semanticscholar.org/author/3351296"},{"authorId":"2358911","name":"Naveen Muralimanohar","url":"https://www.semanticscholar.org/author/2358911"},{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"1777422","name":"Rajeev Balasubramonian","url":"https://www.semanticscholar.org/author/1777422"},{"authorId":"2150232","name":"Al Davis","url":"https://www.semanticscholar.org/author/2150232"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"}],"doi":"10.1145/1815961.1815983","isInfluential":false,"paperId":"10db43d5a1b3c1ddf6dc93fa992b8ed42dcf9833","title":"Rethinking DRAM design and organization for energy-constrained multi-cores","url":"https://www.semanticscholar.org/paper/10db43d5a1b3c1ddf6dc93fa992b8ed42dcf9833","venue":"ISCA","year":2010},{"arxivId":null,"authors":[{"authorId":"3173425","name":"Young Hoon Son","url":"https://www.semanticscholar.org/author/3173425"},{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"2726768","name":"Hyunggyun Yang","url":"https://www.semanticscholar.org/author/2726768"},{"authorId":"2550204","name":"Daejin Jung","url":"https://www.semanticscholar.org/author/2550204"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"47964917","name":"John Kim","url":"https://www.semanticscholar.org/author/47964917"},{"authorId":"2287483","name":"Jangwoo Kim","url":"https://www.semanticscholar.org/author/2287483"},{"authorId":"3091593","name":"Jae Won Lee","url":"https://www.semanticscholar.org/author/3091593"}],"doi":"10.1109/SC.2014.91","isInfluential":false,"paperId":"464af3debb8434807ab04eb749d63594e78ee786","title":"Microbank: Architecting Through-Silicon Interposer-Based Main Memory Systems","url":"https://www.semanticscholar.org/paper/464af3debb8434807ab04eb749d63594e78ee786","venue":"SC14: International Conference for High Performance Computing, Networking, Storage and Analysis","year":2014},{"arxivId":null,"authors":[{"authorId":"49104762","name":"Tao Zhang","url":"https://www.semanticscholar.org/author/49104762"},{"authorId":"32811782","name":"Ke Chen","url":"https://www.semanticscholar.org/author/32811782"},{"authorId":"40482516","name":"Cong Xu","url":"https://www.semanticscholar.org/author/40482516"},{"authorId":"1695860","name":"Guangyu Sun","url":"https://www.semanticscholar.org/author/1695860"},{"authorId":"46958442","name":"Tao Wang","url":"https://www.semanticscholar.org/author/46958442"},{"authorId":"27905006","name":"Yuan Xie","url":"https://www.semanticscholar.org/author/27905006"}],"doi":"10.1145/2678373.2665724","isInfluential":false,"paperId":"1dec8f5106d11047aaaf126121110cbf890f17c3","title":"Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation","url":"https://www.semanticscholar.org/paper/1dec8f5106d11047aaaf126121110cbf890f17c3","venue":"2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)","year":2014},{"arxivId":null,"authors":[{"authorId":"2111420","name":"Brent Keeth","url":"https://www.semanticscholar.org/author/2111420"},{"authorId":"38161187","name":"R. Jacob Baker","url":"https://www.semanticscholar.org/author/38161187"}],"doi":null,"isInfluential":false,"paperId":"a113d72963d271bbd4ae2c4c2b2413c0f7b988b3","title":"Dram Circuit Design: Fundamental High-Speed Topics","url":"https://www.semanticscholar.org/paper/a113d72963d271bbd4ae2c4c2b2413c0f7b988b3","venue":"","year":2008},{"arxivId":null,"authors":[{"authorId":"47304697","name":"Michael Andersch","url":"https://www.semanticscholar.org/author/47304697"},{"authorId":"36602386","name":"Jan Lucas","url":"https://www.semanticscholar.org/author/36602386"},{"authorId":"37526854","name":"Mauricio Alvarez","url":"https://www.semanticscholar.org/author/37526854"},{"authorId":"1717074","name":"Ben H. H. Juurlink","url":"https://www.semanticscholar.org/author/1717074"}],"doi":"10.1109/ISPASS.2015.7095801","isInfluential":false,"paperId":"074a308aa9682041c06cb572698cc32cb73dba46","title":"On latency in GPU throughput microarchitectures","url":"https://www.semanticscholar.org/paper/074a308aa9682041c06cb572698cc32cb73dba46","venue":"2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","year":2015},{"arxivId":null,"authors":[{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"46669160","name":"Mike O'Connor","url":"https://www.semanticscholar.org/author/46669160"},{"authorId":"3308405","name":"Gabriel H. Loh","url":"https://www.semanticscholar.org/author/3308405"},{"authorId":"2012110","name":"Nuwan Jayasena","url":"https://www.semanticscholar.org/author/2012110"},{"authorId":"1777422","name":"Rajeev Balasubramonian","url":"https://www.semanticscholar.org/author/1777422"}],"doi":"10.1109/SC.2014.16","isInfluential":false,"paperId":"540a65f5e2176c4000551f1335a24e0f07500f68","title":"Managing DRAM Latency Divergence in Irregular GPGPU Applications","url":"https://www.semanticscholar.org/paper/540a65f5e2176c4000551f1335a24e0f07500f68","venue":"SC14: International Conference for High Performance Computing, Networking, Storage and Analysis","year":2014},{"arxivId":null,"authors":[{"authorId":"3006948","name":"John W. Poulton","url":"https://www.semanticscholar.org/author/3006948"},{"authorId":"1696619","name":"William J. Dally","url":"https://www.semanticscholar.org/author/1696619"},{"authorId":"1683647","name":"Xi Chen","url":"https://www.semanticscholar.org/author/1683647"},{"authorId":"2249401","name":"John G. Eyles","url":"https://www.semanticscholar.org/author/2249401"},{"authorId":"32459160","name":"Thomas H. Greer","url":"https://www.semanticscholar.org/author/32459160"},{"authorId":"2831691","name":"Stephen G. Tell","url":"https://www.semanticscholar.org/author/2831691"},{"authorId":"33301771","name":"John M. Wilson","url":"https://www.semanticscholar.org/author/33301771"},{"authorId":"39547084","name":"C. Thomas Gray","url":"https://www.semanticscholar.org/author/39547084"}],"doi":"10.1109/JSSC.2013.2279053","isInfluential":true,"paperId":"363f34245c38c45eafa9c1e50e790ed33c69f224","title":"A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging Applications","url":"https://www.semanticscholar.org/paper/363f34245c38c45eafa9c1e50e790ed33c69f224","venue":"IEEE Journal of Solid-State Circuits","year":2013},{"arxivId":null,"authors":[{"authorId":"50301736","name":"Qawi IbnZayd Harvard","url":"https://www.semanticscholar.org/author/50301736"},{"authorId":"38161187","name":"R. Jacob Baker","url":"https://www.semanticscholar.org/author/38161187"}],"doi":"10.1109/MWSCAS.2011.6026682","isInfluential":false,"paperId":"8f1b17f8f327f6f3856f906a81e9ca19b7f9c5f7","title":"A scalable I/O architecture for wide I/O DRAM","url":"https://www.semanticscholar.org/paper/8f1b17f8f327f6f3856f906a81e9ca19b7f9c5f7","venue":"2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)","year":2011},{"arxivId":null,"authors":[{"authorId":"35136914","name":"Sang-uhn Cha","url":"https://www.semanticscholar.org/author/35136914"},{"authorId":"2014442","name":"O Seongil","url":"https://www.semanticscholar.org/author/2014442"},{"authorId":"10307183","name":"Hyunsung Shin","url":"https://www.semanticscholar.org/author/10307183"},{"authorId":"50068844","name":"Sangjoon Hwang","url":"https://www.semanticscholar.org/author/50068844"},{"authorId":"2694767","name":"Kwang-Il Park","url":"https://www.semanticscholar.org/author/2694767"},{"authorId":"2787031","name":"Seong-Jin Jang","url":"https://www.semanticscholar.org/author/2787031"},{"authorId":"2348969","name":"Joo-Sun Choi","url":"https://www.semanticscholar.org/author/2348969"},{"authorId":"2352190","name":"Gyo-Young Jin","url":"https://www.semanticscholar.org/author/2352190"},{"authorId":"3173425","name":"Young Hoon Son","url":"https://www.semanticscholar.org/author/3173425"},{"authorId":"2077514","name":"Hyunyoon Cho","url":"https://www.semanticscholar.org/author/2077514"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"1686484","name":"Nam Sung Kim","url":"https://www.semanticscholar.org/author/1686484"}],"doi":"10.1109/HPCA.2017.30","isInfluential":true,"paperId":"c8b6e390eb9cf0a3452decfff8461359315416cd","title":"Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices","url":"https://www.semanticscholar.org/paper/c8b6e390eb9cf0a3452decfff8461359315416cd","venue":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","year":2017},{"arxivId":null,"authors":[{"authorId":"48489711","name":"Martin Burtscher","url":"https://www.semanticscholar.org/author/48489711"},{"authorId":"1696918","name":"Rupesh Nasre","url":"https://www.semanticscholar.org/author/1696918"},{"authorId":"1776186","name":"Keshav Pingali","url":"https://www.semanticscholar.org/author/1776186"}],"doi":"10.1109/IISWC.2012.6402918","isInfluential":false,"paperId":"d410f8128bd4efa6adc886259e5d9de4cd7587bc","title":"A quantitative study of irregular programs on GPUs","url":"https://www.semanticscholar.org/paper/d410f8128bd4efa6adc886259e5d9de4cd7587bc","venue":"2012 IEEE International Symposium on Workload Characterization (IISWC)","year":2012},{"arxivId":null,"authors":[{"authorId":"3186693","name":"Yebin Lee","url":"https://www.semanticscholar.org/author/3186693"},{"authorId":"3394118","name":"Hyeonggyu Kim","url":"https://www.semanticscholar.org/author/3394118"},{"authorId":"2766004","name":"Seokin Hong","url":"https://www.semanticscholar.org/author/2766004"},{"authorId":"3073201","name":"Soontae Kim","url":"https://www.semanticscholar.org/author/3073201"}],"doi":"10.1109/HPCA.2017.35","isInfluential":false,"paperId":"37782ba980effbbb63d8518625d0f795be866822","title":"Partial Row Activation for Low-Power DRAM System","url":"https://www.semanticscholar.org/paper/37782ba980effbbb63d8518625d0f795be866822","venue":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","year":2017},{"arxivId":null,"authors":[{"authorId":"19980091","name":"J. Thomas Pawlowski","url":"https://www.semanticscholar.org/author/19980091"}],"doi":"10.1109/HOTCHIPS.2011.7477494","isInfluential":false,"paperId":"54a15f2c25bec4274d5bb423dbc5002426a506a3","title":"Hybrid memory cube (HMC)","url":"https://www.semanticscholar.org/paper/54a15f2c25bec4274d5bb423dbc5002426a506a3","venue":"2011 IEEE Hot Chips 23 Symposium (HCS)","year":2011},{"arxivId":null,"authors":[{"authorId":"2866959","name":"Niladrish Chatterjee","url":"https://www.semanticscholar.org/author/2866959"},{"authorId":"46669160","name":"Mike O'Connor","url":"https://www.semanticscholar.org/author/46669160"},{"authorId":"15895903","name":"Donghyuk Lee","url":"https://www.semanticscholar.org/author/15895903"},{"authorId":"26864738","name":"Daniel R. Johnson","url":"https://www.semanticscholar.org/author/26864738"},{"authorId":"1715863","name":"Stephen W. Keckler","url":"https://www.semanticscholar.org/author/1715863"},{"authorId":"1998820","name":"Minsoo Rhu","url":"https://www.semanticscholar.org/author/1998820"},{"authorId":"1696619","name":"William J. Dally","url":"https://www.semanticscholar.org/author/1696619"}],"doi":"10.1109/HPCA.2017.58","isInfluential":true,"paperId":"b7e70fba6e1b9c4bd653a397d2d5c80f98b56ec1","title":"Architecting an Energy-Efficient DRAM System for GPUs","url":"https://www.semanticscholar.org/paper/b7e70fba6e1b9c4bd653a397d2d5c80f98b56ec1","venue":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","year":2017},{"arxivId":null,"authors":[{"authorId":"49483778","name":"Jeff Jeddeloh","url":"https://www.semanticscholar.org/author/49483778"},{"authorId":"2111420","name":"Brent Keeth","url":"https://www.semanticscholar.org/author/2111420"}],"doi":null,"isInfluential":true,"paperId":"8b04ea524cb6ced72868c120a00c4679d84be006","title":"Hybrid memory cube new DRAM architecture increases density and performance","url":"https://www.semanticscholar.org/paper/8b04ea524cb6ced72868c120a00c4679d84be006","venue":"2012 Symposium on VLSI Technology (VLSIT)","year":2012},{"arxivId":"1409.4842","authors":[{"authorId":"2574060","name":"Christian Szegedy","url":"https://www.semanticscholar.org/author/2574060"},{"authorId":"46641688","name":"Wei Liu","url":"https://www.semanticscholar.org/author/46641688"},{"authorId":"39978391","name":"Yangqing Jia","url":"https://www.semanticscholar.org/author/39978391"},{"authorId":"3142556","name":"Pierre Sermanet","url":"https://www.semanticscholar.org/author/3142556"},{"authorId":"3361042","name":"Scott E. Reed","url":"https://www.semanticscholar.org/author/3361042"},{"authorId":"1838674","name":"Dragomir Anguelov","url":"https://www.semanticscholar.org/author/1838674"},{"authorId":"1761978","name":"Dumitru Erhan","url":"https://www.semanticscholar.org/author/1761978"},{"authorId":"2657155","name":"Vincent Vanhoucke","url":"https://www.semanticscholar.org/author/2657155"},{"authorId":"39863668","name":"Andrew Rabinovich","url":"https://www.semanticscholar.org/author/39863668"}],"doi":"10.1109/CVPR.2015.7298594","isInfluential":false,"paperId":"14318685b5959b51d0f1e3db34643eb2855dc6d9","title":"Going deeper with convolutions","url":"https://www.semanticscholar.org/paper/14318685b5959b51d0f1e3db34643eb2855dc6d9","venue":"2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)","year":2015},{"arxivId":null,"authors":[{"authorId":"50269572","name":"Thomas Vogelsang","url":"https://www.semanticscholar.org/author/50269572"}],"doi":"10.1109/MICRO.2010.42","isInfluential":true,"paperId":"7e412ed88bb7855600a63fe7c5b91af7b1610726","title":"Understanding the Energy Consumption of Dynamic Random Access Memories","url":"https://www.semanticscholar.org/paper/7e412ed88bb7855600a63fe7c5b91af7b1610726","venue":"2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture","year":2010},{"arxivId":null,"authors":[{"authorId":"3221209","name":"Elliott Cooper-Balis","url":"https://www.semanticscholar.org/author/3221209"},{"authorId":"1864724","name":"Bruce Jacob","url":"https://www.semanticscholar.org/author/1864724"}],"doi":"10.1109/MM.2010.43","isInfluential":false,"paperId":"abc3e74892fc645c18f67e28fe65e1f33c36bd00","title":"Fine-Grained Activation for Power Reduction in DRAM","url":"https://www.semanticscholar.org/paper/abc3e74892fc645c18f67e28fe65e1f33c36bd00","venue":"IEEE Micro","year":2010},{"arxivId":null,"authors":[{"authorId":"1719499","name":"Mark F. Adams","url":"https://www.semanticscholar.org/author/1719499"},{"authorId":"48840818","name":"Jed Brown","url":"https://www.semanticscholar.org/author/48840818"},{"authorId":"1746446","name":"John Shalf","url":"https://www.semanticscholar.org/author/1746446"},{"authorId":"2112004","name":"Brian van Straalen","url":"https://www.semanticscholar.org/author/2112004"},{"authorId":"1749908","name":"Erich Strohmaier","url":"https://www.semanticscholar.org/author/1749908"},{"authorId":"38310780","name":"Scott W. Williams","url":"https://www.semanticscholar.org/author/38310780"}],"doi":"10.2172/1131029","isInfluential":false,"paperId":"009e4da527a3518c29c95970efb79733a67979fb","title":"HPGMG 1.0: A Benchmark for Ranking High Performance Computing Systems","url":"https://www.semanticscholar.org/paper/009e4da527a3518c29c95970efb79733a67979fb","venue":"","year":2014},{"arxivId":null,"authors":[{"authorId":"1761103","name":"Timo Aila","url":"https://www.semanticscholar.org/author/1761103"},{"authorId":"2976930","name":"Tero Karras","url":"https://www.semanticscholar.org/author/2976930"}],"doi":null,"isInfluential":false,"paperId":"a4140a96ad094320743bb86361923373392f97f1","title":"Architecture considerations for tracing incoherent rays","url":"https://www.semanticscholar.org/paper/a4140a96ad094320743bb86361923373392f97f1","venue":"","year":2010}],"title":"Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems","topics":[{"topic":"Dynamic random-access memory","topicId":"51882","url":"https://www.semanticscholar.org/topic/51882"},{"topic":"Throughput","topicId":"316","url":"https://www.semanticscholar.org/topic/316"},{"topic":"High Bandwidth Memory","topicId":"1045081","url":"https://www.semanticscholar.org/topic/1045081"},{"topic":"Synergy","topicId":"16865","url":"https://www.semanticscholar.org/topic/16865"},{"topic":"Concurrency (computer science)","topicId":"10068","url":"https://www.semanticscholar.org/topic/10068"},{"topic":"Graphics processing unit","topicId":"8807","url":"https://www.semanticscholar.org/topic/8807"},{"topic":"Central processing unit","topicId":"2752","url":"https://www.semanticscholar.org/topic/2752"},{"topic":"Die (integrated circuit)","topicId":"730439","url":"https://www.semanticscholar.org/topic/730439"},{"topic":"Memory controller","topicId":"51878","url":"https://www.semanticscholar.org/topic/51878"},{"topic":"Scalability","topicId":"1360","url":"https://www.semanticscholar.org/topic/1360"},{"topic":"Baseline (configuration management)","topicId":"3403","url":"https://www.semanticscholar.org/topic/3403"},{"topic":"Wiring","topicId":"259429","url":"https://www.semanticscholar.org/topic/259429"},{"topic":"Cell (microprocessor)","topicId":"61640","url":"https://www.semanticscholar.org/topic/61640"},{"topic":"Input/output","topicId":"8197","url":"https://www.semanticscholar.org/topic/8197"},{"topic":"Terabyte","topicId":"34289","url":"https://www.semanticscholar.org/topic/34289"},{"topic":"QuickBASIC","topicId":"1260584","url":"https://www.semanticscholar.org/topic/1260584"},{"topic":"Locality of reference","topicId":"82035","url":"https://www.semanticscholar.org/topic/82035"}],"url":"https://www.semanticscholar.org/paper/5b659f33c1630617e8175cf8e71c7e063c092c36","venue":"MICRO","year":2017}
