

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Fri Nov  8 12:30:21 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  753|  753|  753|  753|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop         |  752|  752|       188|          -|          -|     4|    no    |
        | + data_read_loop  |   35|   35|         5|          1|          1|    32|    yes   |
        | + subloop         |  141|  141|        16|          2|          1|    64|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 2, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 10 11 12 13 14 }
  Pipeline-1 : II = 2, D = 16, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 16 
16 --> 32 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 16 
32 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmpr_local_15_V = alloca i1024"   --->   Operation 33 'alloca' 'cmpr_local_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_1 = alloca i1024"   --->   Operation 34 'alloca' 'cmpr_local_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_2 = alloca i1024"   --->   Operation 35 'alloca' 'cmpr_local_15_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_3 = alloca i1024"   --->   Operation 36 'alloca' 'cmpr_local_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_4 = alloca i1024"   --->   Operation 37 'alloca' 'cmpr_local_15_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_5 = alloca i1024"   --->   Operation 38 'alloca' 'cmpr_local_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_6 = alloca i1024"   --->   Operation 39 'alloca' 'cmpr_local_15_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_7 = alloca i1024"   --->   Operation 40 'alloca' 'cmpr_local_15_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_8 = alloca i1024"   --->   Operation 41 'alloca' 'cmpr_local_15_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_9 = alloca i1024"   --->   Operation 42 'alloca' 'cmpr_local_15_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_10 = alloca i1024"   --->   Operation 43 'alloca' 'cmpr_local_15_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_11 = alloca i1024"   --->   Operation 44 'alloca' 'cmpr_local_15_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_12 = alloca i1024"   --->   Operation 45 'alloca' 'cmpr_local_15_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_13 = alloca i1024"   --->   Operation 46 'alloca' 'cmpr_local_15_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_14 = alloca i1024"   --->   Operation 47 'alloca' 'cmpr_local_15_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_15 = alloca i1024"   --->   Operation 48 'alloca' 'cmpr_local_15_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V = alloca i11"   --->   Operation 49 'alloca' 'cmprpop_local_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_1 = alloca i11"   --->   Operation 50 'alloca' 'cmprpop_local_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_2 = alloca i11"   --->   Operation 51 'alloca' 'cmprpop_local_15_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_3 = alloca i11"   --->   Operation 52 'alloca' 'cmprpop_local_15_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_4 = alloca i11"   --->   Operation 53 'alloca' 'cmprpop_local_15_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_5 = alloca i11"   --->   Operation 54 'alloca' 'cmprpop_local_15_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_6 = alloca i11"   --->   Operation 55 'alloca' 'cmprpop_local_15_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_7 = alloca i11"   --->   Operation 56 'alloca' 'cmprpop_local_15_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_8 = alloca i11"   --->   Operation 57 'alloca' 'cmprpop_local_15_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_9 = alloca i11"   --->   Operation 58 'alloca' 'cmprpop_local_15_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_10 = alloca i11"   --->   Operation 59 'alloca' 'cmprpop_local_15_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_11 = alloca i11"   --->   Operation 60 'alloca' 'cmprpop_local_15_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_12 = alloca i11"   --->   Operation 61 'alloca' 'cmprpop_local_15_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_13 = alloca i11"   --->   Operation 62 'alloca' 'cmprpop_local_15_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_14 = alloca i11"   --->   Operation 63 'alloca' 'cmprpop_local_15_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_15 = alloca i11"   --->   Operation 64 'alloca' 'cmprpop_local_15_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)"   --->   Operation 65 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)"   --->   Operation 66 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast = zext i58 %tmp_3 to i59"   --->   Operation 67 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !116"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %output_V), !map !122"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind"   --->   Operation 70 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:73]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:75]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:76]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str12, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:78]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%cmpr_chunk_num_assign = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]"   --->   Operation 76 'phi' 'cmpr_chunk_num_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.49ns)   --->   "%icmp_ln92 = icmp eq i3 %cmpr_chunk_num_assign, -4" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 77 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.26ns)   --->   "%cmpr_chunk_num = add i3 %cmpr_chunk_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 79 'add' 'cmpr_chunk_num' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %3, label %mainloop_begin" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %cmpr_chunk_num_assign to i2" [tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 81 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4(i2 -2, i2 %trunc_ln93, i4 0)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 82 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i8 %or_ln to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 83 'zext' 'zext_ln219' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.78ns)   --->   "%add_ln219 = add i59 %p_cast, %zext_ln219" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 84 'add' 'add_ln219' <Predicate = (!icmp_ln92)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [tancoeff/tancoeff/tancalc.cpp:103]   --->   Operation 85 'ret' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i59 %add_ln219 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 86 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512* %gmem0, i64 %zext_ln219_1" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 87 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [7/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 88 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 89 [6/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 89 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 90 [5/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 90 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 91 [4/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 91 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 92 [3/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 92 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 93 [2/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 93 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 94 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/7] (2.43ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 32)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 96 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [1/1] (0.60ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 0.74>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%data_part_num_0_i24 = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]"   --->   Operation 98 'phi' 'data_part_num_0_i24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.61ns)   --->   "%icmp_ln27 = icmp eq i6 %data_part_num_0_i24, -32" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 99 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 100 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.43ns)   --->   "%data_part_num = add i6 %data_part_num_0_i24, 1" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 101 'add' 'data_part_num' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %data_read.exit32.preheader, label %data_read_loop_begin" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i24, i32 1, i32 4)" [tancoeff/tancoeff/tancalc.cpp:29->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 103 'partselect' 'trunc_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %data_part_num_0_i24 to i1" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 104 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 105 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 14)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 106 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 13)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 107 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 12)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 108 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 11)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 109 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 10)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 110 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 9)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 111 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 8)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 112 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 7)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 113 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 6)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 114 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 5)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 115 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 4)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 116 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 3)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 117 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 118 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 1)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 119 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 0)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br label %branch0" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 120 'br' <Predicate = (!icmp_ln27 & trunc_ln29_1 == 15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 121 [1/1] (2.43ns)   --->   "%temp_input_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 121 'read' 'temp_input_V' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 122 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln29_1, label %branch15 [
    i4 0, label %data_read_loop_begin.branch0_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 122 'switch' <Predicate = true> <Delay = 0.61>
ST_11 : Operation 123 [1/1] (0.61ns)   --->   "switch i4 %trunc_ln29_1, label %branch31 [
    i4 0, label %branch0.data_read_loop_end_crit_edge
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 123 'switch' <Predicate = true> <Delay = 0.61>

State 12 <SV = 11> <Delay = 0.75>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 124 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 125 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:28->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 126 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln30, i9 0)" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 127 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%num_hi = or i10 %shl_ln1, 511" [tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 128 'or' 'num_hi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%cmpr_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V)" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 129 'bitconcatenate' 'cmpr_local_0_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 130 'store' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 131 'store' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 132 'store' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 133 'store' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 134 'store' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 135 'store' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 136 'store' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 137 'store' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 138 'store' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 139 'store' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 140 'store' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 141 'store' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 142 'store' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 143 'store' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 144 'store' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "store i1024 %cmpr_local_0_V, i1024* %cmpr_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 145 'store' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln647 = zext i10 %num_hi to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 146 'zext' 'zext_ln647' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln647 = xor i11 %zext_ln647, 1023" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 147 'xor' 'xor_ln647' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln647_1 = zext i11 %xor_ln647 to i1024" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 148 'zext' 'zext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln647 = lshr i1024 -1, %zext_ln647_1" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 149 'lshr' 'lshr_ln647' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.75ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %cmpr_local_0_V, %lshr_ln647" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 150 'and' 'p_Result_s' <Predicate = true> <Delay = 0.75> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i1024 %p_Result_s to i512" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 151 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 152 [2/2] (2.43ns)   --->   "%cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 152 'call' 'cmprpop_local_0_V' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 153 'br' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 154 'br' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 155 'br' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 156 'br' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 157 'br' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 158 'br' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 159 'br' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 160 'br' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 161 'br' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 162 'br' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 163 'br' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 164 'br' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 165 'br' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 166 'br' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 167 'br' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "br label %data_read_loop_end" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 168 'br' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.99>
ST_14 : Operation 169 [1/2] (0.99ns)   --->   "%cmprpop_local_0_V = call fastcc i10 @popcnt(i512 %trunc_ln364)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 169 'call' 'cmprpop_local_0_V' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%cmprpop_local_0_V_2 = zext i10 %cmprpop_local_0_V to i11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 170 'zext' 'cmprpop_local_0_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 171 'store' <Predicate = (trunc_ln29_1 == 14)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 172 'store' <Predicate = (trunc_ln29_1 == 13)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 173 'store' <Predicate = (trunc_ln29_1 == 12)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 174 'store' <Predicate = (trunc_ln29_1 == 11)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 175 'store' <Predicate = (trunc_ln29_1 == 10)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 176 'store' <Predicate = (trunc_ln29_1 == 9)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 177 'store' <Predicate = (trunc_ln29_1 == 8)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 178 'store' <Predicate = (trunc_ln29_1 == 7)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 179 'store' <Predicate = (trunc_ln29_1 == 6)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 180 'store' <Predicate = (trunc_ln29_1 == 5)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 181 'store' <Predicate = (trunc_ln29_1 == 4)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 182 'store' <Predicate = (trunc_ln29_1 == 3)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 183 'store' <Predicate = (trunc_ln29_1 == 2)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 184 'store' <Predicate = (trunc_ln29_1 == 1)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 185 'store' <Predicate = (trunc_ln29_1 == 0)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "store i11 %cmprpop_local_0_V_2, i11* %cmprpop_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 186 'store' <Predicate = (trunc_ln29_1 == 15)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)" [tancoeff/tancoeff/tancalc.cpp:42->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 187 'specregionend' 'empty_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "br label %2" [tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93]   --->   Operation 188 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 0.60>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_load = load i11* %cmprpop_local_15_V" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 189 'load' 'cmprpop_local_15_V_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_1_load = load i11* %cmprpop_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 190 'load' 'cmprpop_local_15_V_1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_2_load = load i11* %cmprpop_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 191 'load' 'cmprpop_local_15_V_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_3_load = load i11* %cmprpop_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 192 'load' 'cmprpop_local_15_V_3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_4_load = load i11* %cmprpop_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 193 'load' 'cmprpop_local_15_V_4_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_5_load = load i11* %cmprpop_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 194 'load' 'cmprpop_local_15_V_5_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_6_load = load i11* %cmprpop_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 195 'load' 'cmprpop_local_15_V_6_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_7_load = load i11* %cmprpop_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 196 'load' 'cmprpop_local_15_V_7_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_8_load = load i11* %cmprpop_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 197 'load' 'cmprpop_local_15_V_8_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_9_load = load i11* %cmprpop_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 198 'load' 'cmprpop_local_15_V_9_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_10_load = load i11* %cmprpop_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 199 'load' 'cmprpop_local_15_V_10_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_11_load = load i11* %cmprpop_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 200 'load' 'cmprpop_local_15_V_11_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_12_load = load i11* %cmprpop_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 201 'load' 'cmprpop_local_15_V_12_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_13_load = load i11* %cmprpop_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 202 'load' 'cmprpop_local_15_V_13_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_14_load = load i11* %cmprpop_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 203 'load' 'cmprpop_local_15_V_14_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%cmprpop_local_15_V_15_load = load i11* %cmprpop_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 204 'load' 'cmprpop_local_15_V_15_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i11 %cmprpop_local_15_V_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 205 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i11 %cmprpop_local_15_V_1_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 206 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i11 %cmprpop_local_15_V_2_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 207 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i11 %cmprpop_local_15_V_3_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 208 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i11 %cmprpop_local_15_V_4_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 209 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i11 %cmprpop_local_15_V_5_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 210 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i11 %cmprpop_local_15_V_6_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 211 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i11 %cmprpop_local_15_V_7_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 212 'zext' 'zext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln215_25 = zext i11 %cmprpop_local_15_V_8_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 213 'zext' 'zext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln215_28 = zext i11 %cmprpop_local_15_V_9_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 214 'zext' 'zext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln215_31 = zext i11 %cmprpop_local_15_V_10_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 215 'zext' 'zext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln215_34 = zext i11 %cmprpop_local_15_V_11_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 216 'zext' 'zext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln215_37 = zext i11 %cmprpop_local_15_V_12_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 217 'zext' 'zext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln215_40 = zext i11 %cmprpop_local_15_V_13_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 218 'zext' 'zext_ln215_40' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln215_43 = zext i11 %cmprpop_local_15_V_14_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 219 'zext' 'zext_ln215_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln215_46 = zext i11 %cmprpop_local_15_V_15_load to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 220 'zext' 'zext_ln215_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.60ns)   --->   "br label %data_read.exit32" [tancoeff/tancoeff/tancalc.cpp:60->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 11> <Delay = 0.78>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%data_num_assign = phi i7 [ %data_num, %subloop ], [ 0, %data_read.exit32.preheader ]"   --->   Operation 222 'phi' 'data_num_assign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp eq i7 %data_num_assign, -64" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 223 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 224 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.40ns)   --->   "%data_num = add i7 %data_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 225 'add' 'data_num' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %mainloop_end, label %subloop" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln98 = shl i7 %data_num_assign, 1" [tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 227 'shl' 'shl_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i7 %shl_ln98 to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 228 'zext' 'zext_ln219_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.78ns)   --->   "%add_ln219_1 = add i59 %p_cast, %zext_ln219_2" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 229 'add' 'add_ln219_1' <Predicate = (!icmp_ln95)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.43>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln219_3 = zext i59 %add_ln219_1 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 230 'zext' 'zext_ln219_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i512* %gmem0, i64 %zext_ln219_3" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 231 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 232 [7/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 232 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_2)   --->   "%or_ln32 = or i7 %shl_ln98, 1" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 233 'or' 'or_ln32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_2)   --->   "%zext_ln219_4 = zext i7 %or_ln32 to i59" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 234 'zext' 'zext_ln219_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln219_2 = add i59 %p_cast, %zext_ln219_4" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 235 'add' 'add_ln219_2' <Predicate = (!icmp_ln95)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.43>
ST_18 : Operation 236 [6/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 236 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln219_5 = zext i59 %add_ln219_2 to i64" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 237 'zext' 'zext_ln219_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i512* %gmem0, i64 %zext_ln219_5" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 238 'getelementptr' 'gmem0_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_18 : Operation 239 [7/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 239 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 2.43>
ST_19 : Operation 240 [5/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 240 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 241 [6/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 241 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 2.43>
ST_20 : Operation 242 [4/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 242 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 243 [5/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 243 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 2.43>
ST_21 : Operation 244 [3/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 244 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 245 [4/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 245 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 2.43>
ST_22 : Operation 246 [2/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 246 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 247 [3/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 247 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 2.43>
ST_23 : Operation 248 [1/7] (2.43ns)   --->   "%input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 248 'readreq' 'input_V_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 249 [2/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 249 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 2.43>
ST_24 : Operation 250 [1/1] (2.43ns)   --->   "%input_V_load = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 250 'read' 'input_V_load' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 251 [1/7] (2.43ns)   --->   "%gmem0_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_2, i32 1)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 251 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 2.43>
ST_25 : Operation 252 [1/1] (2.43ns)   --->   "%gmem0_addr_2_read = call i512 @_ssdm_op_Read.m_axi.volatile.i512P(i512* %gmem0_addr_2)" [tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 252 'read' 'gmem0_addr_2_read' <Predicate = (!icmp_ln95)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 2.43>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_load = load i1024* %cmpr_local_15_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 253 'load' 'cmpr_local_15_V_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_1_load = load i1024* %cmpr_local_15_V_1" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 254 'load' 'cmpr_local_15_V_1_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_2_load = load i1024* %cmpr_local_15_V_2" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 255 'load' 'cmpr_local_15_V_2_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_3_load = load i1024* %cmpr_local_15_V_3" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 256 'load' 'cmpr_local_15_V_3_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_4_load = load i1024* %cmpr_local_15_V_4" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 257 'load' 'cmpr_local_15_V_4_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_5_load = load i1024* %cmpr_local_15_V_5" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 258 'load' 'cmpr_local_15_V_5_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_6_load = load i1024* %cmpr_local_15_V_6" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 259 'load' 'cmpr_local_15_V_6_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_7_load = load i1024* %cmpr_local_15_V_7" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 260 'load' 'cmpr_local_15_V_7_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%ref_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:34->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 261 'bitconcatenate' 'ref_local_0_V' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_26 : Operation 262 [2/2] (2.43ns)   --->   "%refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 262 'call' 'refpop_local_0_V' <Predicate = (!icmp_ln95)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 263 [1/1] (0.35ns)   --->   "%and_ln1355 = and i1024 %cmpr_local_15_V_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 263 'and' 'and_ln1355' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.35ns)   --->   "%and_ln1355_1 = and i1024 %cmpr_local_15_V_1_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 264 'and' 'and_ln1355_1' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.35ns)   --->   "%and_ln1355_2 = and i1024 %cmpr_local_15_V_2_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 265 'and' 'and_ln1355_2' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 266 [1/1] (0.35ns)   --->   "%and_ln1355_3 = and i1024 %cmpr_local_15_V_3_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 266 'and' 'and_ln1355_3' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 267 [1/1] (0.35ns)   --->   "%and_ln1355_4 = and i1024 %cmpr_local_15_V_4_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 267 'and' 'and_ln1355_4' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.35ns)   --->   "%and_ln1355_5 = and i1024 %cmpr_local_15_V_5_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 268 'and' 'and_ln1355_5' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 269 [1/1] (0.35ns)   --->   "%and_ln1355_6 = and i1024 %cmpr_local_15_V_6_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 269 'and' 'and_ln1355_6' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 270 [1/1] (0.35ns)   --->   "%and_ln1355_7 = and i1024 %cmpr_local_15_V_7_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 270 'and' 'and_ln1355_7' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.14>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_8_load = load i1024* %cmpr_local_15_V_8" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 271 'load' 'cmpr_local_15_V_8_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_9_load = load i1024* %cmpr_local_15_V_9" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 272 'load' 'cmpr_local_15_V_9_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_10_load = load i1024* %cmpr_local_15_V_10" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 273 'load' 'cmpr_local_15_V_10_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_11_load = load i1024* %cmpr_local_15_V_11" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 274 'load' 'cmpr_local_15_V_11_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_12_load = load i1024* %cmpr_local_15_V_12" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 275 'load' 'cmpr_local_15_V_12_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_13_load = load i1024* %cmpr_local_15_V_13" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 276 'load' 'cmpr_local_15_V_13_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_14_load = load i1024* %cmpr_local_15_V_14" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 277 'load' 'cmpr_local_15_V_14_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%cmpr_local_15_V_15_load = load i1024* %cmpr_local_15_V_15" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 278 'load' 'cmpr_local_15_V_15_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_27 : Operation 279 [1/2] (0.99ns)   --->   "%refpop_local_0_V = call fastcc i10 @popcnt(i512 %gmem0_addr_2_read)" [tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:98]   --->   Operation 279 'call' 'refpop_local_0_V' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 280 [2/2] (2.14ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 280 'call' 'op2_V_assign_2' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 281 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 281 'call' 'op2_V_assign_2_0_1' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 282 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 282 'call' 'op2_V_assign_2_0_2' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 283 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 283 'call' 'op2_V_assign_2_0_3' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 284 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 284 'call' 'op2_V_assign_2_0_4' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 285 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 285 'call' 'op2_V_assign_2_0_5' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 286 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 286 'call' 'op2_V_assign_2_0_6' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 287 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 287 'call' 'op2_V_assign_2_0_7' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 288 [1/1] (0.35ns)   --->   "%and_ln1355_8 = and i1024 %cmpr_local_15_V_8_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 288 'and' 'and_ln1355_8' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (0.35ns)   --->   "%and_ln1355_9 = and i1024 %cmpr_local_15_V_9_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 289 'and' 'and_ln1355_9' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (0.35ns)   --->   "%and_ln1355_10 = and i1024 %cmpr_local_15_V_10_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 290 'and' 'and_ln1355_10' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.35ns)   --->   "%and_ln1355_11 = and i1024 %cmpr_local_15_V_11_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 291 'and' 'and_ln1355_11' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.35ns)   --->   "%and_ln1355_12 = and i1024 %cmpr_local_15_V_12_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 292 'and' 'and_ln1355_12' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [1/1] (0.35ns)   --->   "%and_ln1355_13 = and i1024 %cmpr_local_15_V_13_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 293 'and' 'and_ln1355_13' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [1/1] (0.35ns)   --->   "%and_ln1355_14 = and i1024 %cmpr_local_15_V_14_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 294 'and' 'and_ln1355_14' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (0.35ns)   --->   "%and_ln1355_15 = and i1024 %cmpr_local_15_V_15_load, %ref_local_0_V" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 295 'and' 'and_ln1355_15' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.14>
ST_28 : Operation 296 [1/2] (1.53ns)   --->   "%op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 296 'call' 'op2_V_assign_2' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 297 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 297 'call' 'op2_V_assign_2_0_1' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 298 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 298 'call' 'op2_V_assign_2_0_2' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 299 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 299 'call' 'op2_V_assign_2_0_3' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 300 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 300 'call' 'op2_V_assign_2_0_4' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 301 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 301 'call' 'op2_V_assign_2_0_5' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 302 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 302 'call' 'op2_V_assign_2_0_6' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 303 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 303 'call' 'op2_V_assign_2_0_7' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 304 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 304 'call' 'op2_V_assign_2_0_8' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 305 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 305 'call' 'op2_V_assign_2_0_9' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 306 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 306 'call' 'op2_V_assign_2_0_s' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 307 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 307 'call' 'op2_V_assign_2_0_10' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 308 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 308 'call' 'op2_V_assign_2_0_11' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 309 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 309 'call' 'op2_V_assign_2_0_12' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 310 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 310 'call' 'op2_V_assign_2_0_13' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 311 [2/2] (2.14ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 311 'call' 'op2_V_assign_2_0_14' <Predicate = (!icmp_ln95)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 24> <Delay = 1.94>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i10 %refpop_local_0_V to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 312 'zext' 'zext_ln215' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.53ns)   --->   "%add_ln1353 = add i12 %zext_ln215_1, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 313 'add' 'add_ln1353' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln1353 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 314 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i11 %op2_V_assign_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 315 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.52ns)   --->   "%sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 316 'sub' 'sub_ln1354' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (0.53ns)   --->   "%add_ln1353_1 = add i12 %zext_ln215_4, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 317 'add' 'add_ln1353_1' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i12 %add_ln1353_1 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 318 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i11 %op2_V_assign_2_0_1 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 319 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.52ns)   --->   "%sub_ln1354_1 = sub i13 %zext_ln215_5, %zext_ln215_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 320 'sub' 'sub_ln1354_1' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (0.53ns)   --->   "%add_ln1353_2 = add i12 %zext_ln215_7, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 321 'add' 'add_ln1353_2' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i12 %add_ln1353_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 322 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i11 %op2_V_assign_2_0_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 323 'zext' 'zext_ln215_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 324 [1/1] (0.52ns)   --->   "%sub_ln1354_2 = sub i13 %zext_ln215_8, %zext_ln215_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 324 'sub' 'sub_ln1354_2' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 325 [1/1] (0.64ns)   --->   "%icmp_ln54 = icmp slt i13 %zext_ln215_9, %sub_ln1354_2" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 325 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54 = xor i1 %icmp_ln54, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 326 'xor' 'xor_ln54' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 327 [1/1] (0.53ns)   --->   "%add_ln1353_3 = add i12 %zext_ln215_10, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 327 'add' 'add_ln1353_3' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i12 %add_ln1353_3 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 328 'zext' 'zext_ln215_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i11 %op2_V_assign_2_0_3 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 329 'zext' 'zext_ln215_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 330 [1/1] (0.52ns)   --->   "%sub_ln1354_3 = sub i13 %zext_ln215_11, %zext_ln215_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 330 'sub' 'sub_ln1354_3' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 331 [1/1] (0.64ns)   --->   "%icmp_ln54_1 = icmp slt i13 %zext_ln215_12, %sub_ln1354_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 331 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_1 = xor i1 %icmp_ln54_1, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 332 'xor' 'xor_ln54_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 333 [1/1] (0.53ns)   --->   "%add_ln1353_4 = add i12 %zext_ln215_13, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 333 'add' 'add_ln1353_4' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i12 %add_ln1353_4 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 334 'zext' 'zext_ln215_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i11 %op2_V_assign_2_0_4 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 335 'zext' 'zext_ln215_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.52ns)   --->   "%sub_ln1354_4 = sub i13 %zext_ln215_14, %zext_ln215_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 336 'sub' 'sub_ln1354_4' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 337 [1/1] (0.64ns)   --->   "%icmp_ln54_2 = icmp slt i13 %zext_ln215_15, %sub_ln1354_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 337 'icmp' 'icmp_ln54_2' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_2 = xor i1 %icmp_ln54_2, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 338 'xor' 'xor_ln54_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.53ns)   --->   "%add_ln1353_5 = add i12 %zext_ln215_16, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 339 'add' 'add_ln1353_5' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i12 %add_ln1353_5 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 340 'zext' 'zext_ln215_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i11 %op2_V_assign_2_0_5 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 341 'zext' 'zext_ln215_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 342 [1/1] (0.52ns)   --->   "%sub_ln1354_5 = sub i13 %zext_ln215_17, %zext_ln215_18" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 342 'sub' 'sub_ln1354_5' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 343 [1/1] (0.64ns)   --->   "%icmp_ln54_3 = icmp slt i13 %zext_ln215_18, %sub_ln1354_5" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 343 'icmp' 'icmp_ln54_3' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_3 = xor i1 %icmp_ln54_3, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 344 'xor' 'xor_ln54_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 345 [1/1] (0.53ns)   --->   "%add_ln1353_6 = add i12 %zext_ln215_19, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 345 'add' 'add_ln1353_6' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i12 %add_ln1353_6 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 346 'zext' 'zext_ln215_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i11 %op2_V_assign_2_0_6 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 347 'zext' 'zext_ln215_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (0.52ns)   --->   "%sub_ln1354_6 = sub i13 %zext_ln215_20, %zext_ln215_21" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 348 'sub' 'sub_ln1354_6' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 349 [1/1] (0.64ns)   --->   "%icmp_ln54_4 = icmp slt i13 %zext_ln215_21, %sub_ln1354_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 349 'icmp' 'icmp_ln54_4' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_4 = xor i1 %icmp_ln54_4, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 350 'xor' 'xor_ln54_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 351 [1/1] (0.53ns)   --->   "%add_ln1353_7 = add i12 %zext_ln215_22, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 351 'add' 'add_ln1353_7' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i12 %add_ln1353_7 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 352 'zext' 'zext_ln215_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln215_24 = zext i11 %op2_V_assign_2_0_7 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 353 'zext' 'zext_ln215_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.52ns)   --->   "%sub_ln1354_7 = sub i13 %zext_ln215_23, %zext_ln215_24" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 354 'sub' 'sub_ln1354_7' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 355 [1/1] (0.64ns)   --->   "%icmp_ln54_5 = icmp slt i13 %zext_ln215_24, %sub_ln1354_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 355 'icmp' 'icmp_ln54_5' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%xor_ln54_5 = xor i1 %icmp_ln54_5, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 356 'xor' 'xor_ln54_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 357 'call' 'op2_V_assign_2_0_8' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 358 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 358 'call' 'op2_V_assign_2_0_9' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 359 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 359 'call' 'op2_V_assign_2_0_s' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 360 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 360 'call' 'op2_V_assign_2_0_10' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 361 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 361 'call' 'op2_V_assign_2_0_11' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 362 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 362 'call' 'op2_V_assign_2_0_12' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 363 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 363 'call' 'op2_V_assign_2_0_13' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 364 [1/2] (1.53ns)   --->   "%op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 364 'call' 'op2_V_assign_2_0_14' <Predicate = (!icmp_ln95)> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 365 [1/1] (0.64ns)   --->   "%icmp_ln54_13 = icmp slt i13 %zext_ln215_3, %sub_ln1354" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 365 'icmp' 'icmp_ln54_13' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_13 = xor i1 %icmp_ln54_13, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 366 'xor' 'xor_ln54_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 367 [1/1] (0.64ns)   --->   "%icmp_ln54_14 = icmp slt i13 %zext_ln215_6, %sub_ln1354_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 367 'icmp' 'icmp_ln54_14' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%xor_ln54_14 = xor i1 %icmp_ln54_14, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 368 'xor' 'xor_ln54_14' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%or_ln66 = or i1 %xor_ln54_13, %xor_ln54_14" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 369 'or' 'or_ln66' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%or_ln66_1 = or i1 %xor_ln54, %xor_ln54_1" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 370 'or' 'or_ln66_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_2 = or i1 %or_ln66_1, %or_ln66" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 371 'or' 'or_ln66_2' <Predicate = (!icmp_ln95)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_3 = or i1 %xor_ln54_2, %xor_ln54_3" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 372 'or' 'or_ln66_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_4 = or i1 %xor_ln54_4, %xor_ln54_5" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 373 'or' 'or_ln66_4' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_6)   --->   "%or_ln66_5 = or i1 %or_ln66_4, %or_ln66_3" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 374 'or' 'or_ln66_5' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_6 = or i1 %or_ln66_5, %or_ln66_2" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 375 'or' 'or_ln66_6' <Predicate = (!icmp_ln95)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 1.94>
ST_30 : Operation 376 [1/1] (0.53ns)   --->   "%add_ln1353_8 = add i12 %zext_ln215_25, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 376 'add' 'add_ln1353_8' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln215_26 = zext i12 %add_ln1353_8 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 377 'zext' 'zext_ln215_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln215_27 = zext i11 %op2_V_assign_2_0_8 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 378 'zext' 'zext_ln215_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 379 [1/1] (0.52ns)   --->   "%sub_ln1354_8 = sub i13 %zext_ln215_26, %zext_ln215_27" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 379 'sub' 'sub_ln1354_8' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/1] (0.64ns)   --->   "%icmp_ln54_6 = icmp slt i13 %zext_ln215_27, %sub_ln1354_8" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 380 'icmp' 'icmp_ln54_6' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_6 = xor i1 %icmp_ln54_6, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 381 'xor' 'xor_ln54_6' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 382 [1/1] (0.53ns)   --->   "%add_ln1353_9 = add i12 %zext_ln215_28, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 382 'add' 'add_ln1353_9' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln215_29 = zext i12 %add_ln1353_9 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 383 'zext' 'zext_ln215_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln215_30 = zext i11 %op2_V_assign_2_0_9 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 384 'zext' 'zext_ln215_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 385 [1/1] (0.52ns)   --->   "%sub_ln1354_9 = sub i13 %zext_ln215_29, %zext_ln215_30" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 385 'sub' 'sub_ln1354_9' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [1/1] (0.64ns)   --->   "%icmp_ln54_7 = icmp slt i13 %zext_ln215_30, %sub_ln1354_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 386 'icmp' 'icmp_ln54_7' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_7 = xor i1 %icmp_ln54_7, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 387 'xor' 'xor_ln54_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 388 [1/1] (0.53ns)   --->   "%add_ln1353_10 = add i12 %zext_ln215_31, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 388 'add' 'add_ln1353_10' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i12 %add_ln1353_10 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 389 'zext' 'zext_ln215_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln215_33 = zext i11 %op2_V_assign_2_0_s to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 390 'zext' 'zext_ln215_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 391 [1/1] (0.52ns)   --->   "%sub_ln1354_10 = sub i13 %zext_ln215_32, %zext_ln215_33" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 391 'sub' 'sub_ln1354_10' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 392 [1/1] (0.64ns)   --->   "%icmp_ln54_8 = icmp slt i13 %zext_ln215_33, %sub_ln1354_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 392 'icmp' 'icmp_ln54_8' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_8 = xor i1 %icmp_ln54_8, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 393 'xor' 'xor_ln54_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 394 [1/1] (0.53ns)   --->   "%add_ln1353_11 = add i12 %zext_ln215_34, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 394 'add' 'add_ln1353_11' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln215_35 = zext i12 %add_ln1353_11 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 395 'zext' 'zext_ln215_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln215_36 = zext i11 %op2_V_assign_2_0_10 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 396 'zext' 'zext_ln215_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 397 [1/1] (0.52ns)   --->   "%sub_ln1354_11 = sub i13 %zext_ln215_35, %zext_ln215_36" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 397 'sub' 'sub_ln1354_11' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 398 [1/1] (0.64ns)   --->   "%icmp_ln54_9 = icmp slt i13 %zext_ln215_36, %sub_ln1354_11" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 398 'icmp' 'icmp_ln54_9' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%xor_ln54_9 = xor i1 %icmp_ln54_9, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 399 'xor' 'xor_ln54_9' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 400 [1/1] (0.53ns)   --->   "%add_ln1353_12 = add i12 %zext_ln215_37, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 400 'add' 'add_ln1353_12' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln215_38 = zext i12 %add_ln1353_12 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 401 'zext' 'zext_ln215_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln215_39 = zext i11 %op2_V_assign_2_0_11 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 402 'zext' 'zext_ln215_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 403 [1/1] (0.52ns)   --->   "%sub_ln1354_12 = sub i13 %zext_ln215_38, %zext_ln215_39" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 403 'sub' 'sub_ln1354_12' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 404 [1/1] (0.64ns)   --->   "%icmp_ln54_10 = icmp slt i13 %zext_ln215_39, %sub_ln1354_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 404 'icmp' 'icmp_ln54_10' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_10 = xor i1 %icmp_ln54_10, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 405 'xor' 'xor_ln54_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 406 [1/1] (0.53ns)   --->   "%add_ln1353_13 = add i12 %zext_ln215_40, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 406 'add' 'add_ln1353_13' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln215_41 = zext i12 %add_ln1353_13 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 407 'zext' 'zext_ln215_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln215_42 = zext i11 %op2_V_assign_2_0_12 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 408 'zext' 'zext_ln215_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (0.52ns)   --->   "%sub_ln1354_13 = sub i13 %zext_ln215_41, %zext_ln215_42" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 409 'sub' 'sub_ln1354_13' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 410 [1/1] (0.64ns)   --->   "%icmp_ln54_11 = icmp slt i13 %zext_ln215_42, %sub_ln1354_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 410 'icmp' 'icmp_ln54_11' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_11 = xor i1 %icmp_ln54_11, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 411 'xor' 'xor_ln54_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 412 [1/1] (0.53ns)   --->   "%add_ln1353_14 = add i12 %zext_ln215_43, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 412 'add' 'add_ln1353_14' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln215_44 = zext i12 %add_ln1353_14 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 413 'zext' 'zext_ln215_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln215_45 = zext i11 %op2_V_assign_2_0_13 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 414 'zext' 'zext_ln215_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.52ns)   --->   "%sub_ln1354_14 = sub i13 %zext_ln215_44, %zext_ln215_45" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 415 'sub' 'sub_ln1354_14' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 416 [1/1] (0.64ns)   --->   "%icmp_ln54_12 = icmp slt i13 %zext_ln215_45, %sub_ln1354_14" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 416 'icmp' 'icmp_ln54_12' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln54_12 = xor i1 %icmp_ln54_12, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 417 'xor' 'xor_ln54_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [1/1] (0.53ns)   --->   "%add_ln1353_15 = add i12 %zext_ln215_46, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 418 'add' 'add_ln1353_15' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln215_47 = zext i12 %add_ln1353_15 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 419 'zext' 'zext_ln215_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln215_48 = zext i11 %op2_V_assign_2_0_14 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 420 'zext' 'zext_ln215_48' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.52ns)   --->   "%sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99]   --->   Operation 421 'sub' 'sub_ln1354_15' <Predicate = (!icmp_ln95)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [1/1] (0.64ns)   --->   "%icmp_ln66 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 422 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%xor_ln66 = xor i1 %icmp_ln66, true" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 423 'xor' 'xor_ln66' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_7 = or i1 %xor_ln54_6, %xor_ln54_7" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 424 'or' 'or_ln66_7' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_9)   --->   "%or_ln66_8 = or i1 %xor_ln54_8, %xor_ln54_9" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 425 'or' 'or_ln66_8' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 426 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_9 = or i1 %or_ln66_8, %or_ln66_7" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 426 'or' 'or_ln66_9' <Predicate = (!icmp_ln95)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_10 = or i1 %xor_ln54_10, %xor_ln54_11" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 427 'or' 'or_ln66_10' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_11 = or i1 %xor_ln66, %xor_ln54_12" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 428 'or' 'or_ln66_11' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_12 = or i1 %or_ln66_11, %or_ln66_10" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 429 'or' 'or_ln66_12' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_14)   --->   "%or_ln66_13 = or i1 %or_ln66_12, %or_ln66_9" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 430 'or' 'or_ln66_13' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_14 = or i1 %or_ln66_13, %or_ln66_6" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 431 'or' 'or_ln66_14' <Predicate = (!icmp_ln95)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i1 %or_ln66_14 to i512" [tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 432 'zext' 'zext_ln295' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_30 : Operation 433 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %output_V, i512 %zext_ln295)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 433 'write' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 31 <SV = 26> <Delay = 0.00>
ST_31 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str15) nounwind" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 434 'specloopname' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str15)" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 435 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [tancoeff/tancoeff/tancalc.cpp:97]   --->   Operation 436 'specpipeline' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_31 : Operation 437 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %output_V, i512 %zext_ln295)" [tancoeff/tancoeff/tancalc.cpp:68->tancoeff/tancoeff/tancalc.cpp:100]   --->   Operation 437 'write' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str15, i32 %tmp_2)" [tancoeff/tancoeff/tancalc.cpp:101]   --->   Operation 438 'specregionend' 'empty_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "br label %data_read.exit32" [tancoeff/tancoeff/tancalc.cpp:95]   --->   Operation 439 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 32 <SV = 12> <Delay = 0.00>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp)" [tancoeff/tancoeff/tancalc.cpp:102]   --->   Operation 440 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "br label %1" [tancoeff/tancoeff/tancalc.cpp:92]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'input_V' [36]  (1 ns)

 <State 2>: 0.786ns
The critical path consists of the following:
	'phi' operation ('cmpr_chunk_num') with incoming values : ('cmpr_chunk_num', tancoeff/tancoeff/tancalc.cpp:92) [48]  (0 ns)
	'add' operation ('add_ln219', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [59]  (0.786 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [61]  (0 ns)
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [62]  (2.43 ns)

 <State 10>: 0.741ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln27', tancoeff/tancoeff/tancalc.cpp:27->tancoeff/tancoeff/tancalc.cpp:93) [66]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:93) [78]  (2.43 ns)

 <State 12>: 0.758ns
The critical path consists of the following:
	'or' operation ('num_hi', tancoeff/tancoeff/tancalc.cpp:30->tancoeff/tancoeff/tancalc.cpp:93) [77]  (0 ns)
	'xor' operation ('xor_ln647', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [131]  (0 ns)
	'lshr' operation ('lshr_ln647', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [133]  (0 ns)
	'and' operation ('__Result__', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) [134]  (0.758 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) to 'popcnt' [136]  (2.43 ns)

 <State 14>: 0.993ns
The critical path consists of the following:
	'call' operation ('cmprpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) to 'popcnt' [136]  (0.993 ns)
	'store' operation ('store_ln35', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93) of variable 'cmprpop_local[0].V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:93 on local variable 'cmprpop_local[15].V' [182]  (0 ns)

 <State 15>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('data_num') with incoming values : ('data_num', tancoeff/tancoeff/tancalc.cpp:95) [225]  (0.603 ns)

 <State 16>: 0.786ns
The critical path consists of the following:
	'phi' operation ('data_num') with incoming values : ('data_num', tancoeff/tancoeff/tancalc.cpp:95) [225]  (0 ns)
	'shl' operation ('chunk_num', tancoeff/tancoeff/tancalc.cpp:98) [250]  (0 ns)
	'add' operation ('add_ln219_1', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [252]  (0.786 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1', tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [254]  (0 ns)
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [255]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [256]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (tancoeff/tancoeff/tancalc.cpp:32->tancoeff/tancoeff/tancalc.cpp:98) [263]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	'call' operation ('refpop_local_0_V', tancoeff/tancoeff/tancalc.cpp:35->tancoeff/tancoeff/tancalc.cpp:98) to 'popcnt' [265]  (2.43 ns)

 <State 27>: 2.15ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_2', tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99) to 'popcntdata' [267]  (2.15 ns)

 <State 28>: 2.15ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_2_0_8', tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:99) to 'popcntdata' [328]  (2.15 ns)

 <State 29>: 1.94ns
The critical path consists of the following:
	'add' operation ('add_ln1353', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [269]  (0.534 ns)
	'sub' operation ('sub_ln1354', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [272]  (0.526 ns)
	'icmp' operation ('icmp_ln54_13', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [389]  (0.64 ns)
	'xor' operation ('xor_ln54_13', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [390]  (0 ns)
	'or' operation ('or_ln66', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [395]  (0 ns)
	'or' operation ('or_ln66_2', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [397]  (0.122 ns)
	'or' operation ('or_ln66_6', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [401]  (0.122 ns)

 <State 30>: 1.94ns
The critical path consists of the following:
	'add' operation ('add_ln1353_8', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [329]  (0.534 ns)
	'sub' operation ('sub_ln1354_8', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [332]  (0.526 ns)
	'icmp' operation ('icmp_ln54_6', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [333]  (0.64 ns)
	'xor' operation ('xor_ln54_6', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:99) [334]  (0 ns)
	'or' operation ('or_ln66_7', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [402]  (0 ns)
	'or' operation ('or_ln66_9', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [404]  (0.122 ns)
	'or' operation ('or_ln66_13', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [408]  (0 ns)
	'or' operation ('or_ln66_14', tancoeff/tancoeff/tancalc.cpp:66->tancoeff/tancoeff/tancalc.cpp:100) [409]  (0.122 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
