{:input (genetic.representation/genetic-representation "examples/58089.483E472F.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_9_11 , \\$1_11 , \\$2_9 , \\$3_10 , \\$4_13 , \\$5_12 );\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  wire _10_;\n  wire _11_;\n  input \\$0_9_11 ;\n  wire \\$0_9_11 ;\n  input \\$1_11 ;\n  wire \\$1_11 ;\n  input \\$2_9 ;\n  wire \\$2_9 ;\n  input \\$3_10 ;\n  wire \\$3_10 ;\n  output \\$4_13 ;\n  wire \\$4_13 ;\n  output \\$5_12 ;\n  wire \\$5_12 ;\n  wire \\:missing_edge ;\n  assign _11_ = 4'h8 >> { _04_, _00_ };\n  assign _01_ = 4'he >> { _05_, _11_ };\n  assign _02_ = 4'h8 >> { _03_, _00_ };\n  assign _08_ = 1'h0;\n  assign _09_ = 1'h1;\n  assign _10_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _06_ = _02_;\n  assign _07_ = _01_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:3.1-38.10\" *)\nmodule postsynth(\\$0_9_11 , \\$1_11 , \\$2_9 , \\$3_10 , \\$4_13 , \\$5_12 );\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:16.9-16.17\" *)\n  input \\$0_9_11 ;\n  wire \\$0_9_11 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:18.9-18.15\" *)\n  input \\$1_11 ;\n  wire \\$1_11 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:20.9-20.14\" *)\n  input \\$2_9 ;\n  wire \\$2_9 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:22.9-22.15\" *)\n  input \\$3_10 ;\n  wire \\$3_10 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:24.10-24.16\" *)\n  output \\$4_13 ;\n  wire \\$4_13 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:26.10-26.16\" *)\n  output \\$5_12 ;\n  wire \\$5_12 ;\n  (* src = \"/tmp/fuzzmount745B5940/A1CC74AF.v:28.8-28.22\" *)\n  wire \\:missing_edge ;\n  assign \\$4_13  = 1'hx;\n  assign \\$5_12  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:08:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk/src/top.v'.\nSBY 23:08:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] Copy '/tmp/fuzzmount745B5940/A1CC74AF.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk/src/A1CC74AF.v'.\nSBY 23:08:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] Copy '/tmp/fuzzmount745B5940/A1CC74AF.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk/src/A1CC74AF.post.v'.\nSBY 23:08:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] engine_0: abc pdr\nSBY 23:08:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: >      ^\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: finished (returncode=1)\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] base: task failed. ERROR.\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk'.\nSBY 23:08:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpisuyq4xk] DONE (ERROR, rc=16)\n", :err ""}}}