// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st16_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv11_9 = 11'b1001;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_7FB = 11'b11111111011;
parameter    ap_const_lv12_5 = 12'b101;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_8 = 11'b1000;
parameter    ap_const_lv12_FF9 = 12'b111111111001;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FF8 = 12'b111111111000;
parameter    ap_const_lv12_FF7 = 12'b111111110111;
parameter    ap_const_lv12_FF6 = 12'b111111110110;
parameter    ap_const_lv12_FF5 = 12'b111111110101;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv17_11B = 17'b100011011;
parameter    ap_const_lv16_52 = 16'b1010010;
parameter    ap_const_lv18_1AC = 18'b110101100;
parameter    ap_const_lv19_3D3 = 19'b1111010011;
parameter    ap_const_lv20_5C8 = 20'b10111001000;
parameter    ap_const_lv18_11B = 18'b100011011;
parameter    ap_const_lv20_8BD = 20'b100010111101;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [10:0] p_025_0_i_reg_465;
wire   [10:0] tmp_47_fu_606_p1;
reg   [10:0] tmp_47_reg_2788;
wire   [10:0] tmp_48_fu_610_p1;
reg   [10:0] tmp_48_reg_2797;
wire   [10:0] heightloop_fu_614_p2;
reg   [10:0] heightloop_reg_2802;
wire   [10:0] widthloop_fu_620_p2;
reg   [10:0] widthloop_reg_2807;
wire   [11:0] tmp_41_cast_fu_632_p1;
reg   [11:0] tmp_41_cast_reg_2812;
wire   [11:0] p_neg226_i_fu_636_p2;
reg   [11:0] p_neg226_i_reg_2817;
wire   [2:0] tmp_49_fu_642_p1;
reg   [2:0] tmp_49_reg_2822;
wire   [10:0] ref_fu_646_p2;
reg   [10:0] ref_reg_2828;
wire   [11:0] ref_cast_fu_652_p1;
reg   [11:0] ref_cast_reg_2833;
wire   [0:0] tmp_29_fu_660_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_69;
wire   [10:0] i_V_fu_665_p2;
reg   [10:0] i_V_reg_2842;
wire   [0:0] tmp_30_fu_671_p2;
reg   [0:0] tmp_30_reg_2847;
wire   [11:0] ImagLoc_y_fu_677_p2;
reg   [11:0] ImagLoc_y_reg_2852;
reg   [0:0] tmp_51_reg_2857;
wire   [2:0] tmp_52_fu_731_p1;
reg   [2:0] tmp_52_reg_2861;
wire   [11:0] y_2_fu_735_p2;
reg   [11:0] y_2_reg_2867;
wire   [2:0] tmp_53_fu_741_p1;
reg   [2:0] tmp_53_reg_2872;
wire   [11:0] y_2_1_fu_745_p2;
reg   [11:0] y_2_1_reg_2883;
wire   [11:0] y_2_2_fu_751_p2;
reg   [11:0] y_2_2_reg_2888;
wire   [11:0] y_2_3_fu_757_p2;
reg   [11:0] y_2_3_reg_2893;
wire   [0:0] brmerge_fu_763_p2;
reg   [0:0] brmerge_reg_2898;
wire   [0:0] tmp_33_fu_773_p2;
reg   [0:0] tmp_33_reg_2902;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_104;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it2;
reg   [0:0] or_cond7_reg_2925;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2925_pp0_it2;
reg    ap_sig_bdd_125;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] or_cond219_i_reg_2911;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11;
reg    ap_sig_bdd_151;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_33_reg_2902_pp0_it7;
wire   [10:0] j_V_fu_778_p2;
wire   [0:0] or_cond219_i_fu_800_p2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it10;
wire   [11:0] ImagLoc_x_fu_805_p2;
reg   [11:0] ImagLoc_x_reg_2915;
wire   [0:0] tmp_36_fu_829_p2;
reg   [0:0] tmp_36_reg_2921;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2921_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2921_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_36_reg_2921_pp0_it3;
wire   [0:0] or_cond7_fu_834_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2925_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_2925_pp0_it3;
reg   [0:0] tmp_58_reg_2929;
reg   [0:0] ap_reg_ppstg_tmp_58_reg_2929_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_58_reg_2929_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_58_reg_2929_pp0_it3;
wire   [0:0] tmp_37_fu_848_p2;
reg   [0:0] tmp_37_reg_2933;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2933_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_37_reg_2933_pp0_it2;
wire   [2:0] col_assign_fu_853_p2;
reg   [2:0] col_assign_reg_2937;
reg   [2:0] ap_reg_ppstg_col_assign_reg_2937_pp0_it1;
reg   [2:0] ap_reg_ppstg_col_assign_reg_2937_pp0_it2;
wire   [2:0] locy_4_t_fu_862_p2;
reg   [2:0] locy_4_t_reg_2945;
reg   [2:0] ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2;
reg   [2:0] ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3;
wire   [2:0] tmp_64_fu_871_p1;
reg   [2:0] tmp_64_reg_2949;
reg   [2:0] ap_reg_ppstg_tmp_64_reg_2949_pp0_it2;
reg   [10:0] k_buf_0_val_0_addr_reg_2957;
reg   [10:0] k_buf_0_val_1_addr_reg_2963;
reg   [10:0] k_buf_0_val_2_addr_reg_2969;
reg   [10:0] k_buf_0_val_3_addr_reg_2975;
reg   [10:0] k_buf_0_val_4_addr_reg_2981;
wire   [2:0] col_assign_4_fu_892_p2;
reg   [2:0] col_assign_4_reg_2987;
reg   [2:0] ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3;
reg   [7:0] src_kernel_win_0_val_4_1_13_reg_2995;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it5;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_4_0_reg_3000;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_3_0_reg_3009;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3018;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3027;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] src_kernel_win_0_val_4_0_reg_3036;
wire   [2:0] tmp_59_fu_905_p1;
reg   [2:0] tmp_59_reg_3044;
wire   [2:0] tmp_60_fu_909_p1;
reg   [2:0] tmp_60_reg_3050;
wire   [2:0] tmp_61_fu_913_p1;
reg   [2:0] tmp_61_reg_3056;
wire   [2:0] tmp_62_fu_917_p1;
reg   [2:0] tmp_62_reg_3062;
reg   [7:0] src_kernel_win_0_val_4_2_lo_reg_3068;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3068_pp0_it4;
wire   [16:0] p_Val2_11_0_1_fu_1370_p2;
reg   [16:0] p_Val2_11_0_1_reg_3073;
reg   [7:0] src_kernel_win_0_val_4_4_1_reg_3078;
reg   [7:0] src_kernel_win_0_val_0_1_12_reg_3083;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3083_pp0_it5;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3089;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3089_pp0_it5;
reg   [7:0] src_kernel_win_0_val_2_1_15_reg_3095;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it8;
reg   [7:0] src_kernel_win_0_val_3_1_6_reg_3101;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it8;
reg   [7:0] src_kernel_win_0_val_4_1_lo_reg_3107;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3107_pp0_it5;
wire   [17:0] p_Val2_14_0_1_cast_fu_1857_p1;
reg   [17:0] p_Val2_14_0_1_cast_reg_3112;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_3117;
reg   [7:0] src_kernel_win_0_val_2_1_lo_reg_3122;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3122_pp0_it6;
reg   [7:0] src_kernel_win_0_val_3_1_lo_reg_3127;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3127_pp0_it6;
reg   [7:0] src_kernel_win_0_val_3_2_lo_reg_3132;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it7;
reg   [7:0] src_kernel_win_0_val_3_3_lo_reg_3137;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3137_pp0_it6;
wire   [18:0] p_Val2_14_0_2_cast_fu_1909_p1;
reg   [18:0] p_Val2_14_0_2_cast_reg_3142;
wire   [16:0] p_Val2_11_1_fu_1917_p2;
reg   [16:0] p_Val2_11_1_reg_3147;
wire   [18:0] p_Val2_11_3_1_fu_1931_p2;
reg   [18:0] p_Val2_11_3_1_reg_3152;
wire   [19:0] p_Val2_11_3_2_fu_1941_p2;
reg   [19:0] p_Val2_11_3_2_reg_3157;
wire   [17:0] tmp44_fu_1961_p2;
reg   [17:0] tmp44_reg_3162;
reg   [7:0] src_kernel_win_0_val_0_2_lo_reg_3167;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3167_pp0_it7;
wire   [18:0] tmp30_fu_2042_p2;
reg   [18:0] tmp30_reg_3172;
wire   [18:0] tmp147_cast_fu_2052_p1;
reg   [18:0] tmp147_cast_reg_3177;
wire   [17:0] p_Val2_11_4_1_fu_2077_p2;
reg   [17:0] p_Val2_11_4_1_reg_3182;
wire   [19:0] tmp38_fu_2099_p2;
reg   [19:0] tmp38_reg_3187;
wire   [19:0] tmp168_cast_fu_2109_p1;
reg   [19:0] tmp168_cast_reg_3192;
wire   [18:0] tmp172_cast_fu_2138_p1;
reg   [18:0] tmp172_cast_reg_3197;
reg   [18:0] ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7;
reg   [18:0] ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8;
wire   [19:0] tmp32_fu_2183_p2;
reg   [19:0] tmp32_reg_3202;
wire   [17:0] p_Val2_11_1_4_fu_2192_p2;
reg   [17:0] p_Val2_11_1_4_reg_3207;
(* use_dsp48 = "no" *) wire   [19:0] tmp40_fu_2207_p2;
reg   [19:0] tmp40_reg_3212;
reg   [19:0] ap_reg_ppstg_tmp40_reg_3212_pp0_it8;
reg   [19:0] ap_reg_ppstg_tmp40_reg_3212_pp0_it9;
reg   [19:0] ap_reg_ppstg_tmp40_reg_3212_pp0_it10;
wire   [18:0] tmp171_cast_fu_2216_p1;
reg   [18:0] tmp171_cast_reg_3217;
reg   [7:0] src_kernel_win_0_val_2_3_lo_reg_3222;
wire   [20:0] p_Val2_14_1_2_cast_fu_2243_p1;
reg   [20:0] p_Val2_14_1_2_cast_reg_3227;
wire   [18:0] tmp151_cast_fu_2262_p1;
reg   [18:0] tmp151_cast_reg_3232;
wire   [19:0] p_Val2_11_2_2_fu_2270_p2;
reg   [19:0] p_Val2_11_2_2_reg_3237;
wire   [18:0] tmp43_fu_2289_p2;
reg   [18:0] tmp43_reg_3242;
wire   [20:0] tmp33_fu_2336_p2;
reg   [20:0] tmp33_reg_3247;
wire   [20:0] tmp150_cast_fu_2346_p1;
reg   [20:0] tmp150_cast_reg_3252;
wire   [21:0] tmp165_cast_fu_2364_p1;
reg   [21:0] tmp165_cast_reg_3257;
(* use_dsp48 = "no" *) wire   [18:0] tmp47_fu_2368_p2;
reg   [18:0] tmp47_reg_3262;
reg   [18:0] ap_reg_ppstg_tmp47_reg_3262_pp0_it10;
(* use_dsp48 = "no" *) wire   [21:0] tmp37_fu_2380_p2;
reg   [21:0] tmp37_reg_3267;
wire   [7:0] p_Val2_s_63_fu_2458_p3;
reg   [7:0] p_Val2_s_63_reg_3272;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
wire   [7:0] k_buf_0_val_4_d1;
wire   [11:0] grp_image_filter_borderInterpolate_fu_477_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_477_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_477_ap_return;
reg    grp_image_filter_borderInterpolate_fu_477_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_483_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_483_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_483_ap_return;
reg    grp_image_filter_borderInterpolate_fu_483_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_489_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_489_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_489_ap_return;
reg    grp_image_filter_borderInterpolate_fu_489_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_495_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_495_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_495_ap_return;
reg    grp_image_filter_borderInterpolate_fu_495_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_501_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_501_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_501_ap_return;
reg    grp_image_filter_borderInterpolate_fu_501_ap_ce;
wire   [11:0] grp_image_filter_borderInterpolate_fu_507_p;
wire   [10:0] grp_image_filter_borderInterpolate_fu_507_len;
wire   [12:0] grp_image_filter_borderInterpolate_fu_507_ap_return;
reg    grp_image_filter_borderInterpolate_fu_507_ap_ce;
reg   [10:0] p_012_0_i_reg_454;
reg    ap_sig_cseq_ST_st16_fsm_3;
reg    ap_sig_bdd_556;
wire   [63:0] tmp_35_fu_883_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_150;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1450_p3;
wire   [7:0] col_buf_0_val_0_0_22_fu_1724_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_154;
reg   [7:0] src_kernel_win_0_val_0_3_fu_158;
reg   [7:0] src_kernel_win_0_val_0_4_fu_162;
reg   [7:0] col_buf_0_val_0_0_12_fu_166;
reg   [7:0] src_kernel_win_0_val_1_1_fu_170;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1504_p3;
wire   [7:0] right_border_buf_0_val_3_4_27_fu_1757_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_174;
reg   [7:0] src_kernel_win_0_val_1_3_fu_178;
reg   [7:0] src_kernel_win_0_val_1_4_fu_182;
reg   [7:0] col_buf_0_val_0_0_13_fu_186;
reg   [7:0] src_kernel_win_0_val_2_1_fu_190;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1558_p3;
wire   [7:0] right_border_buf_0_val_2_4_13_fu_1790_p3;
reg   [7:0] src_kernel_win_0_val_2_2_fu_194;
reg   [7:0] src_kernel_win_0_val_2_3_fu_198;
reg   [7:0] src_kernel_win_0_val_2_4_fu_202;
reg   [7:0] col_buf_0_val_0_0_14_fu_206;
reg   [7:0] src_kernel_win_0_val_4_1_fu_210;
reg   [7:0] src_kernel_win_0_val_3_1_fu_214;
wire   [7:0] src_kernel_win_0_val_3_0_fu_1612_p3;
wire   [7:0] right_border_buf_0_val_1_4_27_fu_1823_p3;
reg   [7:0] src_kernel_win_0_val_3_2_fu_218;
reg   [7:0] src_kernel_win_0_val_3_3_fu_222;
reg   [7:0] src_kernel_win_0_val_3_4_fu_226;
reg   [7:0] col_buf_0_val_0_0_15_fu_230;
reg   [7:0] src_kernel_win_0_val_4_2_fu_234;
reg   [7:0] src_kernel_win_0_val_4_3_fu_238;
reg   [7:0] src_kernel_win_0_val_4_4_fu_242;
reg   [7:0] col_buf_0_val_0_0_16_fu_246;
reg   [7:0] right_border_buf_0_val_1_4_3_fu_250;
wire   [7:0] right_border_buf_0_val_1_4_26_fu_1149_p3;
reg   [7:0] right_border_buf_0_val_1_4_4_fu_254;
wire   [7:0] right_border_buf_0_val_1_4_25_fu_1140_p3;
reg   [7:0] right_border_buf_0_val_1_4_13_fu_258;
wire   [7:0] right_border_buf_0_val_1_4_23_fu_1123_p3;
reg   [7:0] right_border_buf_0_val_1_4_14_fu_262;
wire   [7:0] right_border_buf_0_val_1_4_20_fu_1098_p3;
reg   [7:0] right_border_buf_0_val_1_4_15_fu_266;
wire   [7:0] right_border_buf_0_val_1_4_8_fu_1065_p3;
reg   [7:0] right_border_buf_0_val_2_4_3_fu_270;
reg   [7:0] right_border_buf_0_val_2_4_4_fu_274;
reg   [7:0] right_border_buf_0_val_2_4_6_fu_278;
reg   [7:0] right_border_buf_0_val_2_4_7_fu_282;
reg   [7:0] right_border_buf_0_val_2_4_8_fu_286;
reg   [7:0] right_border_buf_0_val_3_4_3_fu_290;
wire   [7:0] right_border_buf_0_val_3_4_26_fu_1326_p3;
reg   [7:0] right_border_buf_0_val_3_4_4_fu_294;
wire   [7:0] right_border_buf_0_val_3_4_25_fu_1317_p3;
reg   [7:0] right_border_buf_0_val_3_4_13_fu_298;
wire   [7:0] right_border_buf_0_val_3_4_23_fu_1300_p3;
reg   [7:0] right_border_buf_0_val_3_4_14_fu_302;
wire   [7:0] right_border_buf_0_val_3_4_20_fu_1275_p3;
reg   [7:0] right_border_buf_0_val_3_4_15_fu_306;
wire   [7:0] right_border_buf_0_val_3_4_8_fu_1242_p3;
reg   [7:0] right_border_buf_0_val_0_0_fu_330;
reg   [7:0] right_border_buf_0_val_0_1_fu_334;
reg   [7:0] right_border_buf_0_val_0_2_fu_338;
reg   [7:0] right_border_buf_0_val_0_3_fu_342;
reg   [7:0] right_border_buf_0_val_0_4_fu_346;
wire   [10:0] tmp_s_fu_626_p2;
wire   [11:0] tmp_42_cast_fu_656_p1;
wire   [9:0] tmp_50_fu_689_p4;
wire   [0:0] icmp_fu_699_p2;
wire   [0:0] tmp_32_fu_705_p2;
wire   [10:0] p_i_fu_724_p3;
wire   [0:0] tmp_31_fu_683_p2;
wire   [0:0] or_cond6_fu_710_p2;
wire   [8:0] tmp_54_fu_784_p4;
wire   [0:0] icmp2_fu_794_p2;
wire   [11:0] tmp_45_cast_fu_769_p1;
wire   [0:0] tmp_57_fu_815_p3;
wire   [0:0] rev_fu_823_p2;
wire   [2:0] tmp_55_fu_811_p1;
wire   [2:0] tmp_63_fu_858_p1;
wire   [11:0] col_assign_9_2_fu_867_p2;
wire  signed [31:0] x_1_fu_875_p1;
wire   [2:0] tmp_56_fu_879_p1;
wire   [0:0] sel_tmp32_fu_1021_p2;
wire   [0:0] sel_tmp33_fu_1034_p2;
wire   [7:0] right_border_buf_0_val_1_4_5_fu_1026_p3;
wire   [0:0] sel_tmp34_fu_1047_p2;
wire   [7:0] right_border_buf_0_val_1_4_6_fu_1039_p3;
wire   [0:0] sel_tmp35_fu_1060_p2;
wire   [7:0] right_border_buf_0_val_1_4_7_fu_1052_p3;
wire   [7:0] right_border_buf_0_val_1_4_9_fu_1074_p3;
wire   [7:0] right_border_buf_0_val_1_4_18_fu_1082_p3;
wire   [7:0] right_border_buf_0_val_1_4_19_fu_1090_p3;
wire   [7:0] right_border_buf_0_val_1_4_21_fu_1107_p3;
wire   [7:0] right_border_buf_0_val_1_4_22_fu_1115_p3;
wire   [7:0] right_border_buf_0_val_1_4_24_fu_1132_p3;
wire   [0:0] sel_tmp36_fu_1198_p2;
wire   [0:0] sel_tmp37_fu_1211_p2;
wire   [7:0] right_border_buf_0_val_3_4_5_fu_1203_p3;
wire   [0:0] sel_tmp38_fu_1224_p2;
wire   [7:0] right_border_buf_0_val_3_4_6_fu_1216_p3;
wire   [0:0] sel_tmp39_fu_1237_p2;
wire   [7:0] right_border_buf_0_val_3_4_7_fu_1229_p3;
wire   [7:0] right_border_buf_0_val_3_4_9_fu_1251_p3;
wire   [7:0] right_border_buf_0_val_3_4_18_fu_1259_p3;
wire   [7:0] right_border_buf_0_val_3_4_19_fu_1267_p3;
wire   [7:0] right_border_buf_0_val_3_4_21_fu_1284_p3;
wire   [7:0] right_border_buf_0_val_3_4_22_fu_1292_p3;
wire   [7:0] right_border_buf_0_val_3_4_24_fu_1309_p3;
wire   [7:0] p_Val2_11_0_1_fu_1370_p0;
wire   [0:0] sel_tmp9_fu_1408_p2;
wire   [2:0] locy_fu_1404_p2;
wire   [0:0] sel_tmp2_fu_1418_p2;
wire   [7:0] sel_tmp1_fu_1412_p3;
wire   [0:0] sel_tmp5_fu_1431_p2;
wire   [7:0] sel_tmp3_fu_1424_p3;
wire   [0:0] sel_tmp10_fu_1444_p2;
wire   [7:0] sel_tmp7_fu_1437_p3;
wire   [0:0] sel_tmp11_fu_1462_p2;
wire   [2:0] locy_1_t_fu_1458_p2;
wire   [0:0] sel_tmp13_fu_1472_p2;
wire   [7:0] sel_tmp12_fu_1466_p3;
wire   [0:0] sel_tmp15_fu_1485_p2;
wire   [7:0] sel_tmp14_fu_1478_p3;
wire   [0:0] sel_tmp17_fu_1498_p2;
wire   [7:0] sel_tmp16_fu_1491_p3;
wire   [0:0] sel_tmp18_fu_1516_p2;
wire   [2:0] locy_2_t_fu_1512_p2;
wire   [0:0] sel_tmp20_fu_1526_p2;
wire   [7:0] sel_tmp19_fu_1520_p3;
wire   [0:0] sel_tmp22_fu_1539_p2;
wire   [7:0] sel_tmp21_fu_1532_p3;
wire   [0:0] sel_tmp24_fu_1552_p2;
wire   [7:0] sel_tmp23_fu_1545_p3;
wire   [0:0] sel_tmp25_fu_1570_p2;
wire   [2:0] locy_3_t_fu_1566_p2;
wire   [0:0] sel_tmp27_fu_1580_p2;
wire   [7:0] sel_tmp26_fu_1574_p3;
wire   [0:0] sel_tmp29_fu_1593_p2;
wire   [7:0] sel_tmp28_fu_1586_p3;
wire   [0:0] sel_tmp31_fu_1606_p2;
wire   [7:0] sel_tmp30_fu_1599_p3;
wire   [0:0] sel_tmp_fu_1680_p2;
wire   [0:0] sel_tmp4_fu_1693_p2;
wire   [7:0] col_buf_0_val_0_0_6_fu_1685_p3;
wire   [0:0] sel_tmp6_fu_1706_p2;
wire   [7:0] col_buf_0_val_0_0_7_fu_1698_p3;
wire   [0:0] sel_tmp8_fu_1719_p2;
wire   [7:0] col_buf_0_val_0_0_8_fu_1711_p3;
wire   [7:0] right_border_buf_0_val_3_4_fu_1733_p3;
wire   [7:0] right_border_buf_0_val_3_4_1_57_fu_1741_p3;
wire   [7:0] right_border_buf_0_val_3_4_2_58_fu_1749_p3;
wire   [7:0] right_border_buf_0_val_2_4_fu_1766_p3;
wire   [7:0] right_border_buf_0_val_2_4_1_59_fu_1774_p3;
wire   [7:0] right_border_buf_0_val_2_4_2_60_fu_1782_p3;
wire   [7:0] right_border_buf_0_val_1_4_fu_1799_p3;
wire   [7:0] right_border_buf_0_val_1_4_1_61_fu_1807_p3;
wire   [7:0] right_border_buf_0_val_1_4_2_62_fu_1815_p3;
wire   [7:0] p_Val2_s_fu_1842_p0;
wire   [15:0] p_Val2_s_fu_1842_p2;
wire   [16:0] tmp_300_0_cast_fu_1848_p1;
wire   [16:0] p_Val2_14_0_1_fu_1852_p2;
wire   [7:0] p_Val2_11_0_2_fu_1898_p0;
wire   [17:0] p_Val2_11_0_2_fu_1898_p2;
wire   [17:0] p_Val2_14_0_2_fu_1904_p2;
wire   [7:0] p_Val2_11_1_fu_1917_p0;
wire   [7:0] p_Val2_11_3_1_fu_1931_p0;
wire   [7:0] p_Val2_11_3_2_fu_1941_p0;
wire   [8:0] OP1_V_3_4_cast_cast_fu_1947_p1;
wire   [8:0] OP1_V_3_cast_cast_fu_1923_p1;
wire   [8:0] p_Val2_11_3_s_fu_1951_p2;
wire   [8:0] tmp44_fu_1961_p0;
wire   [7:0] p_Val2_11_0_3_fu_2019_p0;
wire   [17:0] p_Val2_11_0_3_fu_2019_p2;
wire   [7:0] p_Val2_11_0_4_fu_2032_p0;
wire   [15:0] p_Val2_11_0_4_fu_2032_p2;
wire   [18:0] tmp_300_0_3_cast_fu_2025_p1;
wire   [16:0] tmp_300_0_4_cast_cast_fu_2038_p1;
wire   [16:0] tmp31_fu_2047_p2;
wire   [7:0] p_Val2_11_3_3_fu_2059_p0;
wire   [18:0] p_Val2_11_3_3_fu_2059_p2;
wire   [7:0] p_Val2_11_4_1_fu_2077_p0;
wire   [7:0] p_Val2_11_4_3_fu_2086_p0;
wire   [17:0] p_Val2_11_4_3_fu_2086_p2;
wire   [19:0] tmp_300_3_3_cast_cast_fu_2065_p1;
wire   [18:0] tmp_300_4_3_cast_cast_fu_2092_p1;
wire   [18:0] tmp39_fu_2104_p2;
wire   [8:0] OP1_V_4_cast_cast_fu_2069_p1;
wire   [8:0] OP1_V_4_4_cast_cast_fu_2096_p1;
wire   [8:0] p_Val2_11_s_fu_2113_p2;
wire   [8:0] tmp45_fu_2123_p0;
wire   [15:0] tmp45_fu_2123_p2;
wire   [17:0] tmp174_cast_fu_2129_p1;
wire   [17:0] tmp46_fu_2133_p2;
(* use_dsp48 = "no" *) wire   [18:0] p_Val2_14_1_fu_2162_p2;
wire   [7:0] p_Val2_11_1_1_fu_2173_p0;
wire   [18:0] p_Val2_11_1_1_fu_2173_p2;
wire   [19:0] p_Val2_14_1_cast_fu_2166_p1;
wire   [19:0] tmp_300_1_1_cast_fu_2179_p1;
wire   [7:0] p_Val2_11_1_4_fu_2192_p0;
wire   [7:0] p_Val2_11_2_4_fu_2201_p0;
wire   [17:0] p_Val2_11_2_4_fu_2201_p2;
wire   [17:0] tmp42_fu_2211_p2;
wire   [7:0] p_Val2_11_1_2_fu_2232_p0;
wire   [19:0] p_Val2_11_1_2_fu_2232_p2;
wire   [19:0] p_Val2_14_1_2_fu_2238_p2;
wire   [7:0] p_Val2_11_2_fu_2251_p0;
wire   [17:0] p_Val2_11_2_fu_2251_p2;
wire   [17:0] tmp34_fu_2257_p2;
wire   [7:0] p_Val2_11_2_2_fu_2270_p0;
wire   [7:0] p_Val2_11_4_2_fu_2279_p0;
wire   [17:0] p_Val2_11_4_2_fu_2279_p2;
wire   [18:0] tmp_300_4_2_cast_cast_fu_2285_p1;
wire   [7:0] p_Val2_11_1_3_fu_2317_p0;
wire   [7:0] p_Val2_11_2_1_fu_2326_p0;
wire   [19:0] p_Val2_11_2_1_fu_2326_p2;
wire   [20:0] tmp_300_2_1_cast_fu_2332_p1;
wire   [18:0] p_Val2_11_1_3_fu_2317_p2;
wire   [18:0] tmp35_fu_2341_p2;
wire   [7:0] p_Val2_11_2_3_fu_2353_p0;
wire   [19:0] p_Val2_11_2_3_fu_2353_p2;
wire   [19:0] tmp36_fu_2359_p2;
(* use_dsp48 = "no" *) wire   [20:0] p_Val2_14_2_1_fu_2372_p2;
wire   [21:0] p_Val2_14_2_1_cast_fu_2376_p1;
wire   [21:0] tmp166_cast_fu_2385_p1;
wire   [21:0] tmp169_cast_fu_2393_p1;
wire   [21:0] tmp41_fu_2388_p2;
wire   [21:0] p_Val2_6_fu_2396_p2;
wire   [0:0] tmp_66_fu_2412_p3;
wire   [7:0] p_Val2_4_fu_2402_p4;
wire   [7:0] tmp_6_i_i_fu_2420_p1;
wire   [7:0] p_Val2_5_fu_2432_p2;
wire   [0:0] tmp_67_fu_2424_p3;
wire   [0:0] tmp_68_fu_2438_p3;
wire   [0:0] p_Result_1_i_i_not_fu_2446_p2;
wire   [0:0] not_carry_fu_2452_p2;
reg   [3:0] ap_NS_fsm;
wire   [16:0] p_Val2_11_0_1_fu_1370_p00;
wire   [17:0] p_Val2_11_0_2_fu_1898_p00;
wire   [17:0] p_Val2_11_0_3_fu_2019_p00;
wire   [15:0] p_Val2_11_0_4_fu_2032_p00;
wire   [18:0] p_Val2_11_1_1_fu_2173_p00;
wire   [19:0] p_Val2_11_1_2_fu_2232_p00;
wire   [18:0] p_Val2_11_1_3_fu_2317_p00;
wire   [17:0] p_Val2_11_1_4_fu_2192_p00;
wire   [16:0] p_Val2_11_1_fu_1917_p00;
wire   [19:0] p_Val2_11_2_1_fu_2326_p00;
wire   [19:0] p_Val2_11_2_2_fu_2270_p00;
wire   [19:0] p_Val2_11_2_3_fu_2353_p00;
wire   [17:0] p_Val2_11_2_4_fu_2201_p00;
wire   [17:0] p_Val2_11_2_fu_2251_p00;
wire   [18:0] p_Val2_11_3_1_fu_1931_p00;
wire   [19:0] p_Val2_11_3_2_fu_1941_p00;
wire   [18:0] p_Val2_11_3_3_fu_2059_p00;
wire   [17:0] p_Val2_11_4_1_fu_2077_p00;
wire   [17:0] p_Val2_11_4_2_fu_2279_p00;
wire   [17:0] p_Val2_11_4_3_fu_2086_p00;
wire   [15:0] p_Val2_s_fu_1842_p00;
wire   [17:0] tmp44_fu_1961_p00;
wire   [15:0] tmp45_fu_2123_p00;


image_filter_Filter2D_1_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

image_filter_Filter2D_1_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

image_filter_Filter2D_1_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

image_filter_Filter2D_1_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

image_filter_Filter2D_1_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_477(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_477_p ),
    .len( grp_image_filter_borderInterpolate_fu_477_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_477_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_477_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_483(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_483_p ),
    .len( grp_image_filter_borderInterpolate_fu_483_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_483_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_483_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_489(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_489_p ),
    .len( grp_image_filter_borderInterpolate_fu_489_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_489_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_489_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_495(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_495_p ),
    .len( grp_image_filter_borderInterpolate_fu_495_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_495_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_495_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_501(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_501_p ),
    .len( grp_image_filter_borderInterpolate_fu_501_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_501_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_501_ap_ce )
);

image_filter_borderInterpolate grp_image_filter_borderInterpolate_fu_507(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .p( grp_image_filter_borderInterpolate_fu_507_p ),
    .len( grp_image_filter_borderInterpolate_fu_507_len ),
    .ap_return( grp_image_filter_borderInterpolate_fu_507_ap_return ),
    .ap_ce( grp_image_filter_borderInterpolate_fu_507_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_33_fu_773_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_3)) begin
        p_012_0_i_reg_454 <= i_V_reg_2842;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_012_0_i_reg_454 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2))) begin
        p_025_0_i_reg_465 <= j_V_fu_778_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
        p_025_0_i_reg_465 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3)))) begin
        src_kernel_win_0_val_0_1_fu_150 <= right_border_buf_0_val_4_0_reg_3000;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_150 <= col_buf_0_val_0_0_22_fu_1724_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_0_1_fu_150 <= src_kernel_win_0_val_0_0_fu_1450_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3)))) begin
        src_kernel_win_0_val_1_1_fu_170 <= right_border_buf_0_val_3_0_reg_3009;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_170 <= right_border_buf_0_val_3_4_27_fu_1757_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_1_1_fu_170 <= src_kernel_win_0_val_1_0_fu_1504_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3)))) begin
        src_kernel_win_0_val_2_1_fu_190 <= right_border_buf_0_val_2_0_reg_3018;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_190 <= right_border_buf_0_val_2_4_13_fu_1790_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_2_1_fu_190 <= src_kernel_win_0_val_2_0_fu_1558_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3)))) begin
        src_kernel_win_0_val_3_1_fu_214 <= right_border_buf_0_val_1_0_reg_3027;
    end else if (((~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_214 <= right_border_buf_0_val_1_4_27_fu_1823_p3;
    end else if ((((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 == ap_const_lv3_0)))) begin
        src_kernel_win_0_val_3_1_fu_214 <= src_kernel_win_0_val_3_0_fu_1612_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it2) & ~(col_assign_4_reg_2987 == ap_const_lv3_3) & ~(col_assign_4_reg_2987 == ap_const_lv3_2) & ~(col_assign_4_reg_2987 == ap_const_lv3_1) & ~(col_assign_4_reg_2987 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_210 <= right_border_buf_0_val_0_4_fu_346;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it2) & (col_assign_4_reg_2987 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_210 <= right_border_buf_0_val_0_0_fu_330;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it2) & (col_assign_4_reg_2987 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_210 <= right_border_buf_0_val_0_1_fu_334;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it2) & (col_assign_4_reg_2987 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_210 <= right_border_buf_0_val_0_2_fu_338;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it2) & (col_assign_4_reg_2987 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_210 <= right_border_buf_0_val_0_3_fu_342;
    end else if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_3) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_2) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_1) & ~(ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it2)))) begin
        src_kernel_win_0_val_4_1_fu_210 <= k_buf_0_val_4_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_0))) begin
        src_kernel_win_0_val_4_1_fu_210 <= k_buf_0_val_0_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_1))) begin
        src_kernel_win_0_val_4_1_fu_210 <= k_buf_0_val_1_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_2))) begin
        src_kernel_win_0_val_4_1_fu_210 <= k_buf_0_val_2_q0;
    end else if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857) & (ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 == ap_const_lv3_3))) begin
        src_kernel_win_0_val_4_1_fu_210 <= k_buf_0_val_3_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2))) begin
        ImagLoc_x_reg_2915 <= ImagLoc_x_fu_805_p2;
        or_cond219_i_reg_2911 <= or_cond219_i_fu_800_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
        ImagLoc_y_reg_2852 <= ImagLoc_y_fu_677_p2;
        brmerge_reg_2898 <= brmerge_fu_763_p2;
        tmp_30_reg_2847 <= tmp_30_fu_671_p2;
        tmp_51_reg_2857 <= ImagLoc_y_fu_677_p2[ap_const_lv32_B];
        tmp_52_reg_2861 <= tmp_52_fu_731_p1;
        tmp_53_reg_2872 <= tmp_53_fu_741_p1;
        y_2_1_reg_2883 <= y_2_1_fu_745_p2;
        y_2_2_reg_2888 <= y_2_2_fu_751_p2;
        y_2_3_reg_2893 <= y_2_3_fu_757_p2;
        y_2_reg_2867 <= y_2_fu_735_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12)))) begin
        ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 <= col_assign_4_reg_2987;
        ap_reg_ppstg_col_assign_reg_2937_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2937_pp0_it1;
        ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2 <= locy_4_t_reg_2945;
        ap_reg_ppstg_locy_4_t_reg_2945_pp0_it3 <= ap_reg_ppstg_locy_4_t_reg_2945_pp0_it2;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it10 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it9;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it10;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it2 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it1;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it3 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it2;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it4 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it3;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it5 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it4;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it6 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it5;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it7 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it6;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it8 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it7;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it9 <= ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it8;
        ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_2925_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_2925_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_2925_pp0_it2;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3083_pp0_it5 <= src_kernel_win_0_val_0_1_12_reg_3083;
        ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3167_pp0_it7 <= src_kernel_win_0_val_0_2_lo_reg_3167;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3089_pp0_it5 <= src_kernel_win_0_val_1_1_12_reg_3089;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it5 <= src_kernel_win_0_val_2_1_15_reg_3095;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3122_pp0_it6 <= src_kernel_win_0_val_2_1_lo_reg_3122;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it5 <= src_kernel_win_0_val_3_1_6_reg_3101;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3127_pp0_it6 <= src_kernel_win_0_val_3_1_lo_reg_3127;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it6 <= src_kernel_win_0_val_3_2_lo_reg_3132;
        ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3137_pp0_it6 <= src_kernel_win_0_val_3_3_lo_reg_3137;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it4 <= src_kernel_win_0_val_4_1_13_reg_2995;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3107_pp0_it5 <= src_kernel_win_0_val_4_1_lo_reg_3107;
        ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3068_pp0_it4 <= src_kernel_win_0_val_4_2_lo_reg_3068;
        ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[0] <= tmp172_cast_reg_3197[0];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[1] <= tmp172_cast_reg_3197[1];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[2] <= tmp172_cast_reg_3197[2];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[3] <= tmp172_cast_reg_3197[3];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[4] <= tmp172_cast_reg_3197[4];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[5] <= tmp172_cast_reg_3197[5];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[6] <= tmp172_cast_reg_3197[6];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[7] <= tmp172_cast_reg_3197[7];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[8] <= tmp172_cast_reg_3197[8];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[9] <= tmp172_cast_reg_3197[9];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[10] <= tmp172_cast_reg_3197[10];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[11] <= tmp172_cast_reg_3197[11];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[12] <= tmp172_cast_reg_3197[12];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[13] <= tmp172_cast_reg_3197[13];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[14] <= tmp172_cast_reg_3197[14];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[15] <= tmp172_cast_reg_3197[15];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[16] <= tmp172_cast_reg_3197[16];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[17] <= tmp172_cast_reg_3197[17];
        ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[0] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[0];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[1] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[1];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[2] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[2];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[3] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[3];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[4] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[4];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[5] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[5];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[6] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[6];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[7] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[7];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[8] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[8];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[9] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[9];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[10] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[10];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[11] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[11];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[12] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[12];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[13] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[13];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[14] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[14];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[15] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[15];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[16] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[16];
ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[17] <= ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[17];
        ap_reg_ppstg_tmp40_reg_3212_pp0_it10 <= ap_reg_ppstg_tmp40_reg_3212_pp0_it9;
        ap_reg_ppstg_tmp40_reg_3212_pp0_it8 <= tmp40_reg_3212;
        ap_reg_ppstg_tmp40_reg_3212_pp0_it9 <= ap_reg_ppstg_tmp40_reg_3212_pp0_it8;
        ap_reg_ppstg_tmp47_reg_3262_pp0_it10 <= tmp47_reg_3262;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it1;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it3 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it2;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it4 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it3;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it5 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it4;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it6 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it5;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it7 <= ap_reg_ppstg_tmp_33_reg_2902_pp0_it6;
        ap_reg_ppstg_tmp_36_reg_2921_pp0_it2 <= ap_reg_ppstg_tmp_36_reg_2921_pp0_it1;
        ap_reg_ppstg_tmp_36_reg_2921_pp0_it3 <= ap_reg_ppstg_tmp_36_reg_2921_pp0_it2;
        ap_reg_ppstg_tmp_37_reg_2933_pp0_it2 <= ap_reg_ppstg_tmp_37_reg_2933_pp0_it1;
        ap_reg_ppstg_tmp_58_reg_2929_pp0_it2 <= ap_reg_ppstg_tmp_58_reg_2929_pp0_it1;
        ap_reg_ppstg_tmp_58_reg_2929_pp0_it3 <= ap_reg_ppstg_tmp_58_reg_2929_pp0_it2;
        ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 <= tmp_64_reg_2949;
        src_kernel_win_0_val_0_1_12_reg_3083 <= src_kernel_win_0_val_0_1_fu_150;
        src_kernel_win_0_val_1_1_12_reg_3089 <= src_kernel_win_0_val_1_1_fu_170;
        src_kernel_win_0_val_2_1_15_reg_3095 <= src_kernel_win_0_val_2_1_fu_190;
        src_kernel_win_0_val_3_1_6_reg_3101 <= src_kernel_win_0_val_3_1_fu_214;
        src_kernel_win_0_val_4_1_13_reg_2995 <= src_kernel_win_0_val_4_1_fu_210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        ap_reg_ppstg_col_assign_reg_2937_pp0_it1 <= col_assign_reg_2937;
        ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it1 <= or_cond219_i_reg_2911;
        ap_reg_ppstg_or_cond7_reg_2925_pp0_it1 <= or_cond7_reg_2925;
        ap_reg_ppstg_tmp_33_reg_2902_pp0_it1 <= tmp_33_reg_2902;
        ap_reg_ppstg_tmp_36_reg_2921_pp0_it1 <= tmp_36_reg_2921;
        ap_reg_ppstg_tmp_37_reg_2933_pp0_it1 <= tmp_37_reg_2933;
        ap_reg_ppstg_tmp_58_reg_2929_pp0_it1 <= tmp_58_reg_2929;
        tmp_33_reg_2902 <= tmp_33_fu_773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_58_reg_2929_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_36_reg_2921_pp0_it1))) begin
        col_assign_4_reg_2987 <= col_assign_4_fu_892_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2) & ~(ap_const_lv1_0 == or_cond7_fu_834_p2) & (ap_const_lv1_0 == tmp_37_fu_848_p2))) begin
        col_assign_reg_2937 <= col_assign_fu_853_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_12_fu_166 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_3))) begin
        col_buf_0_val_0_0_13_fu_186 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_2))) begin
        col_buf_0_val_0_0_14_fu_206 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_1))) begin
        col_buf_0_val_0_0_15_fu_230 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_0))) begin
        col_buf_0_val_0_0_16_fu_246 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        heightloop_reg_2802 <= heightloop_fu_614_p2;
        p_neg226_i_reg_2817 <= p_neg226_i_fu_636_p2;
        ref_cast_reg_2833[0] <= ref_cast_fu_652_p1[0];
ref_cast_reg_2833[1] <= ref_cast_fu_652_p1[1];
ref_cast_reg_2833[2] <= ref_cast_fu_652_p1[2];
ref_cast_reg_2833[3] <= ref_cast_fu_652_p1[3];
ref_cast_reg_2833[4] <= ref_cast_fu_652_p1[4];
ref_cast_reg_2833[5] <= ref_cast_fu_652_p1[5];
ref_cast_reg_2833[6] <= ref_cast_fu_652_p1[6];
ref_cast_reg_2833[7] <= ref_cast_fu_652_p1[7];
ref_cast_reg_2833[8] <= ref_cast_fu_652_p1[8];
ref_cast_reg_2833[9] <= ref_cast_fu_652_p1[9];
ref_cast_reg_2833[10] <= ref_cast_fu_652_p1[10];
        ref_reg_2828 <= ref_fu_646_p2;
        tmp_41_cast_reg_2812[0] <= tmp_41_cast_fu_632_p1[0];
tmp_41_cast_reg_2812[1] <= tmp_41_cast_fu_632_p1[1];
tmp_41_cast_reg_2812[2] <= tmp_41_cast_fu_632_p1[2];
tmp_41_cast_reg_2812[3] <= tmp_41_cast_fu_632_p1[3];
tmp_41_cast_reg_2812[4] <= tmp_41_cast_fu_632_p1[4];
tmp_41_cast_reg_2812[5] <= tmp_41_cast_fu_632_p1[5];
tmp_41_cast_reg_2812[6] <= tmp_41_cast_fu_632_p1[6];
tmp_41_cast_reg_2812[7] <= tmp_41_cast_fu_632_p1[7];
tmp_41_cast_reg_2812[8] <= tmp_41_cast_fu_632_p1[8];
tmp_41_cast_reg_2812[9] <= tmp_41_cast_fu_632_p1[9];
tmp_41_cast_reg_2812[10] <= tmp_41_cast_fu_632_p1[10];
        tmp_47_reg_2788 <= tmp_47_fu_606_p1;
        tmp_48_reg_2797 <= tmp_48_fu_610_p1;
        tmp_49_reg_2822 <= tmp_49_fu_642_p1;
        widthloop_reg_2807 <= widthloop_fu_620_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_2842 <= i_V_fu_665_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1))) begin
        k_buf_0_val_0_addr_reg_2957 <= tmp_35_fu_883_p1;
        k_buf_0_val_1_addr_reg_2963 <= tmp_35_fu_883_p1;
        k_buf_0_val_2_addr_reg_2969 <= tmp_35_fu_883_p1;
        k_buf_0_val_3_addr_reg_2975 <= tmp_35_fu_883_p1;
        k_buf_0_val_4_addr_reg_2981 <= tmp_35_fu_883_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_reg_2902) & (ap_const_lv1_0 == tmp_51_reg_2857))) begin
        locy_4_t_reg_2945 <= locy_4_t_fu_862_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2))) begin
        or_cond7_reg_2925 <= or_cond7_fu_834_p2;
        tmp_36_reg_2921 <= tmp_36_fu_829_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it2))) begin
        p_Val2_11_0_1_reg_3073 <= p_Val2_11_0_1_fu_1370_p2;
        src_kernel_win_0_val_4_2_lo_reg_3068 <= src_kernel_win_0_val_4_2_fu_234;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it6))) begin
        p_Val2_11_1_4_reg_3207 <= p_Val2_11_1_4_fu_2192_p2;
        tmp171_cast_reg_3217[0] <= tmp171_cast_fu_2216_p1[0];
tmp171_cast_reg_3217[1] <= tmp171_cast_fu_2216_p1[1];
tmp171_cast_reg_3217[2] <= tmp171_cast_fu_2216_p1[2];
tmp171_cast_reg_3217[3] <= tmp171_cast_fu_2216_p1[3];
tmp171_cast_reg_3217[4] <= tmp171_cast_fu_2216_p1[4];
tmp171_cast_reg_3217[5] <= tmp171_cast_fu_2216_p1[5];
tmp171_cast_reg_3217[6] <= tmp171_cast_fu_2216_p1[6];
tmp171_cast_reg_3217[7] <= tmp171_cast_fu_2216_p1[7];
tmp171_cast_reg_3217[8] <= tmp171_cast_fu_2216_p1[8];
tmp171_cast_reg_3217[9] <= tmp171_cast_fu_2216_p1[9];
tmp171_cast_reg_3217[10] <= tmp171_cast_fu_2216_p1[10];
tmp171_cast_reg_3217[11] <= tmp171_cast_fu_2216_p1[11];
tmp171_cast_reg_3217[12] <= tmp171_cast_fu_2216_p1[12];
tmp171_cast_reg_3217[13] <= tmp171_cast_fu_2216_p1[13];
tmp171_cast_reg_3217[14] <= tmp171_cast_fu_2216_p1[14];
tmp171_cast_reg_3217[15] <= tmp171_cast_fu_2216_p1[15];
tmp171_cast_reg_3217[16] <= tmp171_cast_fu_2216_p1[16];
tmp171_cast_reg_3217[17] <= tmp171_cast_fu_2216_p1[17];
        tmp32_reg_3202 <= tmp32_fu_2183_p2;
        tmp40_reg_3212 <= tmp40_fu_2207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it4))) begin
        p_Val2_11_1_reg_3147 <= p_Val2_11_1_fu_1917_p2;
        p_Val2_11_3_1_reg_3152 <= p_Val2_11_3_1_fu_1931_p2;
        p_Val2_11_3_2_reg_3157[3] <= p_Val2_11_3_2_fu_1941_p2[3];
p_Val2_11_3_2_reg_3157[4] <= p_Val2_11_3_2_fu_1941_p2[4];
p_Val2_11_3_2_reg_3157[5] <= p_Val2_11_3_2_fu_1941_p2[5];
p_Val2_11_3_2_reg_3157[6] <= p_Val2_11_3_2_fu_1941_p2[6];
p_Val2_11_3_2_reg_3157[7] <= p_Val2_11_3_2_fu_1941_p2[7];
p_Val2_11_3_2_reg_3157[8] <= p_Val2_11_3_2_fu_1941_p2[8];
p_Val2_11_3_2_reg_3157[9] <= p_Val2_11_3_2_fu_1941_p2[9];
p_Val2_11_3_2_reg_3157[10] <= p_Val2_11_3_2_fu_1941_p2[10];
p_Val2_11_3_2_reg_3157[11] <= p_Val2_11_3_2_fu_1941_p2[11];
p_Val2_11_3_2_reg_3157[12] <= p_Val2_11_3_2_fu_1941_p2[12];
p_Val2_11_3_2_reg_3157[13] <= p_Val2_11_3_2_fu_1941_p2[13];
p_Val2_11_3_2_reg_3157[14] <= p_Val2_11_3_2_fu_1941_p2[14];
p_Val2_11_3_2_reg_3157[15] <= p_Val2_11_3_2_fu_1941_p2[15];
p_Val2_11_3_2_reg_3157[16] <= p_Val2_11_3_2_fu_1941_p2[16];
p_Val2_11_3_2_reg_3157[17] <= p_Val2_11_3_2_fu_1941_p2[17];
p_Val2_11_3_2_reg_3157[18] <= p_Val2_11_3_2_fu_1941_p2[18];
p_Val2_11_3_2_reg_3157[19] <= p_Val2_11_3_2_fu_1941_p2[19];
        p_Val2_14_0_2_cast_reg_3142[0] <= p_Val2_14_0_2_cast_fu_1909_p1[0];
p_Val2_14_0_2_cast_reg_3142[1] <= p_Val2_14_0_2_cast_fu_1909_p1[1];
p_Val2_14_0_2_cast_reg_3142[2] <= p_Val2_14_0_2_cast_fu_1909_p1[2];
p_Val2_14_0_2_cast_reg_3142[3] <= p_Val2_14_0_2_cast_fu_1909_p1[3];
p_Val2_14_0_2_cast_reg_3142[4] <= p_Val2_14_0_2_cast_fu_1909_p1[4];
p_Val2_14_0_2_cast_reg_3142[5] <= p_Val2_14_0_2_cast_fu_1909_p1[5];
p_Val2_14_0_2_cast_reg_3142[6] <= p_Val2_14_0_2_cast_fu_1909_p1[6];
p_Val2_14_0_2_cast_reg_3142[7] <= p_Val2_14_0_2_cast_fu_1909_p1[7];
p_Val2_14_0_2_cast_reg_3142[8] <= p_Val2_14_0_2_cast_fu_1909_p1[8];
p_Val2_14_0_2_cast_reg_3142[9] <= p_Val2_14_0_2_cast_fu_1909_p1[9];
p_Val2_14_0_2_cast_reg_3142[10] <= p_Val2_14_0_2_cast_fu_1909_p1[10];
p_Val2_14_0_2_cast_reg_3142[11] <= p_Val2_14_0_2_cast_fu_1909_p1[11];
p_Val2_14_0_2_cast_reg_3142[12] <= p_Val2_14_0_2_cast_fu_1909_p1[12];
p_Val2_14_0_2_cast_reg_3142[13] <= p_Val2_14_0_2_cast_fu_1909_p1[13];
p_Val2_14_0_2_cast_reg_3142[14] <= p_Val2_14_0_2_cast_fu_1909_p1[14];
p_Val2_14_0_2_cast_reg_3142[15] <= p_Val2_14_0_2_cast_fu_1909_p1[15];
p_Val2_14_0_2_cast_reg_3142[16] <= p_Val2_14_0_2_cast_fu_1909_p1[16];
p_Val2_14_0_2_cast_reg_3142[17] <= p_Val2_14_0_2_cast_fu_1909_p1[17];
        src_kernel_win_0_val_0_1_lo_reg_3117 <= src_kernel_win_0_val_0_1_fu_150;
        src_kernel_win_0_val_2_1_lo_reg_3122 <= src_kernel_win_0_val_2_1_fu_190;
        src_kernel_win_0_val_3_1_lo_reg_3127 <= src_kernel_win_0_val_3_1_fu_214;
        src_kernel_win_0_val_3_2_lo_reg_3132 <= src_kernel_win_0_val_3_2_fu_218;
        src_kernel_win_0_val_3_3_lo_reg_3137 <= src_kernel_win_0_val_3_3_fu_222;
        tmp44_reg_3162 <= tmp44_fu_1961_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it7))) begin
        p_Val2_11_2_2_reg_3237 <= p_Val2_11_2_2_fu_2270_p2;
        p_Val2_14_1_2_cast_reg_3227[0] <= p_Val2_14_1_2_cast_fu_2243_p1[0];
p_Val2_14_1_2_cast_reg_3227[1] <= p_Val2_14_1_2_cast_fu_2243_p1[1];
p_Val2_14_1_2_cast_reg_3227[2] <= p_Val2_14_1_2_cast_fu_2243_p1[2];
p_Val2_14_1_2_cast_reg_3227[3] <= p_Val2_14_1_2_cast_fu_2243_p1[3];
p_Val2_14_1_2_cast_reg_3227[4] <= p_Val2_14_1_2_cast_fu_2243_p1[4];
p_Val2_14_1_2_cast_reg_3227[5] <= p_Val2_14_1_2_cast_fu_2243_p1[5];
p_Val2_14_1_2_cast_reg_3227[6] <= p_Val2_14_1_2_cast_fu_2243_p1[6];
p_Val2_14_1_2_cast_reg_3227[7] <= p_Val2_14_1_2_cast_fu_2243_p1[7];
p_Val2_14_1_2_cast_reg_3227[8] <= p_Val2_14_1_2_cast_fu_2243_p1[8];
p_Val2_14_1_2_cast_reg_3227[9] <= p_Val2_14_1_2_cast_fu_2243_p1[9];
p_Val2_14_1_2_cast_reg_3227[10] <= p_Val2_14_1_2_cast_fu_2243_p1[10];
p_Val2_14_1_2_cast_reg_3227[11] <= p_Val2_14_1_2_cast_fu_2243_p1[11];
p_Val2_14_1_2_cast_reg_3227[12] <= p_Val2_14_1_2_cast_fu_2243_p1[12];
p_Val2_14_1_2_cast_reg_3227[13] <= p_Val2_14_1_2_cast_fu_2243_p1[13];
p_Val2_14_1_2_cast_reg_3227[14] <= p_Val2_14_1_2_cast_fu_2243_p1[14];
p_Val2_14_1_2_cast_reg_3227[15] <= p_Val2_14_1_2_cast_fu_2243_p1[15];
p_Val2_14_1_2_cast_reg_3227[16] <= p_Val2_14_1_2_cast_fu_2243_p1[16];
p_Val2_14_1_2_cast_reg_3227[17] <= p_Val2_14_1_2_cast_fu_2243_p1[17];
p_Val2_14_1_2_cast_reg_3227[18] <= p_Val2_14_1_2_cast_fu_2243_p1[18];
p_Val2_14_1_2_cast_reg_3227[19] <= p_Val2_14_1_2_cast_fu_2243_p1[19];
        src_kernel_win_0_val_2_3_lo_reg_3222 <= src_kernel_win_0_val_2_3_fu_198;
        tmp151_cast_reg_3232[0] <= tmp151_cast_fu_2262_p1[0];
tmp151_cast_reg_3232[1] <= tmp151_cast_fu_2262_p1[1];
tmp151_cast_reg_3232[2] <= tmp151_cast_fu_2262_p1[2];
tmp151_cast_reg_3232[3] <= tmp151_cast_fu_2262_p1[3];
tmp151_cast_reg_3232[4] <= tmp151_cast_fu_2262_p1[4];
tmp151_cast_reg_3232[5] <= tmp151_cast_fu_2262_p1[5];
tmp151_cast_reg_3232[6] <= tmp151_cast_fu_2262_p1[6];
tmp151_cast_reg_3232[7] <= tmp151_cast_fu_2262_p1[7];
tmp151_cast_reg_3232[8] <= tmp151_cast_fu_2262_p1[8];
tmp151_cast_reg_3232[9] <= tmp151_cast_fu_2262_p1[9];
tmp151_cast_reg_3232[10] <= tmp151_cast_fu_2262_p1[10];
tmp151_cast_reg_3232[11] <= tmp151_cast_fu_2262_p1[11];
tmp151_cast_reg_3232[12] <= tmp151_cast_fu_2262_p1[12];
tmp151_cast_reg_3232[13] <= tmp151_cast_fu_2262_p1[13];
tmp151_cast_reg_3232[14] <= tmp151_cast_fu_2262_p1[14];
tmp151_cast_reg_3232[15] <= tmp151_cast_fu_2262_p1[15];
tmp151_cast_reg_3232[16] <= tmp151_cast_fu_2262_p1[16];
tmp151_cast_reg_3232[17] <= tmp151_cast_fu_2262_p1[17];
        tmp43_reg_3242 <= tmp43_fu_2289_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it5))) begin
        p_Val2_11_4_1_reg_3182 <= p_Val2_11_4_1_fu_2077_p2;
        src_kernel_win_0_val_0_2_lo_reg_3167 <= src_kernel_win_0_val_0_2_fu_154;
        tmp147_cast_reg_3177[0] <= tmp147_cast_fu_2052_p1[0];
tmp147_cast_reg_3177[1] <= tmp147_cast_fu_2052_p1[1];
tmp147_cast_reg_3177[2] <= tmp147_cast_fu_2052_p1[2];
tmp147_cast_reg_3177[3] <= tmp147_cast_fu_2052_p1[3];
tmp147_cast_reg_3177[4] <= tmp147_cast_fu_2052_p1[4];
tmp147_cast_reg_3177[5] <= tmp147_cast_fu_2052_p1[5];
tmp147_cast_reg_3177[6] <= tmp147_cast_fu_2052_p1[6];
tmp147_cast_reg_3177[7] <= tmp147_cast_fu_2052_p1[7];
tmp147_cast_reg_3177[8] <= tmp147_cast_fu_2052_p1[8];
tmp147_cast_reg_3177[9] <= tmp147_cast_fu_2052_p1[9];
tmp147_cast_reg_3177[10] <= tmp147_cast_fu_2052_p1[10];
tmp147_cast_reg_3177[11] <= tmp147_cast_fu_2052_p1[11];
tmp147_cast_reg_3177[12] <= tmp147_cast_fu_2052_p1[12];
tmp147_cast_reg_3177[13] <= tmp147_cast_fu_2052_p1[13];
tmp147_cast_reg_3177[14] <= tmp147_cast_fu_2052_p1[14];
tmp147_cast_reg_3177[15] <= tmp147_cast_fu_2052_p1[15];
tmp147_cast_reg_3177[16] <= tmp147_cast_fu_2052_p1[16];
        tmp168_cast_reg_3192[0] <= tmp168_cast_fu_2109_p1[0];
tmp168_cast_reg_3192[1] <= tmp168_cast_fu_2109_p1[1];
tmp168_cast_reg_3192[2] <= tmp168_cast_fu_2109_p1[2];
tmp168_cast_reg_3192[3] <= tmp168_cast_fu_2109_p1[3];
tmp168_cast_reg_3192[4] <= tmp168_cast_fu_2109_p1[4];
tmp168_cast_reg_3192[5] <= tmp168_cast_fu_2109_p1[5];
tmp168_cast_reg_3192[6] <= tmp168_cast_fu_2109_p1[6];
tmp168_cast_reg_3192[7] <= tmp168_cast_fu_2109_p1[7];
tmp168_cast_reg_3192[8] <= tmp168_cast_fu_2109_p1[8];
tmp168_cast_reg_3192[9] <= tmp168_cast_fu_2109_p1[9];
tmp168_cast_reg_3192[10] <= tmp168_cast_fu_2109_p1[10];
tmp168_cast_reg_3192[11] <= tmp168_cast_fu_2109_p1[11];
tmp168_cast_reg_3192[12] <= tmp168_cast_fu_2109_p1[12];
tmp168_cast_reg_3192[13] <= tmp168_cast_fu_2109_p1[13];
tmp168_cast_reg_3192[14] <= tmp168_cast_fu_2109_p1[14];
tmp168_cast_reg_3192[15] <= tmp168_cast_fu_2109_p1[15];
tmp168_cast_reg_3192[16] <= tmp168_cast_fu_2109_p1[16];
tmp168_cast_reg_3192[17] <= tmp168_cast_fu_2109_p1[17];
tmp168_cast_reg_3192[18] <= tmp168_cast_fu_2109_p1[18];
        tmp172_cast_reg_3197[0] <= tmp172_cast_fu_2138_p1[0];
tmp172_cast_reg_3197[1] <= tmp172_cast_fu_2138_p1[1];
tmp172_cast_reg_3197[2] <= tmp172_cast_fu_2138_p1[2];
tmp172_cast_reg_3197[3] <= tmp172_cast_fu_2138_p1[3];
tmp172_cast_reg_3197[4] <= tmp172_cast_fu_2138_p1[4];
tmp172_cast_reg_3197[5] <= tmp172_cast_fu_2138_p1[5];
tmp172_cast_reg_3197[6] <= tmp172_cast_fu_2138_p1[6];
tmp172_cast_reg_3197[7] <= tmp172_cast_fu_2138_p1[7];
tmp172_cast_reg_3197[8] <= tmp172_cast_fu_2138_p1[8];
tmp172_cast_reg_3197[9] <= tmp172_cast_fu_2138_p1[9];
tmp172_cast_reg_3197[10] <= tmp172_cast_fu_2138_p1[10];
tmp172_cast_reg_3197[11] <= tmp172_cast_fu_2138_p1[11];
tmp172_cast_reg_3197[12] <= tmp172_cast_fu_2138_p1[12];
tmp172_cast_reg_3197[13] <= tmp172_cast_fu_2138_p1[13];
tmp172_cast_reg_3197[14] <= tmp172_cast_fu_2138_p1[14];
tmp172_cast_reg_3197[15] <= tmp172_cast_fu_2138_p1[15];
tmp172_cast_reg_3197[16] <= tmp172_cast_fu_2138_p1[16];
tmp172_cast_reg_3197[17] <= tmp172_cast_fu_2138_p1[17];
        tmp30_reg_3172 <= tmp30_fu_2042_p2;
        tmp38_reg_3187 <= tmp38_fu_2099_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it3))) begin
        p_Val2_14_0_1_cast_reg_3112[0] <= p_Val2_14_0_1_cast_fu_1857_p1[0];
p_Val2_14_0_1_cast_reg_3112[1] <= p_Val2_14_0_1_cast_fu_1857_p1[1];
p_Val2_14_0_1_cast_reg_3112[2] <= p_Val2_14_0_1_cast_fu_1857_p1[2];
p_Val2_14_0_1_cast_reg_3112[3] <= p_Val2_14_0_1_cast_fu_1857_p1[3];
p_Val2_14_0_1_cast_reg_3112[4] <= p_Val2_14_0_1_cast_fu_1857_p1[4];
p_Val2_14_0_1_cast_reg_3112[5] <= p_Val2_14_0_1_cast_fu_1857_p1[5];
p_Val2_14_0_1_cast_reg_3112[6] <= p_Val2_14_0_1_cast_fu_1857_p1[6];
p_Val2_14_0_1_cast_reg_3112[7] <= p_Val2_14_0_1_cast_fu_1857_p1[7];
p_Val2_14_0_1_cast_reg_3112[8] <= p_Val2_14_0_1_cast_fu_1857_p1[8];
p_Val2_14_0_1_cast_reg_3112[9] <= p_Val2_14_0_1_cast_fu_1857_p1[9];
p_Val2_14_0_1_cast_reg_3112[10] <= p_Val2_14_0_1_cast_fu_1857_p1[10];
p_Val2_14_0_1_cast_reg_3112[11] <= p_Val2_14_0_1_cast_fu_1857_p1[11];
p_Val2_14_0_1_cast_reg_3112[12] <= p_Val2_14_0_1_cast_fu_1857_p1[12];
p_Val2_14_0_1_cast_reg_3112[13] <= p_Val2_14_0_1_cast_fu_1857_p1[13];
p_Val2_14_0_1_cast_reg_3112[14] <= p_Val2_14_0_1_cast_fu_1857_p1[14];
p_Val2_14_0_1_cast_reg_3112[15] <= p_Val2_14_0_1_cast_fu_1857_p1[15];
p_Val2_14_0_1_cast_reg_3112[16] <= p_Val2_14_0_1_cast_fu_1857_p1[16];
        src_kernel_win_0_val_4_1_lo_reg_3107 <= src_kernel_win_0_val_4_1_fu_210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it10))) begin
        p_Val2_s_63_reg_3272 <= p_Val2_s_63_fu_2458_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_0_fu_330 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_3_fu_270 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_1))) begin
        right_border_buf_0_val_0_1_fu_334 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_4_fu_274 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_2))) begin
        right_border_buf_0_val_0_2_fu_338 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_6_fu_278 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_3))) begin
        right_border_buf_0_val_0_3_fu_342 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_7_fu_282 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_0))) begin
        right_border_buf_0_val_0_4_fu_346 <= k_buf_0_val_4_q0;
        right_border_buf_0_val_2_4_8_fu_286 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        right_border_buf_0_val_1_0_reg_3027 <= k_buf_0_val_3_q0;
        right_border_buf_0_val_2_0_reg_3018 <= k_buf_0_val_2_q0;
        right_border_buf_0_val_3_0_reg_3009 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_4_0_reg_3000 <= k_buf_0_val_0_q0;
        src_kernel_win_0_val_4_0_reg_3036 <= k_buf_0_val_4_q0;
        src_kernel_win_0_val_4_4_1_reg_3078 <= src_kernel_win_0_val_4_3_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_3) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_2) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_1) & ~(ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_1_4_13_fu_258 <= right_border_buf_0_val_1_4_23_fu_1123_p3;
        right_border_buf_0_val_1_4_14_fu_262 <= right_border_buf_0_val_1_4_20_fu_1098_p3;
        right_border_buf_0_val_1_4_15_fu_266 <= right_border_buf_0_val_1_4_8_fu_1065_p3;
        right_border_buf_0_val_1_4_3_fu_250 <= right_border_buf_0_val_1_4_26_fu_1149_p3;
        right_border_buf_0_val_1_4_4_fu_254 <= right_border_buf_0_val_1_4_25_fu_1140_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_3) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_2) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_1) & ~(ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2) & (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_0)))) begin
        right_border_buf_0_val_3_4_13_fu_298 <= right_border_buf_0_val_3_4_23_fu_1300_p3;
        right_border_buf_0_val_3_4_14_fu_302 <= right_border_buf_0_val_3_4_20_fu_1275_p3;
        right_border_buf_0_val_3_4_15_fu_306 <= right_border_buf_0_val_3_4_8_fu_1242_p3;
        right_border_buf_0_val_3_4_3_fu_290 <= right_border_buf_0_val_3_4_26_fu_1326_p3;
        right_border_buf_0_val_3_4_4_fu_294 <= right_border_buf_0_val_3_4_25_fu_1317_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it5))) begin
        src_kernel_win_0_val_0_2_fu_154 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3083_pp0_it5;
        src_kernel_win_0_val_0_3_fu_158 <= src_kernel_win_0_val_0_2_fu_154;
        src_kernel_win_0_val_0_4_fu_162 <= src_kernel_win_0_val_0_3_fu_158;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it4))) begin
        src_kernel_win_0_val_1_2_fu_174 <= src_kernel_win_0_val_1_1_12_reg_3089;
        src_kernel_win_0_val_1_3_fu_178 <= src_kernel_win_0_val_1_2_fu_174;
        src_kernel_win_0_val_1_4_fu_182 <= src_kernel_win_0_val_1_3_fu_178;
        src_kernel_win_0_val_3_2_fu_218 <= src_kernel_win_0_val_3_1_6_reg_3101;
        src_kernel_win_0_val_3_3_fu_222 <= src_kernel_win_0_val_3_2_fu_218;
        src_kernel_win_0_val_3_4_fu_226 <= src_kernel_win_0_val_3_3_fu_222;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it7))) begin
        src_kernel_win_0_val_2_2_fu_194 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it7;
        src_kernel_win_0_val_2_3_fu_198 <= src_kernel_win_0_val_2_2_fu_194;
        src_kernel_win_0_val_2_4_fu_202 <= src_kernel_win_0_val_2_3_fu_198;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        src_kernel_win_0_val_4_2_fu_234 <= src_kernel_win_0_val_4_1_fu_210;
        src_kernel_win_0_val_4_3_fu_238 <= src_kernel_win_0_val_4_2_fu_234;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it3))) begin
        src_kernel_win_0_val_4_4_fu_242 <= src_kernel_win_0_val_4_4_1_reg_3078;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it8))) begin
        tmp150_cast_reg_3252[0] <= tmp150_cast_fu_2346_p1[0];
tmp150_cast_reg_3252[1] <= tmp150_cast_fu_2346_p1[1];
tmp150_cast_reg_3252[2] <= tmp150_cast_fu_2346_p1[2];
tmp150_cast_reg_3252[3] <= tmp150_cast_fu_2346_p1[3];
tmp150_cast_reg_3252[4] <= tmp150_cast_fu_2346_p1[4];
tmp150_cast_reg_3252[5] <= tmp150_cast_fu_2346_p1[5];
tmp150_cast_reg_3252[6] <= tmp150_cast_fu_2346_p1[6];
tmp150_cast_reg_3252[7] <= tmp150_cast_fu_2346_p1[7];
tmp150_cast_reg_3252[8] <= tmp150_cast_fu_2346_p1[8];
tmp150_cast_reg_3252[9] <= tmp150_cast_fu_2346_p1[9];
tmp150_cast_reg_3252[10] <= tmp150_cast_fu_2346_p1[10];
tmp150_cast_reg_3252[11] <= tmp150_cast_fu_2346_p1[11];
tmp150_cast_reg_3252[12] <= tmp150_cast_fu_2346_p1[12];
tmp150_cast_reg_3252[13] <= tmp150_cast_fu_2346_p1[13];
tmp150_cast_reg_3252[14] <= tmp150_cast_fu_2346_p1[14];
tmp150_cast_reg_3252[15] <= tmp150_cast_fu_2346_p1[15];
tmp150_cast_reg_3252[16] <= tmp150_cast_fu_2346_p1[16];
tmp150_cast_reg_3252[17] <= tmp150_cast_fu_2346_p1[17];
tmp150_cast_reg_3252[18] <= tmp150_cast_fu_2346_p1[18];
        tmp165_cast_reg_3257[0] <= tmp165_cast_fu_2364_p1[0];
tmp165_cast_reg_3257[1] <= tmp165_cast_fu_2364_p1[1];
tmp165_cast_reg_3257[2] <= tmp165_cast_fu_2364_p1[2];
tmp165_cast_reg_3257[3] <= tmp165_cast_fu_2364_p1[3];
tmp165_cast_reg_3257[4] <= tmp165_cast_fu_2364_p1[4];
tmp165_cast_reg_3257[5] <= tmp165_cast_fu_2364_p1[5];
tmp165_cast_reg_3257[6] <= tmp165_cast_fu_2364_p1[6];
tmp165_cast_reg_3257[7] <= tmp165_cast_fu_2364_p1[7];
tmp165_cast_reg_3257[8] <= tmp165_cast_fu_2364_p1[8];
tmp165_cast_reg_3257[9] <= tmp165_cast_fu_2364_p1[9];
tmp165_cast_reg_3257[10] <= tmp165_cast_fu_2364_p1[10];
tmp165_cast_reg_3257[11] <= tmp165_cast_fu_2364_p1[11];
tmp165_cast_reg_3257[12] <= tmp165_cast_fu_2364_p1[12];
tmp165_cast_reg_3257[13] <= tmp165_cast_fu_2364_p1[13];
tmp165_cast_reg_3257[14] <= tmp165_cast_fu_2364_p1[14];
tmp165_cast_reg_3257[15] <= tmp165_cast_fu_2364_p1[15];
tmp165_cast_reg_3257[16] <= tmp165_cast_fu_2364_p1[16];
tmp165_cast_reg_3257[17] <= tmp165_cast_fu_2364_p1[17];
tmp165_cast_reg_3257[18] <= tmp165_cast_fu_2364_p1[18];
tmp165_cast_reg_3257[19] <= tmp165_cast_fu_2364_p1[19];
        tmp33_reg_3247 <= tmp33_fu_2336_p2;
        tmp47_reg_3262 <= tmp47_fu_2368_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it9))) begin
        tmp37_reg_3267 <= tmp37_fu_2380_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2) & ~(ap_const_lv1_0 == or_cond7_fu_834_p2))) begin
        tmp_37_reg_2933 <= tmp_37_fu_848_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2) & (ap_const_lv1_0 == or_cond7_fu_834_p2))) begin
        tmp_58_reg_2929 <= ImagLoc_x_fu_805_p2[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == tmp_51_reg_2857))) begin
        tmp_59_reg_3044 <= tmp_59_fu_905_p1;
        tmp_60_reg_3050 <= tmp_60_fu_909_p1;
        tmp_61_reg_3056 <= tmp_61_fu_913_p1;
        tmp_62_reg_3062 <= tmp_62_fu_917_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == tmp_33_reg_2902) & ~(ap_const_lv1_0 == or_cond7_reg_2925) & (ap_const_lv1_0 == tmp_37_reg_2933))) begin
        tmp_64_reg_2949 <= tmp_64_fu_871_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or tmp_29_fu_660_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_29_fu_660_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (tmp_29_fu_660_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_29_fu_660_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_104)
begin
    if (ap_sig_bdd_104) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_3 assign process. ///
always @ (ap_sig_bdd_556)
begin
    if (ap_sig_bdd_556) begin
        ap_sig_cseq_ST_st16_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_22)
begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_69)
begin
    if (ap_sig_bdd_69) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_477_ap_ce assign process. ///
always @ (tmp_51_reg_2857 or brmerge_reg_2898 or tmp_33_fu_773_p2 or tmp_33_reg_2902 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (((ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == tmp_33_reg_2902) & (ap_const_lv1_0 == tmp_51_reg_2857)) | ((ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == tmp_33_fu_773_p2) & (ap_const_lv1_0 == tmp_51_reg_2857))))) begin
        grp_image_filter_borderInterpolate_fu_477_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_477_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_483_ap_ce assign process. ///
always @ (tmp_33_reg_2902 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (~(ap_const_lv1_0 == tmp_33_reg_2902) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)))) begin
        grp_image_filter_borderInterpolate_fu_483_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_483_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_489_ap_ce assign process. ///
always @ (tmp_51_reg_2857 or brmerge_reg_2898 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_489_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_489_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_495_ap_ce assign process. ///
always @ (tmp_51_reg_2857 or brmerge_reg_2898 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_495_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_495_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_501_ap_ce assign process. ///
always @ (tmp_51_reg_2857 or brmerge_reg_2898 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_501_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_501_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_borderInterpolate_fu_507_ap_ce assign process. ///
always @ (tmp_51_reg_2857 or brmerge_reg_2898 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & (ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857)) | ((ap_const_lv1_0 == brmerge_reg_2898) & (ap_const_lv1_0 == tmp_51_reg_2857) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it1))))) begin
        grp_image_filter_borderInterpolate_fu_507_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_borderInterpolate_fu_507_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_ce1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_3_we1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_ce1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_4_we1 assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12 or ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_37_reg_2933_pp0_it2)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_dst_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_29_fu_660_p2 or ap_sig_bdd_125 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it11 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it12)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_29_fu_660_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_125 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st16_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_805_p2 = ($signed(tmp_45_cast_fu_769_p1) + $signed(ap_const_lv12_FFE));
assign ImagLoc_y_fu_677_p2 = ($signed(tmp_42_cast_fu_656_p1) + $signed(ap_const_lv12_FF9));
assign OP1_V_3_4_cast_cast_fu_1947_p1 = src_kernel_win_0_val_1_1_fu_170;
assign OP1_V_3_cast_cast_fu_1923_p1 = src_kernel_win_0_val_1_4_fu_182;
assign OP1_V_4_4_cast_cast_fu_2096_p1 = src_kernel_win_0_val_0_1_lo_reg_3117;
assign OP1_V_4_cast_cast_fu_2069_p1 = src_kernel_win_0_val_0_4_fu_162;

/// ap_sig_bdd_104 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_104 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_125 assign process. ///
always @ (p_src_data_stream_V_empty_n or brmerge_reg_2898 or ap_reg_ppstg_tmp_33_reg_2902_pp0_it2 or ap_reg_ppstg_or_cond7_reg_2925_pp0_it2)
begin
    ap_sig_bdd_125 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_33_reg_2902_pp0_it2) & ~(ap_const_lv1_0 == brmerge_reg_2898) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_2925_pp0_it2));
end

/// ap_sig_bdd_151 assign process. ///
always @ (p_dst_data_stream_V_full_n or ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11)
begin
    ap_sig_bdd_151 = ((p_dst_data_stream_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond219_i_reg_2911_pp0_it11));
end

/// ap_sig_bdd_22 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_556 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_556 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_69 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_69 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign brmerge_fu_763_p2 = (tmp_31_fu_683_p2 | or_cond6_fu_710_p2);
assign col_assign_4_fu_892_p2 = (tmp_56_fu_879_p1 + tmp_49_reg_2822);
assign col_assign_9_2_fu_867_p2 = (ImagLoc_x_reg_2915 + p_neg226_i_reg_2817);
assign col_assign_fu_853_p2 = (tmp_55_fu_811_p1 + tmp_49_reg_2822);
assign col_buf_0_val_0_0_22_fu_1724_p3 = ((sel_tmp8_fu_1719_p2)? col_buf_0_val_0_0_16_fu_246: col_buf_0_val_0_0_8_fu_1711_p3);
assign col_buf_0_val_0_0_6_fu_1685_p3 = ((sel_tmp_fu_1680_p2)? col_buf_0_val_0_0_15_fu_230: col_buf_0_val_0_0_12_fu_166);
assign col_buf_0_val_0_0_7_fu_1698_p3 = ((sel_tmp4_fu_1693_p2)? col_buf_0_val_0_0_14_fu_206: col_buf_0_val_0_0_6_fu_1685_p3);
assign col_buf_0_val_0_0_8_fu_1711_p3 = ((sel_tmp6_fu_1706_p2)? col_buf_0_val_0_0_13_fu_186: col_buf_0_val_0_0_7_fu_1698_p3);
assign grp_image_filter_borderInterpolate_fu_477_len = tmp_47_reg_2788;
assign grp_image_filter_borderInterpolate_fu_477_p = y_2_3_reg_2893;
assign grp_image_filter_borderInterpolate_fu_483_len = tmp_48_reg_2797;
assign grp_image_filter_borderInterpolate_fu_483_p = ImagLoc_x_reg_2915;
assign grp_image_filter_borderInterpolate_fu_489_len = tmp_47_reg_2788;
assign grp_image_filter_borderInterpolate_fu_489_p = ImagLoc_y_reg_2852;
assign grp_image_filter_borderInterpolate_fu_495_len = tmp_47_reg_2788;
assign grp_image_filter_borderInterpolate_fu_495_p = y_2_reg_2867;
assign grp_image_filter_borderInterpolate_fu_501_len = tmp_47_reg_2788;
assign grp_image_filter_borderInterpolate_fu_501_p = y_2_1_reg_2883;
assign grp_image_filter_borderInterpolate_fu_507_len = tmp_47_reg_2788;
assign grp_image_filter_borderInterpolate_fu_507_p = y_2_2_reg_2888;
assign heightloop_fu_614_p2 = (tmp_47_fu_606_p1 + ap_const_lv11_9);
assign i_V_fu_665_p2 = (p_012_0_i_reg_454 + ap_const_lv11_1);
assign icmp2_fu_794_p2 = (tmp_54_fu_784_p4 != ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_699_p2 = ($signed(tmp_50_fu_689_p4) > $signed(10'b0000000000)? 1'b1: 1'b0);
assign j_V_fu_778_p2 = (p_025_0_i_reg_465 + ap_const_lv11_1);
assign k_buf_0_val_0_address0 = tmp_35_fu_883_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2957;
assign k_buf_0_val_0_d1 = p_src_data_stream_V_dout;
assign k_buf_0_val_1_address0 = tmp_35_fu_883_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2963;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_35_fu_883_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2969;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_0_val_3_address0 = tmp_35_fu_883_p1;
assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_2975;
assign k_buf_0_val_3_d1 = k_buf_0_val_2_q0;
assign k_buf_0_val_4_address0 = tmp_35_fu_883_p1;
assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_2981;
assign k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
assign locy_1_t_fu_1458_p2 = (tmp_53_reg_2872 - tmp_60_reg_3050);
assign locy_2_t_fu_1512_p2 = (tmp_53_reg_2872 - tmp_61_reg_3056);
assign locy_3_t_fu_1566_p2 = (tmp_53_reg_2872 - tmp_62_reg_3062);
assign locy_4_t_fu_862_p2 = (tmp_53_reg_2872 - tmp_63_fu_858_p1);
assign locy_fu_1404_p2 = (tmp_52_reg_2861 - tmp_59_reg_3044);
assign not_carry_fu_2452_p2 = (tmp_68_fu_2438_p3 | p_Result_1_i_i_not_fu_2446_p2);
assign or_cond219_i_fu_800_p2 = (tmp_30_reg_2847 & icmp2_fu_794_p2);
assign or_cond6_fu_710_p2 = (icmp_fu_699_p2 & tmp_32_fu_705_p2);
assign or_cond7_fu_834_p2 = (tmp_36_fu_829_p2 & rev_fu_823_p2);
assign p_Result_1_i_i_not_fu_2446_p2 = (tmp_67_fu_2424_p3 ^ ap_const_lv1_1);
assign p_Val2_11_0_1_fu_1370_p0 = p_Val2_11_0_1_fu_1370_p00;
assign p_Val2_11_0_1_fu_1370_p00 = src_kernel_win_0_val_4_3_fu_238;
assign p_Val2_11_0_1_fu_1370_p2 = (p_Val2_11_0_1_fu_1370_p0 * $signed('h11B));
assign p_Val2_11_0_2_fu_1898_p0 = p_Val2_11_0_2_fu_1898_p00;
assign p_Val2_11_0_2_fu_1898_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3068_pp0_it4;
assign p_Val2_11_0_2_fu_1898_p2 = (p_Val2_11_0_2_fu_1898_p0 * $signed('h1AC));
assign p_Val2_11_0_3_fu_2019_p0 = p_Val2_11_0_3_fu_2019_p00;
assign p_Val2_11_0_3_fu_2019_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_2995_pp0_it5;
assign p_Val2_11_0_3_fu_2019_p2 = (p_Val2_11_0_3_fu_2019_p0 * $signed('h11B));
assign p_Val2_11_0_4_fu_2032_p0 = p_Val2_11_0_4_fu_2032_p00;
assign p_Val2_11_0_4_fu_2032_p00 = ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3107_pp0_it5;
assign p_Val2_11_0_4_fu_2032_p2 = (p_Val2_11_0_4_fu_2032_p0 * $signed('h52));
assign p_Val2_11_1_1_fu_2173_p0 = p_Val2_11_1_1_fu_2173_p00;
assign p_Val2_11_1_1_fu_2173_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3137_pp0_it6;
assign p_Val2_11_1_1_fu_2173_p2 = (p_Val2_11_1_1_fu_2173_p0 * $signed('h3D3));
assign p_Val2_11_1_2_fu_2232_p0 = p_Val2_11_1_2_fu_2232_p00;
assign p_Val2_11_1_2_fu_2232_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3132_pp0_it7;
assign p_Val2_11_1_2_fu_2232_p2 = (p_Val2_11_1_2_fu_2232_p0 * $signed('h5C8));
assign p_Val2_11_1_3_fu_2317_p0 = p_Val2_11_1_3_fu_2317_p00;
assign p_Val2_11_1_3_fu_2317_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3101_pp0_it8;
assign p_Val2_11_1_3_fu_2317_p2 = (p_Val2_11_1_3_fu_2317_p0 * $signed('h3D3));
assign p_Val2_11_1_4_fu_2192_p0 = p_Val2_11_1_4_fu_2192_p00;
assign p_Val2_11_1_4_fu_2192_p00 = ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3127_pp0_it6;
assign p_Val2_11_1_4_fu_2192_p2 = (p_Val2_11_1_4_fu_2192_p0 * $signed('h11B));
assign p_Val2_11_1_fu_1917_p0 = p_Val2_11_1_fu_1917_p00;
assign p_Val2_11_1_fu_1917_p00 = src_kernel_win_0_val_3_4_fu_226;
assign p_Val2_11_1_fu_1917_p2 = (p_Val2_11_1_fu_1917_p0 * $signed('h11B));
assign p_Val2_11_2_1_fu_2326_p0 = p_Val2_11_2_1_fu_2326_p00;
assign p_Val2_11_2_1_fu_2326_p00 = src_kernel_win_0_val_2_3_lo_reg_3222;
assign p_Val2_11_2_1_fu_2326_p2 = (p_Val2_11_2_1_fu_2326_p0 * $signed('h5C8));
assign p_Val2_11_2_2_fu_2270_p0 = p_Val2_11_2_2_fu_2270_p00;
assign p_Val2_11_2_2_fu_2270_p00 = src_kernel_win_0_val_2_2_fu_194;
assign p_Val2_11_2_2_fu_2270_p2 = (p_Val2_11_2_2_fu_2270_p0 * $signed('h8BD));
assign p_Val2_11_2_3_fu_2353_p0 = p_Val2_11_2_3_fu_2353_p00;
assign p_Val2_11_2_3_fu_2353_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_15_reg_3095_pp0_it8;
assign p_Val2_11_2_3_fu_2353_p2 = (p_Val2_11_2_3_fu_2353_p0 * $signed('h5C8));
assign p_Val2_11_2_4_fu_2201_p0 = p_Val2_11_2_4_fu_2201_p00;
assign p_Val2_11_2_4_fu_2201_p00 = ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3122_pp0_it6;
assign p_Val2_11_2_4_fu_2201_p2 = (p_Val2_11_2_4_fu_2201_p0 * $signed('h1AC));
assign p_Val2_11_2_fu_2251_p0 = p_Val2_11_2_fu_2251_p00;
assign p_Val2_11_2_fu_2251_p00 = src_kernel_win_0_val_2_4_fu_202;
assign p_Val2_11_2_fu_2251_p2 = (p_Val2_11_2_fu_2251_p0 * $signed('h1AC));
assign p_Val2_11_3_1_fu_1931_p0 = p_Val2_11_3_1_fu_1931_p00;
assign p_Val2_11_3_1_fu_1931_p00 = src_kernel_win_0_val_1_3_fu_178;
assign p_Val2_11_3_1_fu_1931_p2 = (p_Val2_11_3_1_fu_1931_p0 * $signed('h3D3));
assign p_Val2_11_3_2_fu_1941_p0 = p_Val2_11_3_2_fu_1941_p00;
assign p_Val2_11_3_2_fu_1941_p00 = src_kernel_win_0_val_1_2_fu_174;
assign p_Val2_11_3_2_fu_1941_p2 = (p_Val2_11_3_2_fu_1941_p0 * $signed('h5C8));
assign p_Val2_11_3_3_fu_2059_p0 = p_Val2_11_3_3_fu_2059_p00;
assign p_Val2_11_3_3_fu_2059_p00 = ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3089_pp0_it5;
assign p_Val2_11_3_3_fu_2059_p2 = (p_Val2_11_3_3_fu_2059_p0 * $signed('h3D3));
assign p_Val2_11_3_s_fu_1951_p2 = (OP1_V_3_4_cast_cast_fu_1947_p1 + OP1_V_3_cast_cast_fu_1923_p1);
assign p_Val2_11_4_1_fu_2077_p0 = p_Val2_11_4_1_fu_2077_p00;
assign p_Val2_11_4_1_fu_2077_p00 = src_kernel_win_0_val_0_3_fu_158;
assign p_Val2_11_4_1_fu_2077_p2 = (p_Val2_11_4_1_fu_2077_p0 * $signed('h11B));
assign p_Val2_11_4_2_fu_2279_p0 = p_Val2_11_4_2_fu_2279_p00;
assign p_Val2_11_4_2_fu_2279_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3167_pp0_it7;
assign p_Val2_11_4_2_fu_2279_p2 = (p_Val2_11_4_2_fu_2279_p0 * $signed('h1AC));
assign p_Val2_11_4_3_fu_2086_p0 = p_Val2_11_4_3_fu_2086_p00;
assign p_Val2_11_4_3_fu_2086_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3083_pp0_it5;
assign p_Val2_11_4_3_fu_2086_p2 = (p_Val2_11_4_3_fu_2086_p0 * $signed('h11B));
assign p_Val2_11_s_fu_2113_p2 = (OP1_V_4_cast_cast_fu_2069_p1 + OP1_V_4_4_cast_cast_fu_2096_p1);
assign p_Val2_14_0_1_cast_fu_1857_p1 = p_Val2_14_0_1_fu_1852_p2;
assign p_Val2_14_0_1_fu_1852_p2 = (p_Val2_11_0_1_reg_3073 + tmp_300_0_cast_fu_1848_p1);
assign p_Val2_14_0_2_cast_fu_1909_p1 = p_Val2_14_0_2_fu_1904_p2;
assign p_Val2_14_0_2_fu_1904_p2 = (p_Val2_11_0_2_fu_1898_p2 + p_Val2_14_0_1_cast_reg_3112);
assign p_Val2_14_1_2_cast_fu_2243_p1 = p_Val2_14_1_2_fu_2238_p2;
assign p_Val2_14_1_2_fu_2238_p2 = (tmp32_reg_3202 + p_Val2_11_1_2_fu_2232_p2);
assign p_Val2_14_1_cast_fu_2166_p1 = p_Val2_14_1_fu_2162_p2;
assign p_Val2_14_1_fu_2162_p2 = (tmp147_cast_reg_3177 + tmp30_reg_3172);
assign p_Val2_14_2_1_cast_fu_2376_p1 = p_Val2_14_2_1_fu_2372_p2;
assign p_Val2_14_2_1_fu_2372_p2 = (tmp150_cast_reg_3252 + tmp33_reg_3247);
assign p_Val2_4_fu_2402_p4 = {{p_Val2_6_fu_2396_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
assign p_Val2_5_fu_2432_p2 = (p_Val2_4_fu_2402_p4 + tmp_6_i_i_fu_2420_p1);
assign p_Val2_6_fu_2396_p2 = (tmp169_cast_fu_2393_p1 + tmp41_fu_2388_p2);
assign p_Val2_s_63_fu_2458_p3 = ((not_carry_fu_2452_p2)? p_Val2_5_fu_2432_p2: ap_const_lv8_FF);
assign p_Val2_s_fu_1842_p0 = p_Val2_s_fu_1842_p00;
assign p_Val2_s_fu_1842_p00 = src_kernel_win_0_val_4_4_fu_242;
assign p_Val2_s_fu_1842_p2 = (p_Val2_s_fu_1842_p0 * $signed('h52));
assign p_dst_data_stream_V_din = p_Val2_s_63_reg_3272;
assign p_i_fu_724_p3 = ((tmp_32_fu_705_p2)? ap_const_lv11_4: ref_reg_2828);
assign p_neg226_i_fu_636_p2 = (ap_const_lv12_5 - p_src_cols_V_read);
assign ref_cast_fu_652_p1 = ref_fu_646_p2;
assign ref_fu_646_p2 = ($signed(tmp_47_fu_606_p1) + $signed(ap_const_lv11_7FF));
assign rev_fu_823_p2 = (tmp_57_fu_815_p3 ^ ap_const_lv1_1);
assign right_border_buf_0_val_1_4_18_fu_1082_p3 = ((sel_tmp33_fu_1034_p2)? right_border_buf_0_val_1_4_14_fu_262: right_border_buf_0_val_1_4_9_fu_1074_p3);
assign right_border_buf_0_val_1_4_19_fu_1090_p3 = ((sel_tmp34_fu_1047_p2)? right_border_buf_0_val_1_4_14_fu_262: right_border_buf_0_val_1_4_18_fu_1082_p3);
assign right_border_buf_0_val_1_4_1_61_fu_1807_p3 = ((sel_tmp4_fu_1693_p2)? right_border_buf_0_val_1_4_13_fu_258: right_border_buf_0_val_1_4_fu_1799_p3);
assign right_border_buf_0_val_1_4_20_fu_1098_p3 = ((sel_tmp35_fu_1060_p2)? right_border_buf_0_val_1_4_14_fu_262: right_border_buf_0_val_1_4_19_fu_1090_p3);
assign right_border_buf_0_val_1_4_21_fu_1107_p3 = ((sel_tmp33_fu_1034_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_13_fu_258);
assign right_border_buf_0_val_1_4_22_fu_1115_p3 = ((sel_tmp34_fu_1047_p2)? right_border_buf_0_val_1_4_13_fu_258: right_border_buf_0_val_1_4_21_fu_1107_p3);
assign right_border_buf_0_val_1_4_23_fu_1123_p3 = ((sel_tmp35_fu_1060_p2)? right_border_buf_0_val_1_4_13_fu_258: right_border_buf_0_val_1_4_22_fu_1115_p3);
assign right_border_buf_0_val_1_4_24_fu_1132_p3 = ((sel_tmp34_fu_1047_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_4_fu_254);
assign right_border_buf_0_val_1_4_25_fu_1140_p3 = ((sel_tmp35_fu_1060_p2)? right_border_buf_0_val_1_4_4_fu_254: right_border_buf_0_val_1_4_24_fu_1132_p3);
assign right_border_buf_0_val_1_4_26_fu_1149_p3 = ((sel_tmp35_fu_1060_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_3_fu_250);
assign right_border_buf_0_val_1_4_27_fu_1823_p3 = ((sel_tmp8_fu_1719_p2)? right_border_buf_0_val_1_4_3_fu_250: right_border_buf_0_val_1_4_2_62_fu_1815_p3);
assign right_border_buf_0_val_1_4_2_62_fu_1815_p3 = ((sel_tmp6_fu_1706_p2)? right_border_buf_0_val_1_4_14_fu_262: right_border_buf_0_val_1_4_1_61_fu_1807_p3);
assign right_border_buf_0_val_1_4_5_fu_1026_p3 = ((sel_tmp32_fu_1021_p2)? right_border_buf_0_val_1_4_15_fu_266: k_buf_0_val_3_q0);
assign right_border_buf_0_val_1_4_6_fu_1039_p3 = ((sel_tmp33_fu_1034_p2)? right_border_buf_0_val_1_4_15_fu_266: right_border_buf_0_val_1_4_5_fu_1026_p3);
assign right_border_buf_0_val_1_4_7_fu_1052_p3 = ((sel_tmp34_fu_1047_p2)? right_border_buf_0_val_1_4_15_fu_266: right_border_buf_0_val_1_4_6_fu_1039_p3);
assign right_border_buf_0_val_1_4_8_fu_1065_p3 = ((sel_tmp35_fu_1060_p2)? right_border_buf_0_val_1_4_15_fu_266: right_border_buf_0_val_1_4_7_fu_1052_p3);
assign right_border_buf_0_val_1_4_9_fu_1074_p3 = ((sel_tmp32_fu_1021_p2)? k_buf_0_val_3_q0: right_border_buf_0_val_1_4_14_fu_262);
assign right_border_buf_0_val_1_4_fu_1799_p3 = ((sel_tmp_fu_1680_p2)? right_border_buf_0_val_1_4_4_fu_254: right_border_buf_0_val_1_4_15_fu_266);
assign right_border_buf_0_val_2_4_13_fu_1790_p3 = ((sel_tmp8_fu_1719_p2)? right_border_buf_0_val_2_4_3_fu_270: right_border_buf_0_val_2_4_2_60_fu_1782_p3);
assign right_border_buf_0_val_2_4_1_59_fu_1774_p3 = ((sel_tmp4_fu_1693_p2)? right_border_buf_0_val_2_4_6_fu_278: right_border_buf_0_val_2_4_fu_1766_p3);
assign right_border_buf_0_val_2_4_2_60_fu_1782_p3 = ((sel_tmp6_fu_1706_p2)? right_border_buf_0_val_2_4_7_fu_282: right_border_buf_0_val_2_4_1_59_fu_1774_p3);
assign right_border_buf_0_val_2_4_fu_1766_p3 = ((sel_tmp_fu_1680_p2)? right_border_buf_0_val_2_4_4_fu_274: right_border_buf_0_val_2_4_8_fu_286);
assign right_border_buf_0_val_3_4_18_fu_1259_p3 = ((sel_tmp37_fu_1211_p2)? right_border_buf_0_val_3_4_14_fu_302: right_border_buf_0_val_3_4_9_fu_1251_p3);
assign right_border_buf_0_val_3_4_19_fu_1267_p3 = ((sel_tmp38_fu_1224_p2)? right_border_buf_0_val_3_4_14_fu_302: right_border_buf_0_val_3_4_18_fu_1259_p3);
assign right_border_buf_0_val_3_4_1_57_fu_1741_p3 = ((sel_tmp4_fu_1693_p2)? right_border_buf_0_val_3_4_13_fu_298: right_border_buf_0_val_3_4_fu_1733_p3);
assign right_border_buf_0_val_3_4_20_fu_1275_p3 = ((sel_tmp39_fu_1237_p2)? right_border_buf_0_val_3_4_14_fu_302: right_border_buf_0_val_3_4_19_fu_1267_p3);
assign right_border_buf_0_val_3_4_21_fu_1284_p3 = ((sel_tmp37_fu_1211_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_13_fu_298);
assign right_border_buf_0_val_3_4_22_fu_1292_p3 = ((sel_tmp38_fu_1224_p2)? right_border_buf_0_val_3_4_13_fu_298: right_border_buf_0_val_3_4_21_fu_1284_p3);
assign right_border_buf_0_val_3_4_23_fu_1300_p3 = ((sel_tmp39_fu_1237_p2)? right_border_buf_0_val_3_4_13_fu_298: right_border_buf_0_val_3_4_22_fu_1292_p3);
assign right_border_buf_0_val_3_4_24_fu_1309_p3 = ((sel_tmp38_fu_1224_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_4_fu_294);
assign right_border_buf_0_val_3_4_25_fu_1317_p3 = ((sel_tmp39_fu_1237_p2)? right_border_buf_0_val_3_4_4_fu_294: right_border_buf_0_val_3_4_24_fu_1309_p3);
assign right_border_buf_0_val_3_4_26_fu_1326_p3 = ((sel_tmp39_fu_1237_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_3_fu_290);
assign right_border_buf_0_val_3_4_27_fu_1757_p3 = ((sel_tmp8_fu_1719_p2)? right_border_buf_0_val_3_4_3_fu_290: right_border_buf_0_val_3_4_2_58_fu_1749_p3);
assign right_border_buf_0_val_3_4_2_58_fu_1749_p3 = ((sel_tmp6_fu_1706_p2)? right_border_buf_0_val_3_4_14_fu_302: right_border_buf_0_val_3_4_1_57_fu_1741_p3);
assign right_border_buf_0_val_3_4_5_fu_1203_p3 = ((sel_tmp36_fu_1198_p2)? right_border_buf_0_val_3_4_15_fu_306: k_buf_0_val_1_q0);
assign right_border_buf_0_val_3_4_6_fu_1216_p3 = ((sel_tmp37_fu_1211_p2)? right_border_buf_0_val_3_4_15_fu_306: right_border_buf_0_val_3_4_5_fu_1203_p3);
assign right_border_buf_0_val_3_4_7_fu_1229_p3 = ((sel_tmp38_fu_1224_p2)? right_border_buf_0_val_3_4_15_fu_306: right_border_buf_0_val_3_4_6_fu_1216_p3);
assign right_border_buf_0_val_3_4_8_fu_1242_p3 = ((sel_tmp39_fu_1237_p2)? right_border_buf_0_val_3_4_15_fu_306: right_border_buf_0_val_3_4_7_fu_1229_p3);
assign right_border_buf_0_val_3_4_9_fu_1251_p3 = ((sel_tmp36_fu_1198_p2)? k_buf_0_val_1_q0: right_border_buf_0_val_3_4_14_fu_302);
assign right_border_buf_0_val_3_4_fu_1733_p3 = ((sel_tmp_fu_1680_p2)? right_border_buf_0_val_3_4_4_fu_294: right_border_buf_0_val_3_4_15_fu_306);
assign sel_tmp10_fu_1444_p2 = (locy_fu_1404_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp11_fu_1462_p2 = (tmp_53_reg_2872 == tmp_60_reg_3050? 1'b1: 1'b0);
assign sel_tmp12_fu_1466_p3 = ((sel_tmp11_fu_1462_p2)? right_border_buf_0_val_4_0_reg_3000: src_kernel_win_0_val_4_0_reg_3036);
assign sel_tmp13_fu_1472_p2 = (locy_1_t_fu_1458_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp14_fu_1478_p3 = ((sel_tmp13_fu_1472_p2)? right_border_buf_0_val_2_0_reg_3018: sel_tmp12_fu_1466_p3);
assign sel_tmp15_fu_1485_p2 = (locy_1_t_fu_1458_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp16_fu_1491_p3 = ((sel_tmp15_fu_1485_p2)? right_border_buf_0_val_1_0_reg_3027: sel_tmp14_fu_1478_p3);
assign sel_tmp17_fu_1498_p2 = (locy_1_t_fu_1458_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp18_fu_1516_p2 = (tmp_53_reg_2872 == tmp_61_reg_3056? 1'b1: 1'b0);
assign sel_tmp19_fu_1520_p3 = ((sel_tmp18_fu_1516_p2)? right_border_buf_0_val_4_0_reg_3000: src_kernel_win_0_val_4_0_reg_3036);
assign sel_tmp1_fu_1412_p3 = ((sel_tmp9_fu_1408_p2)? right_border_buf_0_val_4_0_reg_3000: src_kernel_win_0_val_4_0_reg_3036);
assign sel_tmp20_fu_1526_p2 = (locy_2_t_fu_1512_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp21_fu_1532_p3 = ((sel_tmp20_fu_1526_p2)? right_border_buf_0_val_2_0_reg_3018: sel_tmp19_fu_1520_p3);
assign sel_tmp22_fu_1539_p2 = (locy_2_t_fu_1512_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp23_fu_1545_p3 = ((sel_tmp22_fu_1539_p2)? right_border_buf_0_val_1_0_reg_3027: sel_tmp21_fu_1532_p3);
assign sel_tmp24_fu_1552_p2 = (locy_2_t_fu_1512_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp25_fu_1570_p2 = (tmp_53_reg_2872 == tmp_62_reg_3062? 1'b1: 1'b0);
assign sel_tmp26_fu_1574_p3 = ((sel_tmp25_fu_1570_p2)? right_border_buf_0_val_4_0_reg_3000: src_kernel_win_0_val_4_0_reg_3036);
assign sel_tmp27_fu_1580_p2 = (locy_3_t_fu_1566_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp28_fu_1586_p3 = ((sel_tmp27_fu_1580_p2)? right_border_buf_0_val_2_0_reg_3018: sel_tmp26_fu_1574_p3);
assign sel_tmp29_fu_1593_p2 = (locy_3_t_fu_1566_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp2_fu_1418_p2 = (locy_fu_1404_p2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp30_fu_1599_p3 = ((sel_tmp29_fu_1593_p2)? right_border_buf_0_val_1_0_reg_3027: sel_tmp28_fu_1586_p3);
assign sel_tmp31_fu_1606_p2 = (locy_3_t_fu_1566_p2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp32_fu_1021_p2 = (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp33_fu_1034_p2 = (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp34_fu_1047_p2 = (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp35_fu_1060_p2 = (ap_reg_ppstg_col_assign_reg_2937_pp0_it2 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp36_fu_1198_p2 = (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp37_fu_1211_p2 = (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp38_fu_1224_p2 = (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_1? 1'b1: 1'b0);
assign sel_tmp39_fu_1237_p2 = (ap_reg_ppstg_tmp_64_reg_2949_pp0_it2 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp3_fu_1424_p3 = ((sel_tmp2_fu_1418_p2)? right_border_buf_0_val_2_0_reg_3018: sel_tmp1_fu_1412_p3);
assign sel_tmp4_fu_1693_p2 = (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_2? 1'b1: 1'b0);
assign sel_tmp5_fu_1431_p2 = (locy_fu_1404_p2 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp6_fu_1706_p2 = (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_3? 1'b1: 1'b0);
assign sel_tmp7_fu_1437_p3 = ((sel_tmp5_fu_1431_p2)? right_border_buf_0_val_1_0_reg_3027: sel_tmp3_fu_1424_p3);
assign sel_tmp8_fu_1719_p2 = (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_0? 1'b1: 1'b0);
assign sel_tmp9_fu_1408_p2 = (tmp_52_reg_2861 == tmp_59_reg_3044? 1'b1: 1'b0);
assign sel_tmp_fu_1680_p2 = (ap_reg_ppstg_col_assign_4_reg_2987_pp0_it3 == ap_const_lv3_1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_fu_1450_p3 = ((sel_tmp10_fu_1444_p2)? right_border_buf_0_val_3_0_reg_3009: sel_tmp7_fu_1437_p3);
assign src_kernel_win_0_val_1_0_fu_1504_p3 = ((sel_tmp17_fu_1498_p2)? right_border_buf_0_val_3_0_reg_3009: sel_tmp16_fu_1491_p3);
assign src_kernel_win_0_val_2_0_fu_1558_p3 = ((sel_tmp24_fu_1552_p2)? right_border_buf_0_val_3_0_reg_3009: sel_tmp23_fu_1545_p3);
assign src_kernel_win_0_val_3_0_fu_1612_p3 = ((sel_tmp31_fu_1606_p2)? right_border_buf_0_val_3_0_reg_3009: sel_tmp30_fu_1599_p3);
assign tmp147_cast_fu_2052_p1 = tmp31_fu_2047_p2;
assign tmp150_cast_fu_2346_p1 = tmp35_fu_2341_p2;
assign tmp151_cast_fu_2262_p1 = tmp34_fu_2257_p2;
assign tmp165_cast_fu_2364_p1 = tmp36_fu_2359_p2;
assign tmp166_cast_fu_2385_p1 = ap_reg_ppstg_tmp40_reg_3212_pp0_it10;
assign tmp168_cast_fu_2109_p1 = tmp39_fu_2104_p2;
assign tmp169_cast_fu_2393_p1 = ap_reg_ppstg_tmp47_reg_3262_pp0_it10;
assign tmp171_cast_fu_2216_p1 = tmp42_fu_2211_p2;
assign tmp172_cast_fu_2138_p1 = tmp46_fu_2133_p2;
assign tmp174_cast_fu_2129_p1 = tmp45_fu_2123_p2;
assign tmp30_fu_2042_p2 = (p_Val2_14_0_2_cast_reg_3142 + tmp_300_0_3_cast_fu_2025_p1);
assign tmp31_fu_2047_p2 = (p_Val2_11_1_reg_3147 + tmp_300_0_4_cast_cast_fu_2038_p1);
assign tmp32_fu_2183_p2 = (p_Val2_14_1_cast_fu_2166_p1 + tmp_300_1_1_cast_fu_2179_p1);
assign tmp33_fu_2336_p2 = (p_Val2_14_1_2_cast_reg_3227 + tmp_300_2_1_cast_fu_2332_p1);
assign tmp34_fu_2257_p2 = (p_Val2_11_1_4_reg_3207 + p_Val2_11_2_fu_2251_p2);
assign tmp35_fu_2341_p2 = (tmp151_cast_reg_3232 + p_Val2_11_1_3_fu_2317_p2);
assign tmp36_fu_2359_p2 = (p_Val2_11_2_2_reg_3237 + p_Val2_11_2_3_fu_2353_p2);
assign tmp37_fu_2380_p2 = (tmp165_cast_reg_3257 + p_Val2_14_2_1_cast_fu_2376_p1);
assign tmp38_fu_2099_p2 = (p_Val2_11_3_2_reg_3157 + tmp_300_3_3_cast_cast_fu_2065_p1);
assign tmp39_fu_2104_p2 = (p_Val2_11_3_1_reg_3152 + tmp_300_4_3_cast_cast_fu_2092_p1);
assign tmp40_fu_2207_p2 = (tmp168_cast_reg_3192 + tmp38_reg_3187);
assign tmp41_fu_2388_p2 = (tmp166_cast_fu_2385_p1 + tmp37_reg_3267);
assign tmp42_fu_2211_p2 = (p_Val2_11_4_1_reg_3182 + p_Val2_11_2_4_fu_2201_p2);
assign tmp43_fu_2289_p2 = (tmp171_cast_reg_3217 + tmp_300_4_2_cast_cast_fu_2285_p1);
assign tmp44_fu_1961_p0 = tmp44_fu_1961_p00;
assign tmp44_fu_1961_p00 = p_Val2_11_3_s_fu_1951_p2;
assign tmp44_fu_1961_p2 = (tmp44_fu_1961_p0 * $signed('h11B));
assign tmp45_fu_2123_p0 = tmp45_fu_2123_p00;
assign tmp45_fu_2123_p00 = p_Val2_11_s_fu_2113_p2;
assign tmp45_fu_2123_p2 = (tmp45_fu_2123_p0 * $signed('h52));
assign tmp46_fu_2133_p2 = (tmp174_cast_fu_2129_p1 + tmp44_reg_3162);
assign tmp47_fu_2368_p2 = (ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8 + tmp43_reg_3242);
assign tmp_29_fu_660_p2 = (p_012_0_i_reg_454 < heightloop_reg_2802? 1'b1: 1'b0);
assign tmp_300_0_3_cast_fu_2025_p1 = p_Val2_11_0_3_fu_2019_p2;
assign tmp_300_0_4_cast_cast_fu_2038_p1 = p_Val2_11_0_4_fu_2032_p2;
assign tmp_300_0_cast_fu_1848_p1 = p_Val2_s_fu_1842_p2;
assign tmp_300_1_1_cast_fu_2179_p1 = p_Val2_11_1_1_fu_2173_p2;
assign tmp_300_2_1_cast_fu_2332_p1 = p_Val2_11_2_1_fu_2326_p2;
assign tmp_300_3_3_cast_cast_fu_2065_p1 = p_Val2_11_3_3_fu_2059_p2;
assign tmp_300_4_2_cast_cast_fu_2285_p1 = p_Val2_11_4_2_fu_2279_p2;
assign tmp_300_4_3_cast_cast_fu_2092_p1 = p_Val2_11_4_3_fu_2086_p2;
assign tmp_30_fu_671_p2 = (p_012_0_i_reg_454 > ap_const_lv11_8? 1'b1: 1'b0);
assign tmp_31_fu_683_p2 = ($signed(ImagLoc_y_fu_677_p2) < $signed(12'b111111111110)? 1'b1: 1'b0);
assign tmp_32_fu_705_p2 = ($signed(ImagLoc_y_fu_677_p2) < $signed(ref_cast_reg_2833)? 1'b1: 1'b0);
assign tmp_33_fu_773_p2 = (p_025_0_i_reg_465 < widthloop_reg_2807? 1'b1: 1'b0);
assign tmp_35_fu_883_p1 = $unsigned(x_1_fu_875_p1);
assign tmp_36_fu_829_p2 = ($signed(ImagLoc_x_fu_805_p2) < $signed(p_src_cols_V_read)? 1'b1: 1'b0);
assign tmp_37_fu_848_p2 = ($signed(ImagLoc_x_fu_805_p2) < $signed(tmp_41_cast_reg_2812)? 1'b1: 1'b0);
assign tmp_41_cast_fu_632_p1 = tmp_s_fu_626_p2;
assign tmp_42_cast_fu_656_p1 = p_012_0_i_reg_454;
assign tmp_45_cast_fu_769_p1 = p_025_0_i_reg_465;
assign tmp_47_fu_606_p1 = p_src_rows_V_read[10:0];
assign tmp_48_fu_610_p1 = p_src_cols_V_read[10:0];
assign tmp_49_fu_642_p1 = p_neg226_i_fu_636_p2[2:0];
assign tmp_50_fu_689_p4 = {{ImagLoc_y_fu_677_p2[ap_const_lv32_B : ap_const_lv32_2]}};
assign tmp_52_fu_731_p1 = p_i_fu_724_p3[2:0];
assign tmp_53_fu_741_p1 = p_i_fu_724_p3[2:0];
assign tmp_54_fu_784_p4 = {{p_025_0_i_reg_465[ap_const_lv32_A : ap_const_lv32_2]}};
assign tmp_55_fu_811_p1 = ImagLoc_x_fu_805_p2[2:0];
assign tmp_56_fu_879_p1 = grp_image_filter_borderInterpolate_fu_483_ap_return[2:0];
assign tmp_57_fu_815_p3 = ImagLoc_x_fu_805_p2[ap_const_lv32_B];
assign tmp_59_fu_905_p1 = grp_image_filter_borderInterpolate_fu_489_ap_return[2:0];
assign tmp_60_fu_909_p1 = grp_image_filter_borderInterpolate_fu_495_ap_return[2:0];
assign tmp_61_fu_913_p1 = grp_image_filter_borderInterpolate_fu_501_ap_return[2:0];
assign tmp_62_fu_917_p1 = grp_image_filter_borderInterpolate_fu_507_ap_return[2:0];
assign tmp_63_fu_858_p1 = grp_image_filter_borderInterpolate_fu_477_ap_return[2:0];
assign tmp_64_fu_871_p1 = col_assign_9_2_fu_867_p2[2:0];
assign tmp_66_fu_2412_p3 = p_Val2_6_fu_2396_p2[ap_const_lv32_D];
assign tmp_67_fu_2424_p3 = p_Val2_6_fu_2396_p2[ap_const_lv32_15];
assign tmp_68_fu_2438_p3 = p_Val2_5_fu_2432_p2[ap_const_lv32_7];
assign tmp_6_i_i_fu_2420_p1 = tmp_66_fu_2412_p3;
assign tmp_s_fu_626_p2 = ($signed(tmp_48_fu_610_p1) + $signed(ap_const_lv11_7FB));
assign widthloop_fu_620_p2 = (tmp_48_fu_610_p1 + ap_const_lv11_4);
assign x_1_fu_875_p1 = $signed(grp_image_filter_borderInterpolate_fu_483_ap_return);
assign y_2_1_fu_745_p2 = ($signed(tmp_42_cast_fu_656_p1) + $signed(ap_const_lv12_FF7));
assign y_2_2_fu_751_p2 = ($signed(tmp_42_cast_fu_656_p1) + $signed(ap_const_lv12_FF6));
assign y_2_3_fu_757_p2 = ($signed(tmp_42_cast_fu_656_p1) + $signed(ap_const_lv12_FF5));
assign y_2_fu_735_p2 = ($signed(tmp_42_cast_fu_656_p1) + $signed(ap_const_lv12_FF8));
always @ (posedge ap_clk)
begin
    tmp_41_cast_reg_2812[11] <= 1'b0;
    ref_cast_reg_2833[11] <= 1'b0;
    p_Val2_14_0_1_cast_reg_3112[17] <= 1'b0;
    p_Val2_14_0_2_cast_reg_3142[18] <= 1'b0;
    p_Val2_11_3_2_reg_3157[2:0] <= 3'b000;
    tmp147_cast_reg_3177[18:17] <= 2'b00;
    tmp168_cast_reg_3192[19] <= 1'b0;
    tmp172_cast_reg_3197[18] <= 1'b0;
    ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it7[18] <= 1'b0;
    ap_reg_ppstg_tmp172_cast_reg_3197_pp0_it8[18] <= 1'b0;
    tmp171_cast_reg_3217[18] <= 1'b0;
    p_Val2_14_1_2_cast_reg_3227[20] <= 1'b0;
    tmp151_cast_reg_3232[18] <= 1'b0;
    tmp150_cast_reg_3252[20:19] <= 2'b00;
    tmp165_cast_reg_3257[21:20] <= 2'b00;
end



endmodule //image_filter_Filter2D_1

