##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_IntClock
		4.3::Critical Path Report for ultrasonic_uart_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                 | Frequency: 28.40 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: uart_IntClock             | Frequency: 28.40 MHz  | Target: 0.92 MHz   | 
Clock: ultrasonic_uart_IntClock  | Frequency: 29.12 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 41666.7          8171        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 uart_IntClock             41666.7          6458        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 ultrasonic_uart_IntClock  41666.7          7324        N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock             uart_IntClock             1.08333e+006     1059486     N/A              N/A         N/A              N/A         N/A              N/A         
ultrasonic_uart_IntClock  ultrasonic_uart_IntClock  1.30417e+007     13017249    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
uart_tx(0)_PAD  36430         uart_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.40 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6458p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29999
-------------------------------------   ----- 
End-of-path arrival time (ps)           29999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18338  18338   6458  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     6002  24340   6458  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27690   6458  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29999   6458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 28.40 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6458p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29999
-------------------------------------   ----- 
End-of-path arrival time (ps)           29999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18338  18338   6458  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     6002  24340   6458  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27690   6458  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29999   6458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ultrasonic_uart_IntClock
******************************************************
Clock: ultrasonic_uart_IntClock
Frequency: 29.12 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29133
-------------------------------------   ----- 
End-of-path arrival time (ps)           29133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5624  23471   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  26821   7324  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2312  29133   7324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12328
-------------------------------------   ----- 
End-of-path arrival time (ps)           12328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell21     1250   1250  1059486  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell5      5426   6676  1059486  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350  10026  1059486  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2302  12328  1059486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017249p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q                      macrocell47      1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_2           macrocell27      5386   6636  13017249  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   9986  13017249  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2912  12897  13017249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6458p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29999
-------------------------------------   ----- 
End-of-path arrival time (ps)           29999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18338  18338   6458  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     6002  24340   6458  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27690   6458  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29999   6458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
**************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29133
-------------------------------------   ----- 
End-of-path arrival time (ps)           29133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5624  23471   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  26821   7324  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2312  29133   7324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406   8171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6458p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29999
-------------------------------------   ----- 
End-of-path arrival time (ps)           29999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18338  18338   6458  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     6002  24340   6458  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  27690   6458  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29999   6458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7324p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29133
-------------------------------------   ----- 
End-of-path arrival time (ps)           29133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5624  23471   7324  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  26821   7324  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2312  29133   7324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406   8171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 11481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  11481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_last\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_last\/clock_0
Path slack     : 13716p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_last\/main_0  macrocell33   6594  24441  13716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13716p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_9  macrocell36   6594  24441  13716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13726p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24431
-------------------------------------   ----- 
End-of-path arrival time (ps)           24431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_8  macrocell37   6584  24431  13726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24364
-------------------------------------   ----- 
End-of-path arrival time (ps)           24364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell4      18338  18338   6458  RISE       1
MODIN1_0/main_0  macrocell1    6026  24364  13792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24364
-------------------------------------   ----- 
End-of-path arrival time (ps)           24364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell4      18338  18338   6458  RISE       1
MODIN1_1/main_0  macrocell2    6026  24364  13792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13817p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24340
-------------------------------------   ----- 
End-of-path arrival time (ps)           24340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell4      18338  18338   6458  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell16   6002  24340  13817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 14353p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23803
-------------------------------------   ----- 
End-of-path arrival time (ps)           23803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell4      18338  18338   6458  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell13   5465  23803  14353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 14366p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23791
-------------------------------------   ----- 
End-of-path arrival time (ps)           23791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell4      18338  18338   6458  RISE       1
\uart:BUART:rx_last\/main_0  macrocell9    5453  23791  14366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 14366p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23791
-------------------------------------   ----- 
End-of-path arrival time (ps)           23791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell4      18338  18338   6458  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell12   5453  23791  14366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 14659p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23498
-------------------------------------   ----- 
End-of-path arrival time (ps)           23498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_3  macrocell29   5651  23498  14659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 14686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23471
-------------------------------------   ----- 
End-of-path arrival time (ps)           23471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_2  macrocell28   5624  23471  14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 14686p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23471
-------------------------------------   ----- 
End-of-path arrival time (ps)           23471
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   7324  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_6  macrocell40   5624  23471  14686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  14791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18068p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3939  12079  18068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  18071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2879  11019  19128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2876  11016  19131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \timer:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 23389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16708
-------------------------------------   ----- 
End-of-path arrival time (ps)           16708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:status_tc\/main_1         macrocell4      2892  11032  23389  RISE       1
\timer:TimerUDB:status_tc\/q              macrocell4      3350  14382  23389  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/status_0  statusicell1    2326  16708  23389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1            datapathcell3   3773   6353  23793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1            datapathcell4   3771   6351  23796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1            datapathcell2   2551   5131  25015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25017p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2550   5130  25017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1059486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12328
-------------------------------------   ----- 
End-of-path arrival time (ps)           12328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                      macrocell21     1250   1250  1059486  RISE       1
\uart:BUART:counter_load_not\/main_1           macrocell5      5426   6676  1059486  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350  10026  1059486  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2302  12328  1059486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062305p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14738
-------------------------------------   ----- 
End-of-path arrival time (ps)           14738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062305  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell20     2783   8463  1062305  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell20     3350  11813  1062305  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2925  14738  1062305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1066056p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15707
-------------------------------------   ----- 
End-of-path arrival time (ps)           15707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066056  RISE       1
\uart:BUART:tx_status_0\/main_2                 macrocell24     4766  10046  1066056  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell24     3350  13396  1066056  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell3    2311  15707  1066056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1066624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15139
-------------------------------------   ----- 
End-of-path arrival time (ps)           15139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1066624  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell17     2292   7572  1066624  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell17     3350  10922  1066624  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell2    4217  15139  1066624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11620
-------------------------------------   ----- 
End-of-path arrival time (ps)           11620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell8    4763   6013  1067493  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell8    3350   9363  1067493  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2257  11620  1067493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1068991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell10   9583  10833  1068991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell15   9583  10833  1068991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1069621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1069621  RISE       1
\uart:BUART:txn\/main_3                macrocell26     2923  10203  1069621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell6      1250   1250  1069425  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   6096   7346  1069688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1069826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066056  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell21     4717   9997  1069826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1069905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell12   8668   9918  1069905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  1069951  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   5833   7083  1069951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1070483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell13   8091   9341  1070483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1070546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell16   8027   9277  1070546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1070591p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell12   7982   9232  1070591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1071102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell10   7472   8722  1071102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8722
-------------------------------------   ---- 
End-of-path arrival time (ps)           8722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell15   7472   8722  1071102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071308p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell12     1250   1250  1067825  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   4475   5725  1071308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1071349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062305  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell19     2794   8474  1071349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071478p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell22     1250   1250  1061676  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   4315   5565  1071478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1071824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell12   6750   8000  1071824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072178p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069951  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell16   6395   7645  1072178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072239p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell16   6334   7584  1072239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1072561p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell21   1250   1250  1059486  RISE       1
\uart:BUART:txn\/main_2    macrocell26   6012   7262  1072561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1072596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1059486  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell22   5978   7228  1072596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1072704p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell14   5869   7119  1072704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell21     1250   1250  1059486  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   2901   4151  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell1    1250   1250  1065712  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell16   5502   6752  1073071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1059486  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell23   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  1069951  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell10   5398   6648  1073175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073229p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell16   5344   6594  1073229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1073342  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell10   4371   6481  1073342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073353  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell10   4360   6470  1073353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell16   5170   6420  1073403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell10   5161   6411  1073412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell15   5161   6411  1073412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073498p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073498  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell10   4215   6325  1073498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1073822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell14   4751   6001  1073822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073824p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069951  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell13   4750   6000  1073824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1073896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell10   4677   5927  1073896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell15   4677   5927  1073896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061541  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell21   4448   5698  1074126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074235p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061650  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell21   4338   5588  1074235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1073342  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell12   3457   5567  1074257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073353  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell12   3446   5556  1074267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074274p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1073342  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell13   3440   5550  1074274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073353  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell13   3429   5539  1074284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073498  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell12   3301   5411  1074412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1061676  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell21   4151   5401  1074423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073498  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell13   3287   5397  1074427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell2    1250   1250  1067158  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell16   4056   5306  1074517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1068748  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell14   4043   5293  1074531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                      macrocell1    1250   1250  1065712  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell12   3893   5143  1074681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069951  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell12   3801   5051  1074772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell13   3736   4986  1074837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell12   3728   4978  1074845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075007  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell7    2706   4816  1075007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075007  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell7    2706   4816  1075007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075007  RISE       1
MODIN1_0/main_2                        macrocell1    2701   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075007  RISE       1
MODIN1_1/main_2                        macrocell2    2701   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075007  RISE       1
MODIN1_0/main_1                        macrocell1    2697   4807  1075016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075007  RISE       1
MODIN1_1/main_1                        macrocell2    2697   4807  1075016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1073342  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell14   2557   4667  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1073353  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell14   2533   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061541  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell23   3378   4628  1075195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell19   1250   1250  1061541  RISE       1
\uart:BUART:txn\/main_5   macrocell26   3377   4627  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061650  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell22   3280   4530  1075293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell23   1250   1250  1061650  RISE       1
\uart:BUART:txn\/main_4    macrocell26   3271   4521  1075302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1067493  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell13   3261   4511  1075312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061650  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell23   3260   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell22   1250   1250  1061676  RISE       1
\uart:BUART:txn\/main_1    macrocell26   3237   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1061676  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell23   3235   4485  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1061676  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell22   3234   4484  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                      macrocell2    1250   1250  1067158  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell12   3160   4410  1075413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073498  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell14   2260   4370  1075453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1061541  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell22   3120   4370  1075453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075470  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell7    2244   4354  1075470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1065712  RISE       1
MODIN1_0/main_3  macrocell1    2973   4223  1075601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1065712  RISE       1
MODIN1_1/main_4  macrocell2    2973   4223  1075601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075675p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1059486  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell21   2898   4148  1075675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075738p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1069425  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell14   2835   4085  1075738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell26   1250   1250  1075806  RISE       1
\uart:BUART:txn\/main_0  macrocell26   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell9    1250   1250  1076266  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell13   2307   3557  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1067825  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell13   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1067158  RISE       1
MODIN1_1/main_3  macrocell2    2245   3495  1076329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1076335p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1069951  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell14   2238   3488  1076335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1076340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell16    1250   1250  1076340  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell2   4174   5424  1076340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell10     1250   1250  1070333  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2616   3866  1077537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017249p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q                      macrocell47      1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_2           macrocell27      5386   6636  13017249  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   9986  13017249  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2912  12897  13017249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021412p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021412  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell44      2614   8294  13021412  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/q           macrocell44      3350  11644  13021412  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2320  13964  13021412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13023505p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16592
-------------------------------------   ----- 
End-of-path arrival time (ps)           16592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13023505  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/main_1                 macrocell41     2313   7593  13023505  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/q                      macrocell41     3350  10943  13023505  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_4                 statusicell4    5649  16592  13023505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024367p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q            macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/main_3  macrocell32   5575   6825  13024367  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/q       macrocell32   3350  10175  13024367  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/load   count7cell    2905  13080  13024367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxSts\/clock
Path slack     : 13024770p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15326
-------------------------------------   ----- 
End-of-path arrival time (ps)           15326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024770  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/main_2                 macrocell48     4381   9661  13024770  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/q                      macrocell48     3350  13011  13024770  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/status_0                 statusicell5    2315  15326  13024770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/clock                    statusicell5        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028550p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6816
-------------------------------------   ---- 
End-of-path arrival time (ps)           6816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q                macrocell36     1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5566   6816  13028550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ultrasonic_uart:BUART:txn\/main_3
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13028561p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  13028561  RISE       1
\ultrasonic_uart:BUART:txn\/main_3                macrocell50     2315   9595  13028561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:tx_bitclk\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_bitclk\/clock_0
Path slack     : 13029871p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021412  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/main_0                 macrocell43      2606   8286  13029871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13030217p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7939
-------------------------------------   ---- 
End-of-path arrival time (ps)           7939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024770  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_2                  macrocell45     2659   7939  13030217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030612p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                macrocell46     1250   1250  13018032  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3515   4765  13030612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030649p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q                macrocell45     1250   1250  13018085  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3478   4728  13030649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13030727p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_0      macrocell37   6180   7430  13030727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030736p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q       macrocell30     1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   3381   4631  13030736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13030768p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q        macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_4  macrocell40   6139   7389  13030768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13030773p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q        macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_1  macrocell40   6133   7383  13030773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_4
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13030956p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025145  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_4  macrocell29   5951   7201  13030956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13031136p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7021
-------------------------------------   ---- 
End-of-path arrival time (ps)           7021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q        macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_3  macrocell40   5771   7021  13031136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031299p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6858
-------------------------------------   ---- 
End-of-path arrival time (ps)           6858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_0      macrocell36   5608   6858  13031299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031509p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   2607   3857  13031509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13031544p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_2  macrocell34   5363   6613  13031544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_10
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031581p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025145  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_10  macrocell36   5326   6576  13031581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13031710p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_0    macrocell34   5197   6447  13031710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13031740p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_0      macrocell38   5167   6417  13031740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031780p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q               macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3  macrocell39   5127   6377  13031780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031817p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q               macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1  macrocell39   5090   6340  13031817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032071p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_4  macrocell38   4835   6085  13032071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032103p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_2   macrocell37   4804   6054  13032103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032129p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q               macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2  macrocell39   4778   6028  13032129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032503p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_2   macrocell36   4404   5654  13032503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13032508p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025145  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_3  macrocell28   4399   5649  13032508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13032508p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025145  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_7  macrocell40   4399   5649  13032508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032520p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_2   macrocell38   4386   5636  13032520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032609p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032609  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_6       macrocell34   3438   5548  13032609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032619p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032609  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_6         macrocell37   3428   5538  13032619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032620p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032609  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_6         macrocell38   3426   5536  13032620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032621p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032621  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_5       macrocell34   3426   5536  13032621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032634p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032621  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_5         macrocell38   3413   5523  13032634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032634p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_4  macrocell36   4272   5522  13032634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032635p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032621  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_5         macrocell37   3412   5522  13032635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032738p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032738  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_7         macrocell36   3309   5419  13032738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032738  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_7       macrocell34   3306   5416  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032763p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032738  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_7         macrocell37   3284   5394  13032763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032763p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032738  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_7         macrocell38   3283   5393  13032763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032887p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032609  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_6         macrocell36   3159   5269  13032887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032896p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032621  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_5         macrocell36   3151   5261  13032896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13032970p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_0        macrocell29   3077   5187  13032970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13032970p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_1        macrocell29   3077   5187  13032970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_0        macrocell28   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_0   macrocell31   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_1        macrocell28   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032990p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13032970  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_1   macrocell31   3057   5167  13032990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033164p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033164  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_2   macrocell31   2883   4993  13033164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033333p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_4  macrocell37   3573   4823  13033333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033336p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q         macrocell37   1250   1250  13024367  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_4  macrocell34   3570   4820  13033336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_4
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033363p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q  macrocell47   1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:txn\/main_4    macrocell50   3543   4793  13033363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033367p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_2  macrocell46   3540   4790  13033367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q      macrocell29   1250   1250  13026944  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_8  macrocell36   3527   4777  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033389p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018032  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_0  macrocell45   3518   4768  13033389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033398p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018032  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_0  macrocell47   3509   4759  13033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033427p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13018085  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_1  macrocell46   3480   4730  13033427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_2
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q  macrocell45   1250   1250  13018085  RISE       1
\ultrasonic_uart:BUART:txn\/main_2    macrocell50   3475   4725  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033440p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13018085  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_1  macrocell47   3466   4716  13033440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033444p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13018085  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_1  macrocell45   3463   4713  13033444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033475p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_2  macrocell47   3431   4681  13033475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033483p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13017249  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_3  macrocell45   3424   4674  13033483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018032  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_0  macrocell46   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_1
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033499p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q  macrocell46   1250   1250  13018032  RISE       1
\ultrasonic_uart:BUART:txn\/main_1    macrocell50   3408   4658  13033499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_5
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033516p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q  macrocell43   1250   1250  13018161  RISE       1
\ultrasonic_uart:BUART:txn\/main_5   macrocell50   3391   4641  13033516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13033516p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018161  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_3  macrocell46   3390   4640  13033516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033520p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018161  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_4  macrocell45   3386   4636  13033520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13033524p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_1  macrocell38   3383   4633  13033524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033525p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_1  macrocell37   3381   4631  13033525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033527p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q         macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_1  macrocell34   3380   4630  13033527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13033536p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_0     macrocell40   3371   4621  13033536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033538p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q      macrocell30   1250   1250  13026838  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0  macrocell39   3369   4619  13033538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13033674p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_3  macrocell38   3233   4483  13033674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_3  macrocell36   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033690p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_3  macrocell37   3216   4466  13033690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q         macrocell38   1250   1250  13024723  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_3  macrocell34   3213   4463  13033694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13024812  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_1  macrocell36   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033801p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018161  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_3  macrocell47   3105   4355  13033801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13034306p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026944  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_5  macrocell40   2601   3851  13034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13034306p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026944  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_2  macrocell29   2600   3850  13034306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031509  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_2  macrocell40   2598   3848  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:txn\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_0
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13034590p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:txn\/q       macrocell50   1250   1250  13034590  RISE       1
\ultrasonic_uart:BUART:txn\/main_0  macrocell50   2316   3566  13034590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_last\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_last\/q          macrocell33   1250   1250  13034608  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_9  macrocell37   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_load_fifo\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035404p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13026772  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   3082   4332  13035404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_status_3\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13036535p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_status_3\/q       macrocell40    1250   1250  13036535  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_3  statusicell4   2312   3562  13036535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

