{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694265305162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694265305230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 09 09:15:03 2023 " "Processing started: Sat Sep 09 09:15:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694265305230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694265305230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Slick-VHDL-CPU -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Slick-VHDL-CPU -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694265305261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1694265310065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slick-vhdl-cpu.vhdl 20 10 " "Found 20 design units, including 10 entities, in source file slick-vhdl-cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_GATE_2-Behavioral " "Found design unit 1: DEMUX_GATE_2-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n74139-Behavioral " "Found design unit 2: n74139-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MUX_GATE_BUS_1-Behavioral " "Found design unit 3: MUX_GATE_BUS_1-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 n74157-Behavioral " "Found design unit 4: n74157-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_GATE_2-Behavioral " "Found design unit 5: MUX_GATE_2-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 n74153-Behavioral " "Found design unit 6: n74153-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 n74148-Behavioral " "Found design unit 7: n74148-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 DIG_D_FF_AS-Behavioral " "Found design unit 8: DIG_D_FF_AS-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 n74164-Behavioral " "Found design unit 9: n74164-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 344 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 main-Behavioral " "Found design unit 10: main-Behavioral" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 491 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_GATE_2 " "Found entity 1: DEMUX_GATE_2" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "2 n74139 " "Found entity 2: n74139" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_GATE_BUS_1 " "Found entity 3: MUX_GATE_BUS_1" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "4 n74157 " "Found entity 4: n74157" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX_GATE_2 " "Found entity 5: MUX_GATE_2" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "6 n74153 " "Found entity 6: n74153" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "7 n74148 " "Found entity 7: n74148" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "8 DIG_D_FF_AS " "Found entity 8: DIG_D_FF_AS" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "9 n74164 " "Found entity 9: n74164" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""} { "Info" "ISGN_ENTITY_NAME" "10 main " "Found entity 10: main" {  } { { "Slick-VHDL-CPU.vhdl" "" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694265318299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694265319114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74139 n74139:gate0 " "Elaborating entity \"n74139\" for hierarchy \"n74139:gate0\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_GATE_2 n74139:gate0\|DEMUX_GATE_2:gate0 " "Elaborating entity \"DEMUX_GATE_2\" for hierarchy \"n74139:gate0\|DEMUX_GATE_2:gate0\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74157 n74157:gate1 " "Elaborating entity \"n74157\" for hierarchy \"n74157:gate1\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate1" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_GATE_BUS_1 n74157:gate1\|MUX_GATE_BUS_1:gate0 " "Elaborating entity \"MUX_GATE_BUS_1\" for hierarchy \"n74157:gate1\|MUX_GATE_BUS_1:gate0\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74153 n74153:gate2 " "Elaborating entity \"n74153\" for hierarchy \"n74153:gate2\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate2" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_GATE_2 n74153:gate2\|MUX_GATE_2:gate0 " "Elaborating entity \"MUX_GATE_2\" for hierarchy \"n74153:gate2\|MUX_GATE_2:gate0\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74148 n74148:gate3 " "Elaborating entity \"n74148\" for hierarchy \"n74148:gate3\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate3" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n74164 n74164:gate4 " "Elaborating entity \"n74164\" for hierarchy \"n74164:gate4\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate4" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_D_FF_AS n74164:gate4\|DIG_D_FF_AS:gate0 " "Elaborating entity \"DIG_D_FF_AS\" for hierarchy \"n74164:gate4\|DIG_D_FF_AS:gate0\"" {  } { { "Slick-VHDL-CPU.vhdl" "gate0" { Text "C:/Users/Andrew/Desktop/System CD Updates/data/duodyne/GitHub/Slick/CPLDs/Slick-VHDL-CPU/Slick-VHDL-CPU.vhdl" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694265320759 ""}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK " "Promoted clock signal driven by pin \"CLK\" to global clock signal" {  } {  } 0 280014 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "Quartus II" 0 -1 1694265324241 ""} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "notCPUxRESET " "Promoted clear signal driven by pin \"notCPUxRESET\" to global clear signal" {  } {  } 0 280015 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "Quartus II" 0 -1 1694265324241 ""}  } {  } 0 280013 "Promoted pin-driven signal(s) to global signal" 0 0 "Quartus II" 0 -1 1694265324241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694265325113 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694265325113 ""} { "Info" "ICUT_CUT_TM_MCELLS" "28 " "Implemented 28 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1694265325113 ""} { "Info" "ICUT_CUT_TM_SEXPS" "1 " "Implemented 1 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1694265325113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694265325113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694265331851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 09 09:15:31 2023 " "Processing ended: Sat Sep 09 09:15:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694265331851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694265331851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694265331851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694265331851 ""}
