

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Mon Mar  4 23:38:33 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.06ns
ST_1: start_V_read (43)  [1/1] 0.00ns
.preheader578.preheader:7  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (56)  [1/1] 0.00ns  loc: correlator.cpp:205
.preheader578.preheader:20  %currentState_load = load i2* @currentState, align 1

ST_1: StgValue_6 (72)  [1/1] 1.97ns  loc: correlator.cpp:205
.preheader578.preheader:36  switch i2 %currentState_load, label %.loopexit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %.loopexit.loopexit
  ]

ST_1: StgValue_7 (112)  [1/1] 1.03ns  loc: correlator.cpp:245
.loopexit.loopexit:38  store i2 1, i2* @currentState, align 1

ST_1: tmp (115)  [1/1] 0.00ns  loc: correlator.cpp:212
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

ST_1: StgValue_9 (116)  [1/1] 1.03ns  loc: correlator.cpp:212
:1  br i1 %tmp, label %._crit_edge829.0, label %.loopexit436

ST_1: empty (118)  [1/1] 0.00ns  loc: correlator.cpp:213
._crit_edge829.0:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_1: tmp_data_V_3 (119)  [1/1] 0.00ns  loc: correlator.cpp:213
._crit_edge829.0:1  %tmp_data_V_3 = extractvalue { i32, i1 } %empty, 0

ST_1: tmp_15 (120)  [1/1] 0.00ns  loc: correlator.cpp:216
._crit_edge829.0:2  %tmp_15 = trunc i32 %tmp_data_V_3 to i16

ST_1: StgValue_13 (121)  [1/1] 0.00ns  loc: correlator.cpp:216
._crit_edge829.0:3  store i16 %tmp_15, i16* @newVal_V, align 2

ST_1: StgValue_14 (138)  [1/1] 1.03ns
._crit_edge829.0:20  br label %.loopexit436

ST_1: storemerge (140)  [1/1] 0.00ns
.loopexit436:0  %storemerge = phi i2 [ -2, %._crit_edge829.0 ], [ 1, %2 ]

ST_1: StgValue_16 (141)  [1/1] 1.03ns  loc: correlator.cpp:223
.loopexit436:1  store i2 %storemerge, i2* @currentState, align 1

ST_1: StgValue_17 (144)  [1/1] 0.00ns  loc: correlator.cpp:207
:0  br i1 %start_V_read, label %1, label %._crit_edge828

ST_1: StgValue_18 (146)  [1/1] 1.03ns  loc: correlator.cpp:208
:0  store i2 1, i2* @currentState, align 1


 <State 2>: 5.50ns
ST_2: phaseClass0_V_14_loa (57)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:21  %phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 2

ST_2: phaseClass0_V_13_loa (58)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:22  %phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2

ST_2: phaseClass0_V_12_loa (59)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:23  %phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 2

ST_2: phaseClass0_V_11_loa (60)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:24  %phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2

ST_2: phaseClass0_V_10_loa (61)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:25  %phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 2

ST_2: phaseClass0_V_9_load (62)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:26  %phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2

ST_2: phaseClass0_V_8_load (63)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:27  %phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 2

ST_2: phaseClass0_V_7_load (64)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:28  %phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2

ST_2: phaseClass0_V_6_load (65)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:29  %phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 2

ST_2: phaseClass0_V_5_load (66)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:30  %phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2

ST_2: phaseClass0_V_4_load (67)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:31  %phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 2

ST_2: phaseClass0_V_3_load (68)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:32  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2

ST_2: phaseClass0_V_2_load (69)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:33  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2

ST_2: phaseClass0_V_1_load (70)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:34  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2

ST_2: phaseClass0_V_0_load (71)  [1/1] 0.00ns  loc: correlator.cpp:220
.preheader578.preheader:35  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2

ST_2: phaseClass0_V_15_loa (74)  [1/1] 0.00ns  loc: correlator.cpp:236
.loopexit.loopexit:0  %phaseClass0_V_15_loa = load i16* @phaseClass0_V_15, align 2

ST_2: Phase0_V_8_load (75)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:1  %Phase0_V_8_load = load i16* @Phase0_V_8, align 16

ST_2: StgValue_36 (76)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:2  store i16 %Phase0_V_8_load, i16* @Phase0_V_9, align 2

ST_2: Phase0_V_7_load (77)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:3  %Phase0_V_7_load = load i16* @Phase0_V_7, align 2

ST_2: StgValue_38 (78)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:4  store i16 %Phase0_V_7_load, i16* @Phase0_V_8, align 16

ST_2: Phase0_V_6_load (79)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:5  %Phase0_V_6_load = load i16* @Phase0_V_6, align 4

ST_2: StgValue_40 (80)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:6  store i16 %Phase0_V_6_load, i16* @Phase0_V_7, align 2

ST_2: Phase0_V_5_load (81)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:7  %Phase0_V_5_load = load i16* @Phase0_V_5, align 2

ST_2: StgValue_42 (82)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:8  store i16 %Phase0_V_5_load, i16* @Phase0_V_6, align 4

ST_2: Phase0_V_4_load (83)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:9  %Phase0_V_4_load = load i16* @Phase0_V_4, align 8

ST_2: StgValue_44 (84)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:10  store i16 %Phase0_V_4_load, i16* @Phase0_V_5, align 2

ST_2: Phase0_V_3_load (85)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:11  %Phase0_V_3_load = load i16* @Phase0_V_3, align 2

ST_2: StgValue_46 (86)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:12  store i16 %Phase0_V_3_load, i16* @Phase0_V_4, align 8

ST_2: Phase0_V_2_load (87)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:13  %Phase0_V_2_load = load i16* @Phase0_V_2, align 4

ST_2: StgValue_48 (88)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:14  store i16 %Phase0_V_2_load, i16* @Phase0_V_3, align 2

ST_2: Phase0_V_1_load (89)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:15  %Phase0_V_1_load = load i16* @Phase0_V_1, align 2

ST_2: StgValue_50 (90)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:16  store i16 %Phase0_V_1_load, i16* @Phase0_V_2, align 4

ST_2: Phase0_V_0_load (91)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:17  %Phase0_V_0_load = load i16* @Phase0_V_0, align 16

ST_2: StgValue_52 (92)  [1/1] 0.00ns  loc: correlator.cpp:239
.loopexit.loopexit:18  store i16 %Phase0_V_0_load, i16* @Phase0_V_1, align 2

ST_2: tmp1 (93)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:19  %tmp1 = add i16 %phaseClass0_V_2_load, %phaseClass0_V_1_load

ST_2: tmp2 (94)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:20  %tmp2 = add i16 %phaseClass0_V_3_load, %phaseClass0_V_4_load

ST_2: tmp3 (95)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:21  %tmp3 = add i16 %tmp2, %tmp1

ST_2: tmp4 (96)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:22  %tmp4 = add i16 %phaseClass0_V_7_load, %phaseClass0_V_8_load

ST_2: tmp5 (97)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:23  %tmp5 = add i16 %phaseClass0_V_5_load, %phaseClass0_V_6_load

ST_2: tmp6 (98)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:24  %tmp6 = add i16 %tmp5, %tmp4

ST_2: tmp7 (99)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:25  %tmp7 = add i16 %tmp6, %tmp3

ST_2: tmp8 (100)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:26  %tmp8 = add i16 %phaseClass0_V_15_loa, %phaseClass0_V_13_loa

ST_2: tmp9 (101)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:27  %tmp9 = add i16 %phaseClass0_V_14_loa, %phaseClass0_V_11_loa

ST_2: tmp10 (102)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:28  %tmp10 = add i16 %tmp9, %tmp8

ST_2: tmp11 (103)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:29  %tmp11 = add i16 %phaseClass0_V_12_loa, %phaseClass0_V_9_load

ST_2: tmp12 (104)  [1/1] 1.68ns  loc: correlator.cpp:236
.loopexit.loopexit:30  %tmp12 = add i16 %phaseClass0_V_10_loa, %phaseClass0_V_0_load

ST_2: tmp13 (105)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:31  %tmp13 = add i16 %tmp12, %tmp11

ST_2: tmp14 (106)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:32  %tmp14 = add i16 %tmp13, %tmp10

ST_2: p_Val2_3_s (107)  [1/1] 1.27ns  loc: correlator.cpp:236
.loopexit.loopexit:33  %p_Val2_3_s = add i16 %tmp14, %tmp7

ST_2: StgValue_68 (108)  [1/1] 0.00ns  loc: correlator.cpp:236
.loopexit.loopexit:34  store i16 %p_Val2_3_s, i16* @corHelperI_V, align 2

ST_2: StgValue_69 (109)  [1/1] 0.00ns  loc: correlator.cpp:241
.loopexit.loopexit:35  store i16 %p_Val2_3_s, i16* @Phase0_V_0, align 16

ST_2: tmp_data_V (110)  [1/1] 0.00ns  loc: correlator.cpp:242
.loopexit.loopexit:36  %tmp_data_V = call i32 @llvm.part.set.i32.i16(i32 undef, i16 %p_Val2_3_s, i32 0, i32 15)

ST_2: StgValue_71 (111)  [2/2] 0.00ns  loc: correlator.cpp:244
.loopexit.loopexit:37  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_2: StgValue_72 (122)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:4  store i16 %phaseClass0_V_14_loa, i16* @phaseClass0_V_15, align 2

ST_2: StgValue_73 (123)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:5  store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4

ST_2: StgValue_74 (124)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:6  store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2

ST_2: StgValue_75 (125)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:7  store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8

ST_2: StgValue_76 (126)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:8  store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2

ST_2: StgValue_77 (127)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:9  store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4

ST_2: StgValue_78 (128)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:10  store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2

ST_2: StgValue_79 (129)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:11  store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16

ST_2: StgValue_80 (130)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:12  store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2

ST_2: StgValue_81 (131)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:13  store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4

ST_2: StgValue_82 (132)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:14  store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2

ST_2: StgValue_83 (133)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:15  store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8

ST_2: StgValue_84 (134)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:16  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2

ST_2: StgValue_85 (135)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:17  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4

ST_2: StgValue_86 (136)  [1/1] 0.00ns  loc: correlator.cpp:220
._crit_edge829.0:18  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2

ST_2: StgValue_87 (137)  [1/1] 0.00ns  loc: correlator.cpp:222
._crit_edge829.0:19  store i16 %tmp_15, i16* @phaseClass0_V_0, align 16


 <State 3>: 0.00ns
ST_3: StgValue_88 (36)  [1/1] 0.00ns
.preheader578.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !71

ST_3: StgValue_89 (37)  [1/1] 0.00ns
.preheader578.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !75

ST_3: StgValue_90 (38)  [1/1] 0.00ns
.preheader578.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !79

ST_3: StgValue_91 (39)  [1/1] 0.00ns
.preheader578.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !83

ST_3: StgValue_92 (40)  [1/1] 0.00ns
.preheader578.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !87

ST_3: StgValue_93 (41)  [1/1] 0.00ns
.preheader578.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !93

ST_3: StgValue_94 (42)  [1/1] 0.00ns
.preheader578.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

ST_3: StgValue_95 (44)  [1/1] 0.00ns  loc: correlator.cpp:12
.preheader578.preheader:8  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_96 (45)  [1/1] 0.00ns  loc: correlator.cpp:14
.preheader578.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_97 (46)  [1/1] 0.00ns  loc: correlator.cpp:15
.preheader578.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_98 (47)  [1/1] 0.00ns  loc: correlator.cpp:16
.preheader578.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_99 (48)  [1/1] 0.00ns  loc: correlator.cpp:18
.preheader578.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_100 (49)  [1/1] 0.00ns  loc: correlator.cpp:165
.preheader578.preheader:13  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_101 (50)  [1/1] 0.00ns  loc: correlator.cpp:172
.preheader578.preheader:14  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)

ST_3: StgValue_102 (51)  [1/1] 0.00ns  loc: correlator.cpp:182
.preheader578.preheader:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_103 (52)  [1/1] 0.00ns  loc: correlator.cpp:185
.preheader578.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_104 (53)  [1/1] 0.00ns  loc: correlator.cpp:190
.preheader578.preheader:17  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_105 (54)  [1/1] 0.00ns  loc: correlator.cpp:193
.preheader578.preheader:18  call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_106 (55)  [1/1] 0.00ns  loc: correlator.cpp:196
.preheader578.preheader:19  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_107 (111)  [1/2] 0.00ns  loc: correlator.cpp:244
.loopexit.loopexit:37  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_3: StgValue_108 (113)  [1/1] 0.00ns
.loopexit.loopexit:39  br label %.loopexit

ST_3: StgValue_109 (142)  [1/1] 0.00ns  loc: correlator.cpp:230
.loopexit436:2  br label %.loopexit

ST_3: StgValue_110 (147)  [1/1] 0.00ns  loc: correlator.cpp:209
:1  br label %._crit_edge828

ST_3: StgValue_111 (149)  [1/1] 0.00ns  loc: correlator.cpp:210
._crit_edge828:0  br label %.loopexit

ST_3: StgValue_112 (151)  [1/1] 0.00ns  loc: correlator.cpp:573
.loopexit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	axis request on port 'i_data_V_data_V' (correlator.cpp:212) [115]  (0 ns)
	multiplexor before 'phi' operation ('storemerge') [140]  (1.03 ns)
	'phi' operation ('storemerge') [140]  (0 ns)
	'store' operation (correlator.cpp:223) of variable 'storemerge' on static variable 'currentState' [141]  (1.03 ns)

 <State 2>: 5.5ns
The critical path consists of the following:
	'load' operation ('phaseClass0_V_14_loa', correlator.cpp:220) on static variable 'phaseClass0_V_14' [57]  (0 ns)
	'add' operation ('tmp9', correlator.cpp:236) [101]  (1.68 ns)
	'add' operation ('tmp10', correlator.cpp:236) [102]  (1.27 ns)
	'add' operation ('tmp14', correlator.cpp:236) [106]  (1.27 ns)
	'add' operation ('p_Val2_3_s', correlator.cpp:236) [107]  (1.27 ns)
	'store' operation (correlator.cpp:236) of variable 'p_Val2_3_s', correlator.cpp:236 on static variable 'corHelperI_V' [108]  (0 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
