INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/vivado test/led/led.sim/sim_1/impl/timing/xsim/LEDdecoder_testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jimar/Desktop/vivado test/led/codes/testbench1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder_testbench
