// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decorr_layer8 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        corr7_out_V_valid_V_dout,
        corr7_out_V_valid_V_empty_n,
        corr7_out_V_valid_V_read,
        corr7_out_V_data_V_dout,
        corr7_out_V_data_V_empty_n,
        corr7_out_V_data_V_read,
        corr7_out_V_keep_V_dout,
        corr7_out_V_keep_V_empty_n,
        corr7_out_V_keep_V_read,
        corr7_out_V_user_V_dout,
        corr7_out_V_user_V_empty_n,
        corr7_out_V_user_V_read,
        corr7_out_V_last_V_dout,
        corr7_out_V_last_V_empty_n,
        corr7_out_V_last_V_read,
        corr7_out_V_id_V_dout,
        corr7_out_V_id_V_empty_n,
        corr7_out_V_id_V_read,
        corr7_out_V_dest_V_dout,
        corr7_out_V_dest_V_empty_n,
        corr7_out_V_dest_V_read,
        corr8_out_V_valid_V_din,
        corr8_out_V_valid_V_full_n,
        corr8_out_V_valid_V_write,
        corr8_out_V_data_V_din,
        corr8_out_V_data_V_full_n,
        corr8_out_V_data_V_write,
        corr8_out_V_keep_V_din,
        corr8_out_V_keep_V_full_n,
        corr8_out_V_keep_V_write,
        corr8_out_V_user_V_din,
        corr8_out_V_user_V_full_n,
        corr8_out_V_user_V_write,
        corr8_out_V_last_V_din,
        corr8_out_V_last_V_full_n,
        corr8_out_V_last_V_write,
        corr8_out_V_id_V_din,
        corr8_out_V_id_V_full_n,
        corr8_out_V_id_V_write,
        corr8_out_V_dest_V_din,
        corr8_out_V_dest_V_full_n,
        corr8_out_V_dest_V_write
);

parameter    ap_ST_fsm_state1 = 39'd1;
parameter    ap_ST_fsm_state2 = 39'd2;
parameter    ap_ST_fsm_state3 = 39'd4;
parameter    ap_ST_fsm_state4 = 39'd8;
parameter    ap_ST_fsm_state5 = 39'd16;
parameter    ap_ST_fsm_state6 = 39'd32;
parameter    ap_ST_fsm_state7 = 39'd64;
parameter    ap_ST_fsm_state8 = 39'd128;
parameter    ap_ST_fsm_state9 = 39'd256;
parameter    ap_ST_fsm_state10 = 39'd512;
parameter    ap_ST_fsm_state11 = 39'd1024;
parameter    ap_ST_fsm_state12 = 39'd2048;
parameter    ap_ST_fsm_state13 = 39'd4096;
parameter    ap_ST_fsm_state14 = 39'd8192;
parameter    ap_ST_fsm_state15 = 39'd16384;
parameter    ap_ST_fsm_state16 = 39'd32768;
parameter    ap_ST_fsm_state17 = 39'd65536;
parameter    ap_ST_fsm_state18 = 39'd131072;
parameter    ap_ST_fsm_state19 = 39'd262144;
parameter    ap_ST_fsm_state20 = 39'd524288;
parameter    ap_ST_fsm_state21 = 39'd1048576;
parameter    ap_ST_fsm_state22 = 39'd2097152;
parameter    ap_ST_fsm_state23 = 39'd4194304;
parameter    ap_ST_fsm_state24 = 39'd8388608;
parameter    ap_ST_fsm_state25 = 39'd16777216;
parameter    ap_ST_fsm_state26 = 39'd33554432;
parameter    ap_ST_fsm_state27 = 39'd67108864;
parameter    ap_ST_fsm_state28 = 39'd134217728;
parameter    ap_ST_fsm_state29 = 39'd268435456;
parameter    ap_ST_fsm_state30 = 39'd536870912;
parameter    ap_ST_fsm_state31 = 39'd1073741824;
parameter    ap_ST_fsm_state32 = 39'd2147483648;
parameter    ap_ST_fsm_state33 = 39'd4294967296;
parameter    ap_ST_fsm_state34 = 39'd8589934592;
parameter    ap_ST_fsm_state35 = 39'd17179869184;
parameter    ap_ST_fsm_state36 = 39'd34359738368;
parameter    ap_ST_fsm_state37 = 39'd68719476736;
parameter    ap_ST_fsm_state38 = 39'd137438953472;
parameter    ap_ST_fsm_state39 = 39'd274877906944;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [0:0] corr7_out_V_valid_V_dout;
input   corr7_out_V_valid_V_empty_n;
output   corr7_out_V_valid_V_read;
input  [11:0] corr7_out_V_data_V_dout;
input   corr7_out_V_data_V_empty_n;
output   corr7_out_V_data_V_read;
input  [3:0] corr7_out_V_keep_V_dout;
input   corr7_out_V_keep_V_empty_n;
output   corr7_out_V_keep_V_read;
input  [0:0] corr7_out_V_user_V_dout;
input   corr7_out_V_user_V_empty_n;
output   corr7_out_V_user_V_read;
input  [0:0] corr7_out_V_last_V_dout;
input   corr7_out_V_last_V_empty_n;
output   corr7_out_V_last_V_read;
input  [0:0] corr7_out_V_id_V_dout;
input   corr7_out_V_id_V_empty_n;
output   corr7_out_V_id_V_read;
input  [0:0] corr7_out_V_dest_V_dout;
input   corr7_out_V_dest_V_empty_n;
output   corr7_out_V_dest_V_read;
output  [0:0] corr8_out_V_valid_V_din;
input   corr8_out_V_valid_V_full_n;
output   corr8_out_V_valid_V_write;
output  [11:0] corr8_out_V_data_V_din;
input   corr8_out_V_data_V_full_n;
output   corr8_out_V_data_V_write;
output  [3:0] corr8_out_V_keep_V_din;
input   corr8_out_V_keep_V_full_n;
output   corr8_out_V_keep_V_write;
output  [0:0] corr8_out_V_user_V_din;
input   corr8_out_V_user_V_full_n;
output   corr8_out_V_user_V_write;
output  [0:0] corr8_out_V_last_V_din;
input   corr8_out_V_last_V_full_n;
output   corr8_out_V_last_V_write;
output  [0:0] corr8_out_V_id_V_din;
input   corr8_out_V_id_V_full_n;
output   corr8_out_V_id_V_write;
output  [0:0] corr8_out_V_dest_V_din;
input   corr8_out_V_dest_V_full_n;
output   corr8_out_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg corr7_out_V_valid_V_read;
reg corr7_out_V_data_V_read;
reg corr7_out_V_keep_V_read;
reg corr7_out_V_user_V_read;
reg corr7_out_V_last_V_read;
reg corr7_out_V_id_V_read;
reg corr7_out_V_dest_V_read;
reg corr8_out_V_valid_V_write;
reg[11:0] corr8_out_V_data_V_din;
reg corr8_out_V_data_V_write;
reg[3:0] corr8_out_V_keep_V_din;
reg corr8_out_V_keep_V_write;
reg[0:0] corr8_out_V_user_V_din;
reg corr8_out_V_user_V_write;
reg[0:0] corr8_out_V_last_V_din;
reg corr8_out_V_last_V_write;
reg[0:0] corr8_out_V_id_V_din;
reg corr8_out_V_id_V_write;
reg[0:0] corr8_out_V_dest_V_din;
reg corr8_out_V_dest_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [38:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] out_layer_data_V_5_0_address0;
reg    out_layer_data_V_5_0_ce0;
reg    out_layer_data_V_5_0_we0;
reg   [11:0] out_layer_data_V_5_0_d0;
wire   [11:0] out_layer_data_V_5_0_q0;
reg   [9:0] out_layer_user_V_3_0_address0;
reg    out_layer_user_V_3_0_ce0;
reg    out_layer_user_V_3_0_we0;
reg   [0:0] out_layer_user_V_3_0_d0;
wire   [0:0] out_layer_user_V_3_0_q0;
wire   [12:0] weights_layer8_V_0_address0;
reg    weights_layer8_V_0_ce0;
wire   [3:0] weights_layer8_V_0_q0;
reg    corr7_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln1033_fu_2345_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln1052_fu_2479_p2;
reg    corr7_out_V_data_V_blk_n;
reg    corr7_out_V_keep_V_blk_n;
reg    corr7_out_V_user_V_blk_n;
reg    corr7_out_V_last_V_blk_n;
reg    corr7_out_V_id_V_blk_n;
reg    corr7_out_V_dest_V_blk_n;
reg    corr8_out_V_valid_V_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state39;
reg    corr8_out_V_data_V_blk_n;
reg    corr8_out_V_keep_V_blk_n;
reg    corr8_out_V_user_V_blk_n;
reg    corr8_out_V_last_V_blk_n;
reg    corr8_out_V_id_V_blk_n;
reg    corr8_out_V_dest_V_blk_n;
wire   [6:0] current_line_fu_1853_p2;
reg   [6:0] current_line_reg_3391;
wire    ap_CS_fsm_state2;
wire   [2:0] k_fu_1865_p2;
reg   [2:0] k_reg_3399;
wire    ap_CS_fsm_state3;
wire   [10:0] zext_ln998_fu_1879_p1;
reg   [10:0] zext_ln998_reg_3404;
wire   [0:0] icmp_ln996_fu_1859_p2;
wire   [0:0] icmp_ln1019_fu_1883_p2;
reg   [0:0] icmp_ln1019_reg_3409;
wire  signed [14:0] sext_ln321_fu_1925_p1;
reg  signed [14:0] sext_ln321_reg_3413;
wire   [0:0] icmp_ln1049_fu_1929_p2;
reg   [0:0] icmp_ln1049_reg_3419;
wire   [0:0] and_ln1068_fu_1957_p2;
reg   [0:0] and_ln1068_reg_3423;
wire   [0:0] or_ln1030_fu_1985_p2;
reg   [0:0] or_ln1030_reg_3427;
wire   [0:0] or_ln1049_fu_1991_p2;
reg   [0:0] or_ln1049_reg_3431;
wire   [7:0] add_ln998_fu_2003_p2;
wire    ap_CS_fsm_state4;
wire   [5:0] current_input_channe_1_fu_2029_p2;
reg   [5:0] current_input_channe_1_reg_3446;
wire    ap_CS_fsm_state5;
wire   [10:0] zext_ln1021_fu_2035_p1;
reg   [10:0] zext_ln1021_reg_3451;
wire   [0:0] icmp_ln1016_fu_2023_p2;
wire   [0:0] grp_fu_1784_p2;
reg   [0:0] icmp_ln1085_reg_3457;
wire   [0:0] icmp_ln1107_fu_2039_p2;
reg   [0:0] icmp_ln1107_reg_3461;
wire   [0:0] icmp_ln1148_fu_2045_p2;
reg   [0:0] icmp_ln1148_reg_3465;
wire   [2:0] filter_line_fu_2057_p2;
reg   [2:0] filter_line_reg_3473;
wire    ap_CS_fsm_state6;
wire   [15:0] add_ln321_1_fu_2126_p2;
reg   [15:0] add_ln321_1_reg_3478;
wire   [0:0] icmp_ln1021_fu_2051_p2;
wire   [15:0] add_ln321_3_fu_2195_p2;
reg   [15:0] add_ln321_3_reg_3483;
wire   [15:0] add_ln321_5_fu_2230_p2;
reg   [15:0] add_ln321_5_reg_3488;
reg   [14:0] img_channel_valid_V_3_reg_3493;
reg   [14:0] img_channel_valid_V_4_reg_3498;
reg   [14:0] img_channel_valid_V_5_reg_3503;
reg   [14:0] img_channel_valid_V_6_reg_3508;
reg   [14:0] img_channel_data_V_a_2_reg_3513;
reg   [14:0] img_channel_data_V_a_3_reg_3518;
reg   [14:0] img_channel_data_V_a_4_reg_3523;
reg   [14:0] img_channel_data_V_a_5_reg_3528;
reg   [14:0] img_channel_keep_V_a_2_reg_3533;
reg   [14:0] img_channel_keep_V_a_3_reg_3538;
reg   [14:0] img_channel_keep_V_a_4_reg_3543;
reg   [14:0] img_channel_keep_V_a_5_reg_3548;
reg   [14:0] img_channel_user_V_a_2_reg_3553;
reg   [14:0] img_channel_user_V_a_3_reg_3558;
reg   [14:0] img_channel_user_V_a_4_reg_3563;
reg   [14:0] img_channel_user_V_a_5_reg_3568;
reg   [14:0] img_channel_last_V_a_2_reg_3573;
reg   [14:0] img_channel_last_V_a_3_reg_3578;
reg   [14:0] img_channel_last_V_a_4_reg_3583;
reg   [14:0] img_channel_last_V_a_5_reg_3588;
reg   [14:0] img_channel_id_V_add_2_reg_3593;
reg   [14:0] img_channel_id_V_add_3_reg_3598;
reg   [14:0] img_channel_id_V_add_4_reg_3603;
reg   [14:0] img_channel_id_V_add_5_reg_3608;
reg   [14:0] img_channel_dest_V_a_2_reg_3613;
reg   [14:0] img_channel_dest_V_a_3_reg_3618;
reg   [14:0] img_channel_dest_V_a_4_reg_3623;
reg   [14:0] img_channel_dest_V_a_5_reg_3628;
wire   [6:0] index_input_element_fu_2304_p2;
reg   [6:0] index_input_element_reg_3636;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln1023_fu_2298_p2;
wire   [15:0] add_ln321_9_fu_2330_p2;
reg   [15:0] add_ln321_9_reg_3646;
wire   [6:0] index_input_element_1_fu_2371_p2;
wire    io_acc_block_signal_op263;
reg    ap_block_state9;
wire   [14:0] add_ln321_14_fu_2411_p2;
reg   [14:0] add_ln321_14_reg_3689;
wire    ap_CS_fsm_state10;
reg   [14:0] img_channel_valid_V_10_reg_3694;
reg   [14:0] img_channel_valid_V_11_reg_3699;
reg   [14:0] img_channel_valid_V_12_reg_3704;
reg   [14:0] img_channel_valid_V_13_reg_3709;
reg   [14:0] img_channel_data_V_a_7_reg_3714;
reg   [14:0] img_channel_data_V_a_8_reg_3719;
reg   [14:0] img_channel_data_V_a_9_reg_3724;
reg   [14:0] img_channel_data_V_a_10_reg_3729;
reg   [14:0] img_channel_keep_V_a_7_reg_3734;
reg   [14:0] img_channel_keep_V_a_8_reg_3739;
reg   [14:0] img_channel_keep_V_a_9_reg_3744;
reg   [14:0] img_channel_keep_V_a_10_reg_3749;
reg   [14:0] img_channel_user_V_a_7_reg_3754;
reg   [14:0] img_channel_user_V_a_8_reg_3759;
reg   [14:0] img_channel_user_V_a_9_reg_3764;
reg   [14:0] img_channel_user_V_a_10_reg_3769;
reg   [14:0] img_channel_last_V_a_7_reg_3774;
reg   [14:0] img_channel_last_V_a_8_reg_3779;
reg   [14:0] img_channel_last_V_a_9_reg_3784;
reg   [14:0] img_channel_last_V_a_10_reg_3789;
reg   [14:0] img_channel_id_V_add_7_reg_3794;
reg   [14:0] img_channel_id_V_add_8_reg_3799;
reg   [14:0] img_channel_id_V_add_9_reg_3804;
reg   [14:0] img_channel_id_V_add_10_reg_3809;
reg   [14:0] img_channel_dest_V_a_7_reg_3814;
reg   [14:0] img_channel_dest_V_a_8_reg_3819;
reg   [14:0] img_channel_dest_V_a_9_reg_3824;
reg   [14:0] img_channel_dest_V_a_10_reg_3829;
wire   [6:0] index_input_element_2_fu_2505_p2;
wire    io_acc_block_signal_op381;
reg    ap_block_state11;
wire   [12:0] add_ln321_19_fu_2539_p2;
reg   [12:0] add_ln321_19_reg_3842;
wire    ap_CS_fsm_state12;
wire   [15:0] add_ln321_21_fu_2570_p2;
reg   [15:0] add_ln321_21_reg_3847;
wire   [6:0] index_input_element_3_fu_2582_p2;
reg   [6:0] index_input_element_3_reg_3855;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln1070_fu_2576_p2;
wire   [15:0] add_ln321_23_fu_2612_p2;
reg   [15:0] add_ln321_23_reg_3865;
wire   [13:0] add_ln321_25_fu_2655_p2;
reg   [13:0] add_ln321_25_reg_3900;
wire   [14:0] add_ln321_26_fu_2661_p2;
reg   [14:0] add_ln321_26_reg_3905;
wire   [6:0] index_input_element_4_fu_2683_p2;
reg   [6:0] index_input_element_4_reg_3913;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln1078_fu_2677_p2;
wire   [14:0] add_ln321_28_fu_2713_p2;
reg   [14:0] add_ln321_28_reg_3923;
wire   [5:0] add_ln1089_fu_2734_p2;
reg   [5:0] add_ln1089_reg_3961;
wire    ap_CS_fsm_state17;
wire   [13:0] zext_ln1091_fu_2740_p1;
reg   [13:0] zext_ln1091_reg_3966;
wire   [0:0] icmp_ln1089_fu_2728_p2;
wire   [10:0] zext_ln1091_1_fu_2744_p1;
reg   [10:0] zext_ln1091_1_reg_3971;
wire   [6:0] add_ln1091_fu_2754_p2;
reg   [6:0] add_ln1091_reg_3979;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln1091_fu_2748_p2;
wire   [2:0] add_ln1097_fu_2816_p2;
reg   [2:0] add_ln1097_reg_3992;
wire    ap_CS_fsm_state20;
wire   [9:0] add_ln203_2_fu_2846_p2;
reg   [9:0] add_ln203_2_reg_3997;
wire   [0:0] icmp_ln1097_fu_2810_p2;
wire   [15:0] add_ln203_4_fu_2903_p2;
reg   [15:0] add_ln203_4_reg_4002;
wire   [6:0] add_ln1099_fu_2915_p2;
reg   [6:0] add_ln1099_reg_4010;
wire    ap_CS_fsm_state21;
wire   [9:0] add_ln203_5_fu_2929_p2;
reg   [9:0] add_ln203_5_reg_4015;
wire   [0:0] icmp_ln1099_fu_2909_p2;
wire   [2:0] add_ln1123_fu_2958_p2;
reg   [2:0] add_ln1123_reg_4028;
wire    ap_CS_fsm_state24;
wire   [10:0] zext_ln1127_fu_2972_p1;
reg   [10:0] zext_ln1127_reg_4033;
wire   [0:0] icmp_ln1123_fu_2952_p2;
wire   [10:0] mul_ln203_1_fu_2986_p2;
reg   [10:0] mul_ln203_1_reg_4039;
wire   [1:0] add_ln1109_fu_3002_p2;
reg   [1:0] add_ln1109_reg_4047;
wire   [9:0] zext_ln1113_fu_3016_p1;
reg   [9:0] zext_ln1113_reg_4052;
wire   [0:0] icmp_ln1109_fu_2996_p2;
wire   [10:0] mul_ln203_fu_3030_p2;
reg   [10:0] mul_ln203_reg_4058;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln1125_fu_3036_p2;
wire   [7:0] add_ln1125_fu_3076_p2;
wire    ap_CS_fsm_state26;
wire   [7:0] add_ln1129_fu_3088_p2;
reg   [7:0] add_ln1129_reg_4079;
wire    ap_CS_fsm_state27;
reg   [9:0] out_layer_data_V_5_0_4_reg_4084;
wire   [0:0] icmp_ln1129_fu_3082_p2;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln1111_fu_3109_p2;
wire   [7:0] add_ln1111_fu_3149_p2;
wire    ap_CS_fsm_state30;
wire   [7:0] add_ln1115_fu_3161_p2;
reg   [7:0] add_ln1115_reg_4110;
wire    ap_CS_fsm_state31;
reg   [9:0] out_layer_data_V_5_0_6_reg_4115;
wire   [0:0] icmp_ln1115_fu_3155_p2;
wire   [2:0] add_ln1158_fu_3188_p2;
reg   [2:0] add_ln1158_reg_4128;
wire    ap_CS_fsm_state33;
wire   [10:0] zext_ln1160_fu_3202_p1;
reg   [10:0] zext_ln1160_reg_4133;
wire   [0:0] icmp_ln1158_fu_3182_p2;
wire   [1:0] add_ln1144_fu_3212_p2;
reg   [1:0] add_ln1144_reg_4141;
wire   [9:0] zext_ln321_14_fu_3231_p1;
reg   [9:0] zext_ln321_14_reg_4146;
wire   [0:0] icmp_ln1138_fu_3206_p2;
reg   [9:0] out_layer_user_V_3_0_2_reg_4151;
wire   [12:0] mul_ln321_fu_3239_p2;
reg   [12:0] mul_ln321_reg_4156;
wire   [0:0] and_ln1148_fu_3251_p2;
reg   [0:0] and_ln1148_reg_4161;
wire   [7:0] add_ln1160_fu_3266_p2;
reg   [7:0] add_ln1160_reg_4169;
wire    ap_CS_fsm_state34;
reg   [9:0] out_layer_data_V_5_0_2_reg_4174;
wire   [0:0] icmp_ln1160_fu_3260_p2;
wire   [7:0] add_ln1140_fu_3329_p2;
reg   [7:0] add_ln1140_reg_4202;
wire    ap_CS_fsm_state36;
reg   [9:0] out_layer_data_V_5_0_8_reg_4207;
wire   [0:0] icmp_ln1140_fu_3323_p2;
reg   [9:0] out_layer_user_V_3_0_3_reg_4212;
wire   [0:0] and_ln1148_1_fu_3383_p2;
reg   [0:0] and_ln1148_1_reg_4237;
wire   [11:0] grp_fu_1839_p2;
reg   [11:0] tmp_data_V_2_reg_4241;
wire    ap_CS_fsm_state37;
wire   [0:0] img_channel_dest_V_q1;
reg   [0:0] tmp_dest_V_2_reg_4246;
wire   [0:0] img_channel_id_V_q1;
reg   [0:0] tmp_id_V_2_reg_4251;
wire   [3:0] img_channel_keep_V_q1;
reg   [3:0] tmp_keep_V_2_reg_4256;
wire   [0:0] img_channel_last_V_q1;
reg   [0:0] tmp_last_V_2_reg_4261;
reg   [6:0] subfilter_layer_V_address0;
reg    subfilter_layer_V_ce0;
reg    subfilter_layer_V_we0;
wire   [4:0] subfilter_layer_V_d0;
wire   [4:0] subfilter_layer_V_q0;
reg   [9:0] decorrelate_img_V_address0;
reg    decorrelate_img_V_ce0;
reg    decorrelate_img_V_we0;
wire   [11:0] decorrelate_img_V_q0;
reg   [8:0] decorr_temp_V_address0;
reg    decorr_temp_V_ce0;
reg    decorr_temp_V_we0;
wire   [11:0] decorr_temp_V_q0;
reg   [14:0] img_channel_valid_V_address0;
reg    img_channel_valid_V_ce0;
reg    img_channel_valid_V_we0;
reg   [0:0] img_channel_valid_V_d0;
wire   [0:0] img_channel_valid_V_q0;
reg   [14:0] img_channel_valid_V_address1;
reg    img_channel_valid_V_ce1;
reg    img_channel_valid_V_we1;
reg   [0:0] img_channel_valid_V_d1;
wire   [0:0] img_channel_valid_V_q1;
reg   [14:0] img_channel_data_V_address0;
reg    img_channel_data_V_ce0;
reg    img_channel_data_V_we0;
reg   [11:0] img_channel_data_V_d0;
wire   [11:0] img_channel_data_V_q0;
reg   [14:0] img_channel_data_V_address1;
reg    img_channel_data_V_ce1;
reg    img_channel_data_V_we1;
reg   [11:0] img_channel_data_V_d1;
wire   [11:0] img_channel_data_V_q1;
reg   [14:0] img_channel_keep_V_address0;
reg    img_channel_keep_V_ce0;
reg    img_channel_keep_V_we0;
reg   [3:0] img_channel_keep_V_d0;
wire   [3:0] img_channel_keep_V_q0;
reg   [14:0] img_channel_keep_V_address1;
reg    img_channel_keep_V_ce1;
reg    img_channel_keep_V_we1;
reg   [3:0] img_channel_keep_V_d1;
reg   [14:0] img_channel_user_V_address0;
reg    img_channel_user_V_ce0;
reg    img_channel_user_V_we0;
reg   [0:0] img_channel_user_V_d0;
wire   [0:0] img_channel_user_V_q0;
reg   [14:0] img_channel_user_V_address1;
reg    img_channel_user_V_ce1;
reg    img_channel_user_V_we1;
reg   [0:0] img_channel_user_V_d1;
wire   [0:0] img_channel_user_V_q1;
reg   [14:0] img_channel_last_V_address0;
reg    img_channel_last_V_ce0;
reg    img_channel_last_V_we0;
reg   [0:0] img_channel_last_V_d0;
wire   [0:0] img_channel_last_V_q0;
reg   [14:0] img_channel_last_V_address1;
reg    img_channel_last_V_ce1;
reg    img_channel_last_V_we1;
reg   [0:0] img_channel_last_V_d1;
reg   [14:0] img_channel_id_V_address0;
reg    img_channel_id_V_ce0;
reg    img_channel_id_V_we0;
reg   [0:0] img_channel_id_V_d0;
wire   [0:0] img_channel_id_V_q0;
reg   [14:0] img_channel_id_V_address1;
reg    img_channel_id_V_ce1;
reg    img_channel_id_V_we1;
reg   [0:0] img_channel_id_V_d1;
reg   [14:0] img_channel_dest_V_address0;
reg    img_channel_dest_V_ce0;
reg    img_channel_dest_V_we0;
reg   [0:0] img_channel_dest_V_d0;
wire   [0:0] img_channel_dest_V_q0;
reg   [14:0] img_channel_dest_V_address1;
reg    img_channel_dest_V_ce1;
reg    img_channel_dest_V_we1;
reg   [0:0] img_channel_dest_V_d1;
reg   [11:0] expanded_channel_address0;
reg    expanded_channel_ce0;
reg    expanded_channel_we0;
wire   [11:0] expanded_channel_q0;
reg    expanded_channel_ce1;
reg    expanded_channel_we1;
wire   [11:0] expanded_channel_q1;
wire    grp_DECORRELATE_fu_1767_ap_start;
wire    grp_DECORRELATE_fu_1767_ap_done;
wire    grp_DECORRELATE_fu_1767_ap_idle;
wire    grp_DECORRELATE_fu_1767_ap_ready;
wire   [8:0] grp_DECORRELATE_fu_1767_padded_channel_V_address0;
wire    grp_DECORRELATE_fu_1767_padded_channel_V_ce0;
wire   [6:0] grp_DECORRELATE_fu_1767_filter_V_address0;
wire    grp_DECORRELATE_fu_1767_filter_V_ce0;
wire   [11:0] grp_DECORRELATE_fu_1767_expanded_channel_V_address0;
wire    grp_DECORRELATE_fu_1767_expanded_channel_V_ce0;
wire    grp_DECORRELATE_fu_1767_expanded_channel_V_we0;
wire   [11:0] grp_DECORRELATE_fu_1767_expanded_channel_V_d0;
wire   [11:0] grp_DECORRELATE_fu_1767_expanded_channel_V_address1;
wire    grp_DECORRELATE_fu_1767_expanded_channel_V_ce1;
wire    grp_DECORRELATE_fu_1767_expanded_channel_V_we1;
wire   [11:0] grp_DECORRELATE_fu_1767_expanded_channel_V_d1;
reg   [6:0] current_line_0_reg_1498;
reg    ap_block_state1;
reg   [2:0] k_0_reg_1510;
wire   [0:0] icmp_ln998_fu_1997_p2;
wire   [0:0] icmp_ln993_fu_1847_p2;
reg   [7:0] j_0_0_reg_1521;
reg   [5:0] current_input_channe_reg_1532;
reg   [2:0] filter_line_0_reg_1544;
reg   [6:0] index_input_element_s_reg_1555;
wire    ap_CS_fsm_state8;
reg   [6:0] index_input_element2_reg_1566;
reg   [6:0] index_input_element2_1_reg_1577;
reg   [6:0] index_input_element2_2_reg_1588;
wire    ap_CS_fsm_state14;
reg   [6:0] index_input_element2_3_reg_1599;
wire    ap_CS_fsm_state16;
reg   [5:0] current_input_channe_2_reg_1610;
reg   [6:0] subfilter_element_0_s_reg_1621;
wire    ap_CS_fsm_state19;
reg   [2:0] input_line_0_0_reg_1633;
reg   [6:0] index_input_element3_2_reg_1644;
wire    ap_CS_fsm_state22;
reg   [2:0] output_line33_0_0_reg_1655;
wire    ap_CS_fsm_state23;
reg   [1:0] output_line_0_0_reg_1666;
reg   [7:0] output_col34_0_0_reg_1677;
reg   [7:0] index_input_element3_1_reg_1689;
wire    ap_CS_fsm_state28;
reg   [7:0] output_col_0_0_reg_1700;
reg   [7:0] index_input_element3_3_reg_1712;
wire    ap_CS_fsm_state32;
reg   [2:0] output_line38_0_0_reg_1723;
reg   [1:0] output_line36_0_0_reg_1734;
reg   [7:0] index_input_element3_reg_1745;
wire    io_acc_block_signal_op800;
reg   [7:0] index_input_element3_4_reg_1756;
wire    io_acc_block_signal_op844;
reg    grp_DECORRELATE_fu_1767_ap_start_reg;
wire   [63:0] zext_ln203_1_fu_2018_p1;
wire   [63:0] zext_ln321_8_fu_2253_p1;
wire   [63:0] zext_ln321_7_fu_2236_p1;
wire   [63:0] zext_ln321_9_fu_2270_p1;
wire   [63:0] zext_ln321_10_fu_2287_p1;
wire   [63:0] zext_ln321_12_fu_2319_p1;
wire   [63:0] zext_ln321_13_fu_2335_p1;
wire   [63:0] zext_ln321_17_fu_2360_p1;
wire   [63:0] zext_ln321_26_fu_2434_p1;
wire   [63:0] zext_ln321_25_fu_2417_p1;
wire   [63:0] zext_ln321_27_fu_2451_p1;
wire   [63:0] zext_ln321_28_fu_2468_p1;
wire   [63:0] zext_ln321_30_fu_2494_p1;
wire   [63:0] zext_ln321_36_fu_2601_p1;
wire   [63:0] zext_ln321_37_fu_2667_p1;
wire   [63:0] zext_ln321_44_fu_2702_p1;
wire   [63:0] zext_ln321_45_fu_2718_p1;
wire  signed [63:0] sext_ln203_fu_2795_p1;
wire   [63:0] zext_ln1093_fu_2800_p1;
wire   [63:0] zext_ln203_10_fu_2939_p1;
wire   [63:0] zext_ln203_9_fu_2944_p1;
wire   [63:0] zext_ln203_20_fu_3051_p1;
wire   [63:0] zext_ln203_18_fu_3071_p1;
wire   [63:0] zext_ln1265_8_fu_3103_p1;
wire   [63:0] zext_ln203_16_fu_3124_p1;
wire   [63:0] zext_ln203_14_fu_3144_p1;
wire   [63:0] zext_ln1265_6_fu_3176_p1;
wire   [63:0] zext_ln1265_fu_3226_p1;
wire   [63:0] zext_ln1265_4_fu_3281_p1;
wire   [63:0] zext_ln321_21_fu_3311_p1;
wire   [63:0] zext_ln1265_2_fu_3344_p1;
wire   [63:0] zext_ln321_19_fu_3369_p1;
wire   [11:0] grp_fu_1832_p2;
wire    ap_CS_fsm_state38;
wire   [4:0] grp_fu_1774_p4;
wire   [9:0] tmp_2_fu_1871_p3;
wire   [12:0] tmp_fu_1895_p3;
wire   [9:0] tmp_1_fu_1907_p3;
wire   [13:0] zext_ln321_fu_1903_p1;
wire   [13:0] zext_ln321_1_fu_1915_p1;
wire   [13:0] sub_ln321_fu_1919_p2;
wire   [5:0] tmp_6_fu_1935_p4;
wire   [0:0] icmp_ln1068_fu_1945_p2;
wire   [0:0] icmp_ln1068_1_fu_1951_p2;
wire   [5:0] tmp_9_fu_1963_p4;
wire   [0:0] icmp_ln1030_1_fu_1973_p2;
wire   [0:0] icmp_ln1030_fu_1889_p2;
wire   [0:0] and_ln1030_fu_1979_p2;
wire   [10:0] zext_ln203_fu_2009_p1;
wire   [10:0] add_ln203_fu_2013_p2;
wire   [8:0] tmp_3_fu_2063_p3;
wire   [5:0] tmp_4_fu_2075_p3;
wire   [9:0] zext_ln321_2_fu_2071_p1;
wire   [9:0] zext_ln321_3_fu_2083_p1;
wire   [9:0] sub_ln321_1_fu_2087_p2;
wire  signed [10:0] sext_ln321_1_fu_2093_p1;
wire   [10:0] add_ln321_fu_2097_p2;
wire   [9:0] trunc_ln321_fu_2102_p1;
wire   [11:0] tmp_13_fu_2114_p3;
wire  signed [15:0] sext_ln321_2_fu_2122_p1;
wire   [15:0] p_shl_cast_fu_2106_p3;
wire   [8:0] tmp_7_fu_2132_p3;
wire   [5:0] tmp_8_fu_2144_p3;
wire   [9:0] zext_ln321_4_fu_2140_p1;
wire   [9:0] zext_ln321_5_fu_2152_p1;
wire   [9:0] sub_ln321_2_fu_2156_p2;
wire  signed [10:0] sext_ln321_3_fu_2162_p1;
wire   [10:0] add_ln321_2_fu_2166_p2;
wire   [9:0] trunc_ln321_1_fu_2171_p1;
wire   [11:0] tmp_14_fu_2183_p3;
wire  signed [15:0] sext_ln321_4_fu_2191_p1;
wire   [15:0] p_shl2_cast_fu_2175_p3;
wire   [14:0] zext_ln321_6_fu_2201_p1;
wire   [14:0] add_ln321_4_fu_2205_p2;
wire   [9:0] trunc_ln321_2_fu_2210_p1;
wire   [15:0] p_shl4_cast_fu_2214_p3;
wire   [15:0] p_shl5_cast_fu_2222_p3;
wire   [15:0] or_ln321_fu_2247_p2;
wire   [15:0] add_ln321_6_fu_2264_p2;
wire   [15:0] add_ln321_7_fu_2281_p2;
wire   [15:0] zext_ln321_11_fu_2310_p1;
wire   [15:0] add_ln321_8_fu_2314_p2;
wire   [15:0] zext_ln321_16_fu_2351_p1;
wire   [15:0] add_ln321_10_fu_2355_p2;
wire   [11:0] tmp_20_fu_2377_p3;
wire   [6:0] tmp_21_fu_2389_p3;
wire   [12:0] zext_ln321_23_fu_2397_p1;
wire   [12:0] zext_ln321_22_fu_2385_p1;
wire   [12:0] add_ln321_13_fu_2401_p2;
wire   [14:0] zext_ln321_24_fu_2407_p1;
wire   [14:0] add_ln321_15_fu_2428_p2;
wire   [14:0] add_ln321_16_fu_2445_p2;
wire   [14:0] add_ln321_17_fu_2462_p2;
wire   [14:0] zext_ln321_29_fu_2485_p1;
wire   [14:0] add_ln321_18_fu_2489_p2;
wire   [11:0] tmp_24_fu_2515_p3;
wire   [6:0] tmp_25_fu_2527_p3;
wire   [12:0] zext_ln321_32_fu_2523_p1;
wire   [12:0] zext_ln321_33_fu_2535_p1;
wire   [14:0] zext_ln321_31_fu_2511_p1;
wire   [14:0] add_ln321_20_fu_2545_p2;
wire   [9:0] trunc_ln321_3_fu_2550_p1;
wire   [15:0] p_shl8_cast_fu_2554_p3;
wire   [15:0] p_shl9_cast_fu_2562_p3;
wire   [12:0] zext_ln321_35_fu_2592_p1;
wire   [12:0] add_ln321_22_fu_2596_p2;
wire   [15:0] zext_ln321_34_fu_2588_p1;
wire   [11:0] tmp_26_fu_2617_p3;
wire   [6:0] tmp_27_fu_2629_p3;
wire   [12:0] zext_ln321_39_fu_2637_p1;
wire   [12:0] zext_ln321_38_fu_2625_p1;
wire   [12:0] add_ln321_24_fu_2641_p2;
wire   [13:0] zext_ln321_41_fu_2651_p1;
wire   [14:0] zext_ln321_40_fu_2647_p1;
wire   [13:0] zext_ln321_43_fu_2693_p1;
wire   [13:0] add_ln321_27_fu_2697_p2;
wire   [14:0] zext_ln321_42_fu_2689_p1;
wire   [12:0] tmp_s_fu_2760_p3;
wire   [9:0] tmp_11_fu_2772_p3;
wire   [13:0] zext_ln203_2_fu_2768_p1;
wire   [13:0] zext_ln203_3_fu_2780_p1;
wire   [13:0] sub_ln203_fu_2784_p2;
wire   [13:0] add_ln203_1_fu_2790_p2;
wire   [8:0] tmp_16_fu_2822_p3;
wire   [3:0] tmp_17_fu_2834_p3;
wire   [9:0] zext_ln203_5_fu_2842_p1;
wire   [9:0] zext_ln203_4_fu_2830_p1;
wire   [5:0] tmp_18_fu_2852_p3;
wire   [9:0] zext_ln203_6_fu_2860_p1;
wire   [9:0] sub_ln203_1_fu_2864_p2;
wire  signed [10:0] sext_ln203_2_fu_2870_p1;
wire   [10:0] add_ln203_3_fu_2874_p2;
wire   [9:0] trunc_ln203_fu_2879_p1;
wire   [11:0] tmp_19_fu_2891_p3;
wire  signed [15:0] sext_ln203_3_fu_2899_p1;
wire   [15:0] p_shl6_cast_fu_2883_p3;
wire   [9:0] zext_ln203_8_fu_2925_p1;
wire   [15:0] zext_ln203_7_fu_2921_p1;
wire   [15:0] add_ln203_6_fu_2934_p2;
wire   [9:0] tmp_23_fu_2964_p3;
wire   [3:0] zext_ln1123_fu_2948_p1;
wire   [3:0] add_ln1127_fu_2976_p2;
wire   [3:0] mul_ln203_1_fu_2986_p0;
wire   [8:0] tmp_22_fu_3008_p3;
wire   [3:0] zext_ln1109_fu_2992_p1;
wire   [3:0] add_ln1113_fu_3020_p2;
wire   [3:0] mul_ln203_fu_3030_p0;
wire   [10:0] zext_ln203_19_fu_3042_p1;
wire   [10:0] add_ln203_10_fu_3046_p2;
wire   [7:0] add_ln1127_1_fu_3056_p2;
wire   [10:0] zext_ln203_17_fu_3062_p1;
wire   [10:0] add_ln203_9_fu_3066_p2;
wire   [10:0] zext_ln1265_7_fu_3094_p1;
wire   [10:0] add_ln1265_3_fu_3098_p2;
wire   [10:0] zext_ln203_15_fu_3115_p1;
wire   [10:0] add_ln203_8_fu_3119_p2;
wire   [7:0] add_ln1113_1_fu_3129_p2;
wire   [9:0] zext_ln203_13_fu_3135_p1;
wire   [9:0] add_ln203_7_fu_3139_p2;
wire   [9:0] zext_ln1265_5_fu_3167_p1;
wire   [9:0] add_ln1265_2_fu_3171_p2;
wire   [9:0] tmp_15_fu_3194_p3;
wire   [8:0] tmp_12_fu_3218_p3;
wire   [1:0] mul_ln321_fu_3239_p0;
wire   [0:0] icmp_ln1148_1_fu_3245_p2;
wire   [10:0] zext_ln1265_3_fu_3272_p1;
wire   [10:0] add_ln1265_1_fu_3276_p2;
wire   [5:0] trunc_ln1160_fu_3256_p1;
wire   [6:0] zext_ln1164_fu_3287_p1;
wire   [6:0] add_ln1164_fu_3291_p2;
wire   [9:0] zext_ln321_20_fu_3297_p1;
wire   [9:0] add_ln321_12_fu_3301_p2;
wire  signed [11:0] sext_ln321_5_fu_3307_p1;
wire   [9:0] zext_ln1265_1_fu_3335_p1;
wire   [9:0] add_ln1265_fu_3339_p2;
wire   [5:0] trunc_ln1140_fu_3319_p1;
wire   [6:0] zext_ln1144_fu_3350_p1;
wire   [6:0] add_ln1144_1_fu_3354_p2;
wire   [12:0] zext_ln321_18_fu_3360_p1;
wire   [12:0] add_ln321_11_fu_3364_p2;
wire   [0:0] icmp_ln1148_2_fu_3377_p2;
reg   [38:0] ap_NS_fsm;
wire   [10:0] mul_ln203_1_fu_2986_p00;
wire   [10:0] mul_ln203_fu_3030_p00;
wire   [12:0] mul_ln321_fu_3239_p00;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 39'd1;
#0 grp_DECORRELATE_fu_1767_ap_start_reg = 1'b0;
end

conrr_layer2_out_rcU #(
    .DataWidth( 12 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
out_layer_data_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_data_V_5_0_address0),
    .ce0(out_layer_data_V_5_0_ce0),
    .we0(out_layer_data_V_5_0_we0),
    .d0(out_layer_data_V_5_0_d0),
    .q0(out_layer_data_V_5_0_q0)
);

decorr_layer8_outbTr #(
    .DataWidth( 1 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
out_layer_user_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_layer_user_V_3_0_address0),
    .ce0(out_layer_user_V_3_0_ce0),
    .we0(out_layer_user_V_3_0_we0),
    .d0(out_layer_user_V_3_0_d0),
    .q0(out_layer_user_V_3_0_q0)
);

decorr_layer8_weibUr #(
    .DataWidth( 4 ),
    .AddressRange( 4536 ),
    .AddressWidth( 13 ))
weights_layer8_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights_layer8_V_0_address0),
    .ce0(weights_layer8_V_0_ce0),
    .q0(weights_layer8_V_0_q0)
);

decorr_layer8_subbVr #(
    .DataWidth( 5 ),
    .AddressRange( 81 ),
    .AddressWidth( 7 ))
subfilter_layer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(subfilter_layer_V_address0),
    .ce0(subfilter_layer_V_ce0),
    .we0(subfilter_layer_V_we0),
    .d0(subfilter_layer_V_d0),
    .q0(subfilter_layer_V_q0)
);

conrr_layer7_img_bJp #(
    .DataWidth( 12 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
decorrelate_img_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decorrelate_img_V_address0),
    .ce0(decorrelate_img_V_ce0),
    .we0(decorrelate_img_V_we0),
    .d0(expanded_channel_q0),
    .q0(decorrelate_img_V_q0)
);

decorr_layer8_decbXr #(
    .DataWidth( 12 ),
    .AddressRange( 330 ),
    .AddressWidth( 9 ))
decorr_temp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(decorr_temp_V_address0),
    .ce0(decorr_temp_V_ce0),
    .we0(decorr_temp_V_we0),
    .d0(img_channel_data_V_q0),
    .q0(decorr_temp_V_q0)
);

decorr_layer8_imgbYs #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_valid_V_address0),
    .ce0(img_channel_valid_V_ce0),
    .we0(img_channel_valid_V_we0),
    .d0(img_channel_valid_V_d0),
    .q0(img_channel_valid_V_q0),
    .address1(img_channel_valid_V_address1),
    .ce1(img_channel_valid_V_ce1),
    .we1(img_channel_valid_V_we1),
    .d1(img_channel_valid_V_d1),
    .q1(img_channel_valid_V_q1)
);

decorr_layer8_imgbZs #(
    .DataWidth( 12 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_data_V_address0),
    .ce0(img_channel_data_V_ce0),
    .we0(img_channel_data_V_we0),
    .d0(img_channel_data_V_d0),
    .q0(img_channel_data_V_q0),
    .address1(img_channel_data_V_address1),
    .ce1(img_channel_data_V_ce1),
    .we1(img_channel_data_V_we1),
    .d1(img_channel_data_V_d1),
    .q1(img_channel_data_V_q1)
);

decorr_layer8_imgb0s #(
    .DataWidth( 4 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_keep_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_keep_V_address0),
    .ce0(img_channel_keep_V_ce0),
    .we0(img_channel_keep_V_we0),
    .d0(img_channel_keep_V_d0),
    .q0(img_channel_keep_V_q0),
    .address1(img_channel_keep_V_address1),
    .ce1(img_channel_keep_V_ce1),
    .we1(img_channel_keep_V_we1),
    .d1(img_channel_keep_V_d1),
    .q1(img_channel_keep_V_q1)
);

decorr_layer8_imgbYs #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_user_V_address0),
    .ce0(img_channel_user_V_ce0),
    .we0(img_channel_user_V_we0),
    .d0(img_channel_user_V_d0),
    .q0(img_channel_user_V_q0),
    .address1(img_channel_user_V_address1),
    .ce1(img_channel_user_V_ce1),
    .we1(img_channel_user_V_we1),
    .d1(img_channel_user_V_d1),
    .q1(img_channel_user_V_q1)
);

decorr_layer8_imgbYs #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_last_V_address0),
    .ce0(img_channel_last_V_ce0),
    .we0(img_channel_last_V_we0),
    .d0(img_channel_last_V_d0),
    .q0(img_channel_last_V_q0),
    .address1(img_channel_last_V_address1),
    .ce1(img_channel_last_V_ce1),
    .we1(img_channel_last_V_we1),
    .d1(img_channel_last_V_d1),
    .q1(img_channel_last_V_q1)
);

decorr_layer8_imgbYs #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_id_V_address0),
    .ce0(img_channel_id_V_ce0),
    .we0(img_channel_id_V_we0),
    .d0(img_channel_id_V_d0),
    .q0(img_channel_id_V_q0),
    .address1(img_channel_id_V_address1),
    .ce1(img_channel_id_V_ce1),
    .we1(img_channel_id_V_we1),
    .d1(img_channel_id_V_d1),
    .q1(img_channel_id_V_q1)
);

decorr_layer8_imgbYs #(
    .DataWidth( 1 ),
    .AddressRange( 18480 ),
    .AddressWidth( 15 ))
img_channel_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(img_channel_dest_V_address0),
    .ce0(img_channel_dest_V_ce0),
    .we0(img_channel_dest_V_we0),
    .d0(img_channel_dest_V_d0),
    .q0(img_channel_dest_V_q0),
    .address1(img_channel_dest_V_address1),
    .ce1(img_channel_dest_V_ce1),
    .we1(img_channel_dest_V_we1),
    .d1(img_channel_dest_V_d1),
    .q1(img_channel_dest_V_q1)
);

decorr_layer8_expb5t #(
    .DataWidth( 12 ),
    .AddressRange( 2363 ),
    .AddressWidth( 12 ))
expanded_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(expanded_channel_address0),
    .ce0(expanded_channel_ce0),
    .we0(expanded_channel_we0),
    .d0(grp_DECORRELATE_fu_1767_expanded_channel_V_d0),
    .q0(expanded_channel_q0),
    .address1(grp_DECORRELATE_fu_1767_expanded_channel_V_address1),
    .ce1(expanded_channel_ce1),
    .we1(expanded_channel_we1),
    .d1(grp_DECORRELATE_fu_1767_expanded_channel_V_d1),
    .q1(expanded_channel_q1)
);

DECORRELATE grp_DECORRELATE_fu_1767(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DECORRELATE_fu_1767_ap_start),
    .ap_done(grp_DECORRELATE_fu_1767_ap_done),
    .ap_idle(grp_DECORRELATE_fu_1767_ap_idle),
    .ap_ready(grp_DECORRELATE_fu_1767_ap_ready),
    .padded_channel_V_address0(grp_DECORRELATE_fu_1767_padded_channel_V_address0),
    .padded_channel_V_ce0(grp_DECORRELATE_fu_1767_padded_channel_V_ce0),
    .padded_channel_V_q0(decorr_temp_V_q0),
    .filter_V_address0(grp_DECORRELATE_fu_1767_filter_V_address0),
    .filter_V_ce0(grp_DECORRELATE_fu_1767_filter_V_ce0),
    .filter_V_q0(subfilter_layer_V_q0),
    .expanded_channel_V_address0(grp_DECORRELATE_fu_1767_expanded_channel_V_address0),
    .expanded_channel_V_ce0(grp_DECORRELATE_fu_1767_expanded_channel_V_ce0),
    .expanded_channel_V_we0(grp_DECORRELATE_fu_1767_expanded_channel_V_we0),
    .expanded_channel_V_d0(grp_DECORRELATE_fu_1767_expanded_channel_V_d0),
    .expanded_channel_V_address1(grp_DECORRELATE_fu_1767_expanded_channel_V_address1),
    .expanded_channel_V_ce1(grp_DECORRELATE_fu_1767_expanded_channel_V_ce1),
    .expanded_channel_V_we1(grp_DECORRELATE_fu_1767_expanded_channel_V_we1),
    .expanded_channel_V_d1(grp_DECORRELATE_fu_1767_expanded_channel_V_d1),
    .expanded_channel_V_q1(expanded_channel_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln993_fu_1847_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DECORRELATE_fu_1767_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1097_fu_2810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_DECORRELATE_fu_1767_ap_start_reg <= 1'b1;
        end else if ((grp_DECORRELATE_fu_1767_ap_ready == 1'b1)) begin
            grp_DECORRELATE_fu_1767_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1016_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_fu_1784_p2 == 1'd0))) begin
        current_input_channe_2_reg_1610 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) & (((icmp_ln1109_fu_2996_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd1)) | ((icmp_ln1123_fu_2952_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd0))))) begin
        current_input_channe_2_reg_1610 <= add_ln1089_reg_3961;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln996_fu_1859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        current_input_channe_reg_1532 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln1078_fu_2677_p2 == 1'd1) | (icmp_ln1049_reg_3419 == 1'd0)))) begin
        current_input_channe_reg_1532 <= current_input_channe_1_reg_3446;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_line_0_reg_1498 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state33) & ((icmp_ln1085_reg_3457 == 1'd1) | (((icmp_ln1138_fu_3206_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd1)) | ((icmp_ln1158_fu_3182_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd0)))))) begin
        current_line_0_reg_1498 <= current_line_reg_3391;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1023_fu_2298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        filter_line_0_reg_1544 <= filter_line_reg_3473;
    end else if (((icmp_ln1019_reg_3409 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln1016_fu_2023_p2 == 1'd0))) begin
        filter_line_0_reg_1544 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln1049_reg_3431 == 1'd0))) begin
        index_input_element2_1_reg_1577 <= 7'd1;
    end else if ((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        index_input_element2_1_reg_1577 <= index_input_element_2_fu_2505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1068_reg_3423) & (1'b1 == ap_CS_fsm_state12))) begin
        index_input_element2_2_reg_1588 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        index_input_element2_2_reg_1588 <= index_input_element_3_reg_3855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln1049_reg_3419 == 1'd1) & (1'd0 == and_ln1068_reg_3423)) | ((icmp_ln1070_fu_2576_p2 == 1'd1) & (icmp_ln1049_reg_3419 == 1'd1))))) begin
        index_input_element2_3_reg_1599 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        index_input_element2_3_reg_1599 <= index_input_element_4_reg_3913;
    end
end

always @ (posedge ap_clk) begin
    if ((~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        index_input_element2_reg_1566 <= index_input_element_1_fu_2371_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((or_ln1030_reg_3427 == 1'd1) & (icmp_ln1019_reg_3409 == 1'd0)) | ((icmp_ln1021_fu_2051_p2 == 1'd1) & (or_ln1030_reg_3427 == 1'd1))))) begin
        index_input_element2_reg_1566 <= 7'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1125_fu_3036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        index_input_element3_1_reg_1689 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        index_input_element3_1_reg_1689 <= add_ln1129_reg_4079;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln1097_fu_2810_p2 == 1'd0))) begin
        index_input_element3_2_reg_1644 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        index_input_element3_2_reg_1644 <= add_ln1099_reg_4010;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1111_fu_3109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        index_input_element3_3_reg_1712 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        index_input_element3_3_reg_1712 <= add_ln1115_reg_4110;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln1138_fu_3206_p2 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        index_input_element3_4_reg_1756 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        index_input_element3_4_reg_1756 <= add_ln1140_reg_4202;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln1158_fu_3182_p2 == 1'd0) & (icmp_ln1107_reg_3461 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        index_input_element3_reg_1745 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        index_input_element3_reg_1745 <= add_ln1160_reg_4169;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_3409 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1021_fu_2051_p2 == 1'd0))) begin
        index_input_element_s_reg_1555 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        index_input_element_s_reg_1555 <= index_input_element_reg_3636;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1091_fu_2748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        input_line_0_0_reg_1633 <= 3'd0;
    end else if (((icmp_ln1099_fu_2909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        input_line_0_0_reg_1633 <= add_ln1097_reg_3992;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln996_fu_1859_p2 == 1'd0))) begin
        j_0_0_reg_1521 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln998_fu_1997_p2 == 1'd0))) begin
        j_0_0_reg_1521 <= add_ln998_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln993_fu_1847_p2 == 1'd0))) begin
        k_0_reg_1510 <= 3'd0;
    end else if (((icmp_ln998_fu_1997_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        k_0_reg_1510 <= k_reg_3399;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln1123_fu_2952_p2 == 1'd0) & (icmp_ln1107_reg_3461 == 1'd0))) begin
        output_col34_0_0_reg_1677 <= 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        output_col34_0_0_reg_1677 <= add_ln1125_fu_3076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln1109_fu_2996_p2 == 1'd0))) begin
        output_col_0_0_reg_1700 <= 8'd7;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        output_col_0_0_reg_1700 <= add_ln1111_fu_3149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DECORRELATE_fu_1767_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23) & (icmp_ln1107_reg_3461 == 1'd0))) begin
        output_line33_0_0_reg_1655 <= 3'd0;
    end else if (((icmp_ln1129_fu_3082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        output_line33_0_0_reg_1655 <= add_ln1123_reg_4028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_fu_2728_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        output_line36_0_0_reg_1734 <= 2'd0;
    end else if (((icmp_ln1140_fu_3323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        output_line36_0_0_reg_1734 <= add_ln1144_reg_4141;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1089_fu_2728_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (icmp_ln1107_reg_3461 == 1'd0))) begin
        output_line38_0_0_reg_1723 <= 3'd0;
    end else if (((icmp_ln1160_fu_3260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        output_line38_0_0_reg_1723 <= add_ln1158_reg_4128;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DECORRELATE_fu_1767_ap_done == 1'b1) & (icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        output_line_0_0_reg_1666 <= 2'd0;
    end else if (((icmp_ln1115_fu_3155_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
        output_line_0_0_reg_1666 <= add_ln1109_reg_4047;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln1089_fu_2728_p2 == 1'd0))) begin
        subfilter_element_0_s_reg_1621 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_element_0_s_reg_1621 <= add_ln1091_reg_3979;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln1089_reg_3961 <= add_ln1089_fu_2734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln1091_reg_3979 <= add_ln1091_fu_2754_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln1097_reg_3992 <= add_ln1097_fu_2816_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln1099_reg_4010 <= add_ln1099_fu_2915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        add_ln1109_reg_4047 <= add_ln1109_fu_3002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        add_ln1115_reg_4110 <= add_ln1115_fu_3161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln1107_reg_3461 == 1'd0))) begin
        add_ln1123_reg_4028 <= add_ln1123_fu_2958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln1129_reg_4079 <= add_ln1129_fu_3088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln1140_reg_4202 <= add_ln1140_fu_3329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        add_ln1144_reg_4141 <= add_ln1144_fu_3212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln1107_reg_3461 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        add_ln1158_reg_4128 <= add_ln1158_fu_3188_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln1160_reg_4169 <= add_ln1160_fu_3266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln1097_fu_2810_p2 == 1'd0))) begin
        add_ln203_2_reg_3997[9 : 1] <= add_ln203_2_fu_2846_p2[9 : 1];
        add_ln203_4_reg_4002[15 : 1] <= add_ln203_4_fu_2903_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln1099_fu_2909_p2 == 1'd0))) begin
        add_ln203_5_reg_4015 <= add_ln203_5_fu_2929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (or_ln1049_reg_3431 == 1'd0))) begin
        add_ln321_14_reg_3689[14 : 1] <= add_ln321_14_fu_2411_p2[14 : 1];
        img_channel_data_V_a_10_reg_3729[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_data_V_a_7_reg_3714[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_data_V_a_8_reg_3719[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_data_V_a_9_reg_3724[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_dest_V_a_10_reg_3829[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_dest_V_a_7_reg_3814[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_dest_V_a_8_reg_3819[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_dest_V_a_9_reg_3824[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_id_V_add_10_reg_3809[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_id_V_add_7_reg_3794[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_id_V_add_8_reg_3799[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_id_V_add_9_reg_3804[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_keep_V_a_10_reg_3749[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_keep_V_a_7_reg_3734[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_keep_V_a_8_reg_3739[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_keep_V_a_9_reg_3744[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_last_V_a_10_reg_3789[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_last_V_a_7_reg_3774[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_last_V_a_8_reg_3779[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_last_V_a_9_reg_3784[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_user_V_a_10_reg_3769[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
        img_channel_user_V_a_7_reg_3754[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_user_V_a_8_reg_3759[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_user_V_a_9_reg_3764[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_valid_V_10_reg_3694[14 : 1] <= zext_ln321_26_fu_2434_p1[14 : 1];
        img_channel_valid_V_11_reg_3699[14 : 1] <= zext_ln321_25_fu_2417_p1[14 : 1];
        img_channel_valid_V_12_reg_3704[14 : 1] <= zext_ln321_27_fu_2451_p1[14 : 1];
        img_channel_valid_V_13_reg_3709[14 : 1] <= zext_ln321_28_fu_2468_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1068_reg_3423) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln321_19_reg_3842[12 : 1] <= add_ln321_19_fu_2539_p2[12 : 1];
        add_ln321_21_reg_3847[15 : 1] <= add_ln321_21_fu_2570_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_3409 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln1021_fu_2051_p2 == 1'd0))) begin
        add_ln321_1_reg_3478[15 : 1] <= add_ln321_1_fu_2126_p2[15 : 1];
        add_ln321_3_reg_3483[15 : 1] <= add_ln321_3_fu_2195_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1068_reg_3423) & (1'b1 == ap_CS_fsm_state13) & (icmp_ln1070_fu_2576_p2 == 1'd0))) begin
        add_ln321_23_reg_3865 <= add_ln321_23_fu_2612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (((icmp_ln1049_reg_3419 == 1'd1) & (1'd0 == and_ln1068_reg_3423)) | ((icmp_ln1070_fu_2576_p2 == 1'd1) & (icmp_ln1049_reg_3419 == 1'd1))))) begin
        add_ln321_25_reg_3900[13 : 1] <= add_ln321_25_fu_2655_p2[13 : 1];
        add_ln321_26_reg_3905[14 : 1] <= add_ln321_26_fu_2661_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_reg_3419 == 1'd1) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln1078_fu_2677_p2 == 1'd0))) begin
        add_ln321_28_reg_3923 <= add_ln321_28_fu_2713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((or_ln1030_reg_3427 == 1'd1) & (icmp_ln1019_reg_3409 == 1'd0)) | ((icmp_ln1021_fu_2051_p2 == 1'd1) & (or_ln1030_reg_3427 == 1'd1))))) begin
        add_ln321_5_reg_3488[15 : 1] <= add_ln321_5_fu_2230_p2[15 : 1];
        img_channel_data_V_a_2_reg_3513[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_data_V_a_3_reg_3518[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_data_V_a_4_reg_3523[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_data_V_a_5_reg_3528[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_dest_V_a_2_reg_3613[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_dest_V_a_3_reg_3618[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_dest_V_a_4_reg_3623[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_dest_V_a_5_reg_3628[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_id_V_add_2_reg_3593[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_id_V_add_3_reg_3598[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_id_V_add_4_reg_3603[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_id_V_add_5_reg_3608[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_keep_V_a_2_reg_3533[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_keep_V_a_3_reg_3538[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_keep_V_a_4_reg_3543[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_keep_V_a_5_reg_3548[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_last_V_a_2_reg_3573[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_last_V_a_3_reg_3578[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_last_V_a_4_reg_3583[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_last_V_a_5_reg_3588[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_user_V_a_2_reg_3553[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_user_V_a_3_reg_3558[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_user_V_a_4_reg_3563[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_user_V_a_5_reg_3568[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
        img_channel_valid_V_3_reg_3493[14 : 1] <= zext_ln321_8_fu_2253_p1[14 : 1];
        img_channel_valid_V_4_reg_3498[14 : 1] <= zext_ln321_7_fu_2236_p1[14 : 1];
        img_channel_valid_V_5_reg_3503[14 : 1] <= zext_ln321_9_fu_2270_p1[14 : 1];
        img_channel_valid_V_6_reg_3508[14 : 1] <= zext_ln321_10_fu_2287_p1[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1023_fu_2298_p2 == 1'd0))) begin
        add_ln321_9_reg_3646 <= add_ln321_9_fu_2330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln996_fu_1859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln1068_reg_3423 <= and_ln1068_fu_1957_p2;
        icmp_ln1019_reg_3409 <= icmp_ln1019_fu_1883_p2;
        icmp_ln1049_reg_3419 <= icmp_ln1049_fu_1929_p2;
        or_ln1030_reg_3427 <= or_ln1030_fu_1985_p2;
        or_ln1049_reg_3431 <= or_ln1049_fu_1991_p2;
        sext_ln321_reg_3413[14 : 3] <= sext_ln321_fu_1925_p1[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (icmp_ln1140_fu_3323_p2 == 1'd0))) begin
        and_ln1148_1_reg_4237 <= and_ln1148_1_fu_3383_p2;
        out_layer_data_V_5_0_8_reg_4207 <= zext_ln1265_2_fu_3344_p1;
        out_layer_user_V_3_0_3_reg_4212 <= zext_ln1265_2_fu_3344_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln1138_fu_3206_p2 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        and_ln1148_reg_4161 <= and_ln1148_fu_3251_p2;
        mul_ln321_reg_4156[12 : 4] <= mul_ln321_fu_3239_p2[12 : 4];
        out_layer_user_V_3_0_2_reg_4151[8 : 7] <= zext_ln1265_fu_3226_p1[8 : 7];
        zext_ln321_14_reg_4146[8 : 7] <= zext_ln321_14_fu_3231_p1[8 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        current_input_channe_1_reg_3446 <= current_input_channe_1_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        current_line_reg_3391 <= current_line_fu_1853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_3409 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        filter_line_reg_3473 <= filter_line_fu_2057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1016_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln1085_reg_3457 <= grp_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1016_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_fu_1784_p2 == 1'd0))) begin
        icmp_ln1107_reg_3461 <= icmp_ln1107_fu_2039_p2;
        icmp_ln1148_reg_3465 <= icmp_ln1148_fu_2045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln1068_reg_3423) & (1'b1 == ap_CS_fsm_state13))) begin
        index_input_element_3_reg_3855 <= index_input_element_3_fu_2582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1049_reg_3419 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        index_input_element_4_reg_3913 <= index_input_element_4_fu_2683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        index_input_element_reg_3636 <= index_input_element_fu_2304_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_reg_3399 <= k_fu_1865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (icmp_ln1123_fu_2952_p2 == 1'd0) & (icmp_ln1107_reg_3461 == 1'd0))) begin
        mul_ln203_1_reg_4039 <= mul_ln203_1_fu_2986_p2;
        zext_ln1127_reg_4033[9 : 7] <= zext_ln1127_fu_2972_p1[9 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln1109_fu_2996_p2 == 1'd0))) begin
        mul_ln203_reg_4058 <= mul_ln203_fu_3030_p2;
        zext_ln1113_reg_4052[8 : 7] <= zext_ln1113_fu_3016_p1[8 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln1160_fu_3260_p2 == 1'd0))) begin
        out_layer_data_V_5_0_2_reg_4174 <= zext_ln1265_4_fu_3281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (icmp_ln1129_fu_3082_p2 == 1'd0))) begin
        out_layer_data_V_5_0_4_reg_4084 <= zext_ln1265_8_fu_3103_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln1115_fu_3155_p2 == 1'd0))) begin
        out_layer_data_V_5_0_6_reg_4115 <= zext_ln1265_6_fu_3176_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_data_V_2_reg_4241 <= grp_fu_1839_p2;
        tmp_dest_V_2_reg_4246 <= img_channel_dest_V_q1;
        tmp_id_V_2_reg_4251 <= img_channel_id_V_q1;
        tmp_keep_V_2_reg_4256 <= img_channel_keep_V_q1;
        tmp_last_V_2_reg_4261 <= img_channel_last_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_reg_3409 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln1016_fu_2023_p2 == 1'd0))) begin
        zext_ln1021_reg_3451[5 : 0] <= zext_ln1021_fu_2035_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln1089_fu_2728_p2 == 1'd0))) begin
        zext_ln1091_1_reg_3971[5 : 0] <= zext_ln1091_1_fu_2744_p1[5 : 0];
        zext_ln1091_reg_3966[5 : 0] <= zext_ln1091_fu_2740_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (icmp_ln1158_fu_3182_p2 == 1'd0) & (icmp_ln1107_reg_3461 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
        zext_ln1160_reg_4133[9 : 7] <= zext_ln1160_fu_3202_p1[9 : 7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln996_fu_1859_p2 == 1'd0))) begin
        zext_ln998_reg_3404[9 : 7] <= zext_ln998_fu_1879_p1[9 : 7];
    end
end

always @ (*) begin
    if (((icmp_ln993_fu_1847_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_data_V_blk_n = corr7_out_V_data_V_empty_n;
    end else begin
        corr7_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_data_V_read = 1'b1;
    end else begin
        corr7_out_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_dest_V_blk_n = corr7_out_V_dest_V_empty_n;
    end else begin
        corr7_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_dest_V_read = 1'b1;
    end else begin
        corr7_out_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_id_V_blk_n = corr7_out_V_id_V_empty_n;
    end else begin
        corr7_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_id_V_read = 1'b1;
    end else begin
        corr7_out_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_keep_V_blk_n = corr7_out_V_keep_V_empty_n;
    end else begin
        corr7_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_keep_V_read = 1'b1;
    end else begin
        corr7_out_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_last_V_blk_n = corr7_out_V_last_V_empty_n;
    end else begin
        corr7_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_last_V_read = 1'b1;
    end else begin
        corr7_out_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_user_V_blk_n = corr7_out_V_user_V_empty_n;
    end else begin
        corr7_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_user_V_read = 1'b1;
    end else begin
        corr7_out_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_valid_V_blk_n = corr7_out_V_valid_V_empty_n;
    end else begin
        corr7_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        corr7_out_V_valid_V_read = 1'b1;
    end else begin
        corr7_out_V_valid_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_data_V_blk_n = corr8_out_V_data_V_full_n;
    end else begin
        corr8_out_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_data_V_din = tmp_data_V_2_reg_4241;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_data_V_din = grp_fu_1839_p2;
    end else begin
        corr8_out_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_data_V_write = 1'b1;
    end else begin
        corr8_out_V_data_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_dest_V_blk_n = corr8_out_V_dest_V_full_n;
    end else begin
        corr8_out_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_dest_V_din = tmp_dest_V_2_reg_4246;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_dest_V_din = img_channel_dest_V_q0;
    end else begin
        corr8_out_V_dest_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_dest_V_write = 1'b1;
    end else begin
        corr8_out_V_dest_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_id_V_blk_n = corr8_out_V_id_V_full_n;
    end else begin
        corr8_out_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_id_V_din = tmp_id_V_2_reg_4251;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_id_V_din = img_channel_id_V_q0;
    end else begin
        corr8_out_V_id_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_id_V_write = 1'b1;
    end else begin
        corr8_out_V_id_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_keep_V_blk_n = corr8_out_V_keep_V_full_n;
    end else begin
        corr8_out_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_keep_V_din = tmp_keep_V_2_reg_4256;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_keep_V_din = img_channel_keep_V_q0;
    end else begin
        corr8_out_V_keep_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_keep_V_write = 1'b1;
    end else begin
        corr8_out_V_keep_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_last_V_blk_n = corr8_out_V_last_V_full_n;
    end else begin
        corr8_out_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_last_V_din = tmp_last_V_2_reg_4261;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_last_V_din = img_channel_last_V_q0;
    end else begin
        corr8_out_V_last_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_last_V_write = 1'b1;
    end else begin
        corr8_out_V_last_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_user_V_blk_n = corr8_out_V_user_V_full_n;
    end else begin
        corr8_out_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
        corr8_out_V_user_V_din = out_layer_user_V_3_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
        corr8_out_V_user_V_din = 1'd0;
    end else begin
        corr8_out_V_user_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_user_V_write = 1'b1;
    end else begin
        corr8_out_V_user_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35))) begin
        corr8_out_V_valid_V_blk_n = corr8_out_V_valid_V_full_n;
    end else begin
        corr8_out_V_valid_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        corr8_out_V_valid_V_write = 1'b1;
    end else begin
        corr8_out_V_valid_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        decorr_temp_V_address0 = zext_ln203_9_fu_2944_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        decorr_temp_V_address0 = grp_DECORRELATE_fu_1767_padded_channel_V_address0;
    end else begin
        decorr_temp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        decorr_temp_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        decorr_temp_V_ce0 = grp_DECORRELATE_fu_1767_padded_channel_V_ce0;
    end else begin
        decorr_temp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        decorr_temp_V_we0 = 1'b1;
    end else begin
        decorr_temp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        decorrelate_img_V_address0 = zext_ln1265_6_fu_3176_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        decorrelate_img_V_address0 = zext_ln203_14_fu_3144_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        decorrelate_img_V_address0 = zext_ln1265_8_fu_3103_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        decorrelate_img_V_address0 = zext_ln203_18_fu_3071_p1;
    end else begin
        decorrelate_img_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        decorrelate_img_V_ce0 = 1'b1;
    end else begin
        decorrelate_img_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26))) begin
        decorrelate_img_V_we0 = 1'b1;
    end else begin
        decorrelate_img_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        expanded_channel_address0 = zext_ln203_16_fu_3124_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        expanded_channel_address0 = zext_ln203_20_fu_3051_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_address0 = grp_DECORRELATE_fu_1767_expanded_channel_V_address0;
    end else begin
        expanded_channel_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25))) begin
        expanded_channel_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_ce0 = grp_DECORRELATE_fu_1767_expanded_channel_V_ce0;
    end else begin
        expanded_channel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_ce1 = grp_DECORRELATE_fu_1767_expanded_channel_V_ce1;
    end else begin
        expanded_channel_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_we0 = grp_DECORRELATE_fu_1767_expanded_channel_V_we0;
    end else begin
        expanded_channel_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        expanded_channel_we1 = grp_DECORRELATE_fu_1767_expanded_channel_V_we1;
    end else begin
        expanded_channel_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        img_channel_data_V_address0 = zext_ln203_10_fu_2939_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_data_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_10_reg_3729;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_9_reg_3724;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address0 = img_channel_data_V_a_5_reg_3528;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_data_V_address0 = img_channel_data_V_a_2_reg_3513;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_data_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_data_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_data_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_data_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_data_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_data_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_8_reg_3719;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_data_V_address1 = img_channel_data_V_a_7_reg_3714;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_data_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_3_reg_3518;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_data_V_address1 = img_channel_data_V_a_4_reg_3523;
    end else begin
        img_channel_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_data_V_ce0 = 1'b1;
    end else begin
        img_channel_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_data_V_ce1 = 1'b1;
    end else begin
        img_channel_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_data_V_d0 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_data_V_d0 = corr7_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d0 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_data_V_d1 = img_channel_data_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_data_V_d1 = corr7_out_V_data_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_data_V_d1 = img_channel_data_V_q0;
    end else begin
        img_channel_data_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_data_V_we0 = 1'b1;
    end else begin
        img_channel_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_data_V_we1 = 1'b1;
    end else begin
        img_channel_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_dest_V_address0 = zext_ln321_21_fu_3311_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_dest_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_10_reg_3829;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_9_reg_3824;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_5_reg_3628;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_dest_V_address0 = img_channel_dest_V_a_2_reg_3613;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_dest_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_dest_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_dest_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_dest_V_address1 = zext_ln321_19_fu_3369_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_dest_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_dest_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_dest_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_8_reg_3819;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_7_reg_3814;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_dest_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_3_reg_3618;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_dest_V_address1 = img_channel_dest_V_a_4_reg_3623;
    end else begin
        img_channel_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_dest_V_ce0 = 1'b1;
    end else begin
        img_channel_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_dest_V_ce1 = 1'b1;
    end else begin
        img_channel_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_dest_V_d0 = corr7_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d0 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_dest_V_d1 = corr7_out_V_dest_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_dest_V_d1 = img_channel_dest_V_q0;
    end else begin
        img_channel_dest_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_dest_V_we0 = 1'b1;
    end else begin
        img_channel_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_dest_V_we1 = 1'b1;
    end else begin
        img_channel_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_id_V_address0 = zext_ln321_21_fu_3311_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_id_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_10_reg_3809;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_9_reg_3804;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address0 = img_channel_id_V_add_5_reg_3608;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_id_V_address0 = img_channel_id_V_add_2_reg_3593;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_id_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_id_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_id_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_id_V_address1 = zext_ln321_19_fu_3369_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_id_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_id_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_id_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_8_reg_3799;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_id_V_address1 = img_channel_id_V_add_7_reg_3794;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_id_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_3_reg_3598;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_id_V_address1 = img_channel_id_V_add_4_reg_3603;
    end else begin
        img_channel_id_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_id_V_ce0 = 1'b1;
    end else begin
        img_channel_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_id_V_ce1 = 1'b1;
    end else begin
        img_channel_id_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_id_V_d0 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_id_V_d0 = corr7_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d0 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_id_V_d1 = img_channel_id_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_id_V_d1 = corr7_out_V_id_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_id_V_d1 = img_channel_id_V_q0;
    end else begin
        img_channel_id_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_id_V_we0 = 1'b1;
    end else begin
        img_channel_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_id_V_we1 = 1'b1;
    end else begin
        img_channel_id_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_keep_V_address0 = zext_ln321_21_fu_3311_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_keep_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_10_reg_3749;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_9_reg_3744;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_5_reg_3548;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_keep_V_address0 = img_channel_keep_V_a_2_reg_3533;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_keep_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_keep_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_keep_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_keep_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_keep_V_address1 = zext_ln321_19_fu_3369_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_keep_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_keep_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_keep_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_8_reg_3739;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_7_reg_3734;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_keep_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_3_reg_3538;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_keep_V_address1 = img_channel_keep_V_a_4_reg_3543;
    end else begin
        img_channel_keep_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_keep_V_ce0 = 1'b1;
    end else begin
        img_channel_keep_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_keep_V_ce1 = 1'b1;
    end else begin
        img_channel_keep_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_keep_V_d0 = corr7_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d0 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_keep_V_d1 = corr7_out_V_keep_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_keep_V_d1 = img_channel_keep_V_q0;
    end else begin
        img_channel_keep_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_keep_V_we0 = 1'b1;
    end else begin
        img_channel_keep_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_keep_V_we1 = 1'b1;
    end else begin
        img_channel_keep_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        img_channel_last_V_address0 = zext_ln321_21_fu_3311_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_last_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_10_reg_3789;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_9_reg_3784;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address0 = img_channel_last_V_a_5_reg_3588;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_last_V_address0 = img_channel_last_V_a_2_reg_3573;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_last_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_last_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_last_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_last_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        img_channel_last_V_address1 = zext_ln321_19_fu_3369_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_last_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_last_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_last_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_8_reg_3779;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_last_V_address1 = img_channel_last_V_a_7_reg_3774;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_last_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_3_reg_3578;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_last_V_address1 = img_channel_last_V_a_4_reg_3583;
    end else begin
        img_channel_last_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_last_V_ce0 = 1'b1;
    end else begin
        img_channel_last_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_last_V_ce1 = 1'b1;
    end else begin
        img_channel_last_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_last_V_d0 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_last_V_d0 = corr7_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d0 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_last_V_d1 = img_channel_last_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_last_V_d1 = corr7_out_V_last_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_last_V_d1 = img_channel_last_V_q0;
    end else begin
        img_channel_last_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_last_V_we0 = 1'b1;
    end else begin
        img_channel_last_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_last_V_we1 = 1'b1;
    end else begin
        img_channel_last_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_user_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_10_reg_3769;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_9_reg_3764;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address0 = img_channel_user_V_a_5_reg_3568;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_user_V_address0 = img_channel_user_V_a_2_reg_3553;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_user_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_user_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_user_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_user_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_user_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_user_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_user_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_8_reg_3759;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_user_V_address1 = img_channel_user_V_a_7_reg_3754;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_user_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_3_reg_3558;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_user_V_address1 = img_channel_user_V_a_4_reg_3563;
    end else begin
        img_channel_user_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_user_V_ce0 = 1'b1;
    end else begin
        img_channel_user_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_user_V_ce1 = 1'b1;
    end else begin
        img_channel_user_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_user_V_d0 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_user_V_d0 = corr7_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d0 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_user_V_d1 = img_channel_user_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_user_V_d1 = corr7_out_V_user_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_user_V_d1 = img_channel_user_V_q0;
    end else begin
        img_channel_user_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_user_V_we0 = 1'b1;
    end else begin
        img_channel_user_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_user_V_we1 = 1'b1;
    end else begin
        img_channel_user_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        img_channel_valid_V_address0 = zext_ln321_44_fu_2702_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_13_reg_3709;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_12_reg_3704;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address0 = img_channel_valid_V_6_reg_3508;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
        img_channel_valid_V_address0 = img_channel_valid_V_3_reg_3493;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_valid_V_address0 = zext_ln321_17_fu_2360_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_channel_valid_V_address0 = zext_ln321_13_fu_2335_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_channel_valid_V_address0 = zext_ln321_12_fu_2319_p1;
    end else begin
        img_channel_valid_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        img_channel_valid_V_address1 = zext_ln321_45_fu_2718_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        img_channel_valid_V_address1 = zext_ln321_37_fu_2667_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        img_channel_valid_V_address1 = zext_ln321_36_fu_2601_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_11_reg_3699;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
        img_channel_valid_V_address1 = img_channel_valid_V_10_reg_3694;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_valid_V_address1 = zext_ln321_30_fu_2494_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_4_reg_3498;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        img_channel_valid_V_address1 = img_channel_valid_V_5_reg_3503;
    end else begin
        img_channel_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_valid_V_ce0 = 1'b1;
    end else begin
        img_channel_valid_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        img_channel_valid_V_ce1 = 1'b1;
    end else begin
        img_channel_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
        img_channel_valid_V_d0 = corr7_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d0 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
        img_channel_valid_V_d1 = corr7_out_V_valid_V_dout;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        img_channel_valid_V_d1 = img_channel_valid_V_q0;
    end else begin
        img_channel_valid_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0)))) begin
        img_channel_valid_V_we0 = 1'b1;
    end else begin
        img_channel_valid_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state12) & (or_ln1049_reg_3431 == 1'd0)) | ((or_ln1030_reg_3427 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | (~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0)))) begin
        img_channel_valid_V_we1 = 1'b1;
    end else begin
        img_channel_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln993_fu_1847_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        out_layer_data_V_5_0_address0 = out_layer_data_V_5_0_8_reg_4207;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        out_layer_data_V_5_0_address0 = zext_ln1265_2_fu_3344_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        out_layer_data_V_5_0_address0 = out_layer_data_V_5_0_2_reg_4174;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out_layer_data_V_5_0_address0 = zext_ln1265_4_fu_3281_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        out_layer_data_V_5_0_address0 = out_layer_data_V_5_0_6_reg_4115;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out_layer_data_V_5_0_address0 = zext_ln1265_6_fu_3176_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_layer_data_V_5_0_address0 = out_layer_data_V_5_0_4_reg_4084;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        out_layer_data_V_5_0_address0 = zext_ln1265_8_fu_3103_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_5_0_address0 = zext_ln203_1_fu_2018_p1;
    end else begin
        out_layer_data_V_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        out_layer_data_V_5_0_ce0 = 1'b1;
    end else begin
        out_layer_data_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35))) begin
        out_layer_data_V_5_0_d0 = grp_fu_1839_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28))) begin
        out_layer_data_V_5_0_d0 = grp_fu_1832_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_layer_data_V_5_0_d0 = 12'd0;
    end else begin
        out_layer_data_V_5_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln998_fu_1997_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1)))) begin
        out_layer_data_V_5_0_we0 = 1'b1;
    end else begin
        out_layer_data_V_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1148_1_reg_4237) & (1'b1 == ap_CS_fsm_state37))) begin
        out_layer_user_V_3_0_address0 = out_layer_user_V_3_0_2_reg_4151;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state37) & (1'd0 == and_ln1148_1_reg_4237)))) begin
        out_layer_user_V_3_0_address0 = out_layer_user_V_3_0_3_reg_4212;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out_layer_user_V_3_0_address0 = zext_ln1265_4_fu_3281_p1;
    end else begin
        out_layer_user_V_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state38) | ((1'd1 == and_ln1148_1_reg_4237) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == ap_CS_fsm_state37) & (1'd0 == and_ln1148_1_reg_4237)))) begin
        out_layer_user_V_3_0_ce0 = 1'b1;
    end else begin
        out_layer_user_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln1148_1_reg_4237) & (1'b1 == ap_CS_fsm_state37))) begin
        out_layer_user_V_3_0_d0 = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state37) & (1'd0 == and_ln1148_1_reg_4237)))) begin
        out_layer_user_V_3_0_d0 = 1'd0;
    end else begin
        out_layer_user_V_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln1148_1_reg_4237) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == ap_CS_fsm_state37) & (1'd0 == and_ln1148_1_reg_4237)) | ((1'b1 == ap_CS_fsm_state34) & (icmp_ln1160_fu_3260_p2 == 1'd0)))) begin
        out_layer_user_V_3_0_we0 = 1'b1;
    end else begin
        out_layer_user_V_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_layer_V_address0 = zext_ln1093_fu_2800_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        subfilter_layer_V_address0 = grp_DECORRELATE_fu_1767_filter_V_address0;
    end else begin
        subfilter_layer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_layer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        subfilter_layer_V_ce0 = grp_DECORRELATE_fu_1767_filter_V_ce0;
    end else begin
        subfilter_layer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        subfilter_layer_V_we0 = 1'b1;
    end else begin
        subfilter_layer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        weights_layer8_V_0_ce0 = 1'b1;
    end else begin
        weights_layer8_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln993_fu_1847_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln996_fu_1859_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln998_fu_1997_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln1016_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_fu_1784_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((grp_fu_1784_p2 == 1'd1) & (icmp_ln1016_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((or_ln1030_reg_3427 == 1'd1) & (icmp_ln1019_reg_3409 == 1'd0)) | ((icmp_ln1021_fu_2051_p2 == 1'd1) & (or_ln1030_reg_3427 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((or_ln1030_reg_3427 == 1'd0) & (icmp_ln1019_reg_3409 == 1'd0)) | ((icmp_ln1021_fu_2051_p2 == 1'd1) & (or_ln1030_reg_3427 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln1023_fu_2298_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if ((~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln1033_fu_2345_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (or_ln1049_reg_3431 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln1052_fu_2479_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & ((icmp_ln1070_fu_2576_p2 == 1'd1) | (1'd0 == and_ln1068_reg_3423)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln1078_fu_2677_p2 == 1'd1) | (icmp_ln1049_reg_3419 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln1089_fu_2728_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln1091_fu_2748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln1097_fu_2810_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln1099_fu_2909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_DECORRELATE_fu_1767_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (((icmp_ln1109_fu_2996_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd1)) | ((icmp_ln1123_fu_2952_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln1109_fu_2996_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln1125_fu_3036_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln1129_fu_3082_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln1111_fu_3109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln1115_fu_3155_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & ((icmp_ln1085_reg_3457 == 1'd1) | (((icmp_ln1138_fu_3206_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd1)) | ((icmp_ln1158_fu_3182_p2 == 1'd1) & (icmp_ln1107_reg_3461 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln1107_reg_3461 == 1'd1) & (1'b1 == ap_CS_fsm_state33) & (icmp_ln1138_fu_3206_p2 == 1'd0) & (icmp_ln1085_reg_3457 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln1160_fu_3260_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (io_acc_block_signal_op800 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((icmp_ln1140_fu_3323_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (io_acc_block_signal_op844 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1089_fu_2734_p2 = (current_input_channe_2_reg_1610 + 6'd1);

assign add_ln1091_fu_2754_p2 = (subfilter_element_0_s_reg_1621 + 7'd1);

assign add_ln1097_fu_2816_p2 = (input_line_0_0_reg_1633 + 3'd1);

assign add_ln1099_fu_2915_p2 = (index_input_element3_2_reg_1644 + 7'd1);

assign add_ln1109_fu_3002_p2 = (output_line_0_0_reg_1666 + 2'd1);

assign add_ln1111_fu_3149_p2 = (output_col_0_0_reg_1700 + 8'd1);

assign add_ln1113_1_fu_3129_p2 = ($signed(output_col_0_0_reg_1700) + $signed(8'd249));

assign add_ln1113_fu_3020_p2 = (zext_ln1109_fu_2992_p1 + 4'd7);

assign add_ln1115_fu_3161_p2 = (index_input_element3_3_reg_1712 + 8'd1);

assign add_ln1123_fu_2958_p2 = (output_line33_0_0_reg_1655 + 3'd1);

assign add_ln1125_fu_3076_p2 = (output_col34_0_0_reg_1677 + 8'd1);

assign add_ln1127_1_fu_3056_p2 = ($signed(output_col34_0_0_reg_1677) + $signed(8'd249));

assign add_ln1127_fu_2976_p2 = (zext_ln1123_fu_2948_p1 + 4'd7);

assign add_ln1129_fu_3088_p2 = (index_input_element3_1_reg_1689 + 8'd1);

assign add_ln1140_fu_3329_p2 = (8'd1 + index_input_element3_4_reg_1756);

assign add_ln1144_1_fu_3354_p2 = (zext_ln1144_fu_3350_p1 + 7'd1);

assign add_ln1144_fu_3212_p2 = (output_line36_0_0_reg_1734 + 2'd1);

assign add_ln1158_fu_3188_p2 = (output_line38_0_0_reg_1723 + 3'd1);

assign add_ln1160_fu_3266_p2 = (8'd1 + index_input_element3_reg_1745);

assign add_ln1164_fu_3291_p2 = (zext_ln1164_fu_3287_p1 + 7'd1);

assign add_ln1265_1_fu_3276_p2 = (zext_ln1265_3_fu_3272_p1 + zext_ln1160_reg_4133);

assign add_ln1265_2_fu_3171_p2 = (zext_ln1113_reg_4052 + zext_ln1265_5_fu_3167_p1);

assign add_ln1265_3_fu_3098_p2 = (zext_ln1127_reg_4033 + zext_ln1265_7_fu_3094_p1);

assign add_ln1265_fu_3339_p2 = (zext_ln321_14_reg_4146 + zext_ln1265_1_fu_3335_p1);

assign add_ln203_10_fu_3046_p2 = (mul_ln203_1_reg_4039 + zext_ln203_19_fu_3042_p1);

assign add_ln203_1_fu_2790_p2 = (sub_ln203_fu_2784_p2 + zext_ln1091_reg_3966);

assign add_ln203_2_fu_2846_p2 = (zext_ln203_5_fu_2842_p1 + zext_ln203_4_fu_2830_p1);

assign add_ln203_3_fu_2874_p2 = ($signed(sext_ln203_2_fu_2870_p1) + $signed(zext_ln1091_1_reg_3971));

assign add_ln203_4_fu_2903_p2 = ($signed(sext_ln203_3_fu_2899_p1) + $signed(p_shl6_cast_fu_2883_p3));

assign add_ln203_5_fu_2929_p2 = (add_ln203_2_reg_3997 + zext_ln203_8_fu_2925_p1);

assign add_ln203_6_fu_2934_p2 = (add_ln203_4_reg_4002 + zext_ln203_7_fu_2921_p1);

assign add_ln203_7_fu_3139_p2 = (zext_ln1113_reg_4052 + zext_ln203_13_fu_3135_p1);

assign add_ln203_8_fu_3119_p2 = (mul_ln203_reg_4058 + zext_ln203_15_fu_3115_p1);

assign add_ln203_9_fu_3066_p2 = (zext_ln1127_reg_4033 + zext_ln203_17_fu_3062_p1);

assign add_ln203_fu_2013_p2 = (zext_ln998_reg_3404 + zext_ln203_fu_2009_p1);

assign add_ln321_10_fu_2355_p2 = (add_ln321_5_reg_3488 + zext_ln321_16_fu_2351_p1);

assign add_ln321_11_fu_3364_p2 = (mul_ln321_reg_4156 + zext_ln321_18_fu_3360_p1);

assign add_ln321_12_fu_3301_p2 = ($signed(zext_ln321_20_fu_3297_p1) + $signed(10'd624));

assign add_ln321_13_fu_2401_p2 = (zext_ln321_23_fu_2397_p1 + zext_ln321_22_fu_2385_p1);

assign add_ln321_14_fu_2411_p2 = (zext_ln321_24_fu_2407_p1 + 15'd14784);

assign add_ln321_15_fu_2428_p2 = (zext_ln321_24_fu_2407_p1 + 15'd14785);

assign add_ln321_16_fu_2445_p2 = (zext_ln321_24_fu_2407_p1 + 15'd14848);

assign add_ln321_17_fu_2462_p2 = (zext_ln321_24_fu_2407_p1 + 15'd14849);

assign add_ln321_18_fu_2489_p2 = (add_ln321_14_reg_3689 + zext_ln321_29_fu_2485_p1);

assign add_ln321_19_fu_2539_p2 = (zext_ln321_32_fu_2523_p1 + zext_ln321_33_fu_2535_p1);

assign add_ln321_1_fu_2126_p2 = ($signed(sext_ln321_2_fu_2122_p1) + $signed(p_shl_cast_fu_2106_p3));

assign add_ln321_20_fu_2545_p2 = ($signed(zext_ln321_31_fu_2511_p1) + $signed(sext_ln321_reg_3413));

assign add_ln321_21_fu_2570_p2 = (p_shl8_cast_fu_2554_p3 + p_shl9_cast_fu_2562_p3);

assign add_ln321_22_fu_2596_p2 = (add_ln321_19_reg_3842 + zext_ln321_35_fu_2592_p1);

assign add_ln321_23_fu_2612_p2 = (add_ln321_21_reg_3847 + zext_ln321_34_fu_2588_p1);

assign add_ln321_24_fu_2641_p2 = (zext_ln321_39_fu_2637_p1 + zext_ln321_38_fu_2625_p1);

assign add_ln321_25_fu_2655_p2 = ($signed(zext_ln321_41_fu_2651_p1) + $signed(14'd11088));

assign add_ln321_26_fu_2661_p2 = (zext_ln321_40_fu_2647_p1 + 15'd14784);

assign add_ln321_27_fu_2697_p2 = (add_ln321_25_reg_3900 + zext_ln321_43_fu_2693_p1);

assign add_ln321_28_fu_2713_p2 = (add_ln321_26_reg_3905 + zext_ln321_42_fu_2689_p1);

assign add_ln321_2_fu_2166_p2 = ($signed(sext_ln321_3_fu_2162_p1) + $signed(zext_ln1021_reg_3451));

assign add_ln321_3_fu_2195_p2 = ($signed(sext_ln321_4_fu_2191_p1) + $signed(p_shl2_cast_fu_2175_p3));

assign add_ln321_4_fu_2205_p2 = ($signed(zext_ln321_6_fu_2201_p1) + $signed(sext_ln321_reg_3413));

assign add_ln321_5_fu_2230_p2 = (p_shl4_cast_fu_2214_p3 + p_shl5_cast_fu_2222_p3);

assign add_ln321_6_fu_2264_p2 = (16'd64 + add_ln321_5_fu_2230_p2);

assign add_ln321_7_fu_2281_p2 = (16'd65 + add_ln321_5_fu_2230_p2);

assign add_ln321_8_fu_2314_p2 = (add_ln321_3_reg_3483 + zext_ln321_11_fu_2310_p1);

assign add_ln321_9_fu_2330_p2 = (add_ln321_1_reg_3478 + zext_ln321_11_fu_2310_p1);

assign add_ln321_fu_2097_p2 = ($signed(sext_ln321_1_fu_2093_p1) + $signed(zext_ln1021_reg_3451));

assign add_ln998_fu_2003_p2 = (j_0_0_reg_1521 + 8'd1);

assign and_ln1030_fu_1979_p2 = (icmp_ln1030_1_fu_1973_p2 & grp_fu_1784_p2);

assign and_ln1068_fu_1957_p2 = (icmp_ln1068_fu_1945_p2 & icmp_ln1068_1_fu_1951_p2);

assign and_ln1148_1_fu_3383_p2 = (icmp_ln1148_2_fu_3377_p2 & and_ln1148_reg_4161);

assign and_ln1148_fu_3251_p2 = (icmp_ln1148_reg_3465 & icmp_ln1148_1_fu_3245_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((io_acc_block_signal_op381 == 1'b0) & (icmp_ln1052_fu_2479_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state9 = ((io_acc_block_signal_op263 == 1'b0) & (icmp_ln1033_fu_2345_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign corr8_out_V_valid_V_din = 1'd0;

assign current_input_channe_1_fu_2029_p2 = (current_input_channe_reg_1532 + 6'd1);

assign current_line_fu_1853_p2 = (current_line_0_reg_1498 + 7'd1);

assign filter_line_fu_2057_p2 = (filter_line_0_reg_1544 + 3'd1);

assign grp_DECORRELATE_fu_1767_ap_start = grp_DECORRELATE_fu_1767_ap_start_reg;

assign grp_fu_1774_p4 = {{current_line_0_reg_1498[6:2]}};

assign grp_fu_1784_p2 = ((grp_fu_1774_p4 == 5'd0) ? 1'b1 : 1'b0);

assign grp_fu_1832_p2 = (decorrelate_img_V_q0 + out_layer_data_V_5_0_q0);

assign grp_fu_1839_p2 = ($signed(out_layer_data_V_5_0_q0) + $signed(12'd4095));

assign icmp_ln1016_fu_2023_p2 = ((current_input_channe_reg_1532 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1883_p2 = ((current_line_0_reg_1498 > 7'd4) ? 1'b1 : 1'b0);

assign icmp_ln1021_fu_2051_p2 = ((filter_line_0_reg_1544 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_2298_p2 = ((index_input_element_s_reg_1555 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1030_1_fu_1973_p2 = ((tmp_9_fu_1963_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1030_fu_1889_p2 = ((current_line_0_reg_1498 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1033_fu_2345_p2 = ((index_input_element2_reg_1566 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_1929_p2 = ((current_line_0_reg_1498 > 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln1052_fu_2479_p2 = ((index_input_element2_1_reg_1577 == 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1068_1_fu_1951_p2 = ((current_line_0_reg_1498 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_1945_p2 = ((tmp_6_fu_1935_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1070_fu_2576_p2 = ((index_input_element2_2_reg_1588 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1078_fu_2677_p2 = ((index_input_element2_3_reg_1599 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1089_fu_2728_p2 = ((current_input_channe_2_reg_1610 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln1091_fu_2748_p2 = ((subfilter_element_0_s_reg_1621 == 7'd81) ? 1'b1 : 1'b0);

assign icmp_ln1097_fu_2810_p2 = ((input_line_0_0_reg_1633 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln1099_fu_2909_p2 = ((index_input_element3_2_reg_1644 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln1107_fu_2039_p2 = ((current_line_0_reg_1498 < 7'd65) ? 1'b1 : 1'b0);

assign icmp_ln1109_fu_2996_p2 = ((output_line_0_0_reg_1666 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1111_fu_3109_p2 = ((output_col_0_0_reg_1700 == 8'd135) ? 1'b1 : 1'b0);

assign icmp_ln1115_fu_3155_p2 = ((index_input_element3_3_reg_1712 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1123_fu_2952_p2 = ((output_line33_0_0_reg_1655 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1125_fu_3036_p2 = ((output_col34_0_0_reg_1677 == 8'd135) ? 1'b1 : 1'b0);

assign icmp_ln1129_fu_3082_p2 = ((index_input_element3_1_reg_1689 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1138_fu_3206_p2 = ((output_line36_0_0_reg_1734 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1140_fu_3323_p2 = ((index_input_element3_4_reg_1756 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln1148_1_fu_3245_p2 = ((output_line36_0_0_reg_1734 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_2_fu_3377_p2 = ((index_input_element3_4_reg_1756 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1148_fu_2045_p2 = ((current_line_0_reg_1498 == 7'd4) ? 1'b1 : 1'b0);

assign icmp_ln1158_fu_3182_p2 = ((output_line38_0_0_reg_1723 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1160_fu_3260_p2 = ((index_input_element3_reg_1745 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln993_fu_1847_p2 = ((current_line_0_reg_1498 == 7'd66) ? 1'b1 : 1'b0);

assign icmp_ln996_fu_1859_p2 = ((k_0_reg_1510 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln998_fu_1997_p2 = ((j_0_0_reg_1521 == 8'd128) ? 1'b1 : 1'b0);

assign index_input_element_1_fu_2371_p2 = (index_input_element2_reg_1566 + 7'd1);

assign index_input_element_2_fu_2505_p2 = (index_input_element2_1_reg_1577 + 7'd1);

assign index_input_element_3_fu_2582_p2 = (index_input_element2_2_reg_1588 + 7'd1);

assign index_input_element_4_fu_2683_p2 = (index_input_element2_3_reg_1599 + 7'd1);

assign index_input_element_fu_2304_p2 = (index_input_element_s_reg_1555 + 7'd1);

assign io_acc_block_signal_op263 = (corr7_out_V_valid_V_empty_n & corr7_out_V_user_V_empty_n & corr7_out_V_last_V_empty_n & corr7_out_V_keep_V_empty_n & corr7_out_V_id_V_empty_n & corr7_out_V_dest_V_empty_n & corr7_out_V_data_V_empty_n);

assign io_acc_block_signal_op381 = (corr7_out_V_valid_V_empty_n & corr7_out_V_user_V_empty_n & corr7_out_V_last_V_empty_n & corr7_out_V_keep_V_empty_n & corr7_out_V_id_V_empty_n & corr7_out_V_dest_V_empty_n & corr7_out_V_data_V_empty_n);

assign io_acc_block_signal_op800 = (corr8_out_V_valid_V_full_n & corr8_out_V_user_V_full_n & corr8_out_V_last_V_full_n & corr8_out_V_keep_V_full_n & corr8_out_V_id_V_full_n & corr8_out_V_dest_V_full_n & corr8_out_V_data_V_full_n);

assign io_acc_block_signal_op844 = (corr8_out_V_valid_V_full_n & corr8_out_V_user_V_full_n & corr8_out_V_last_V_full_n & corr8_out_V_keep_V_full_n & corr8_out_V_id_V_full_n & corr8_out_V_dest_V_full_n & corr8_out_V_data_V_full_n);

assign k_fu_1865_p2 = (k_0_reg_1510 + 3'd1);

assign mul_ln203_1_fu_2986_p0 = mul_ln203_1_fu_2986_p00;

assign mul_ln203_1_fu_2986_p00 = add_ln1127_fu_2976_p2;

assign mul_ln203_1_fu_2986_p2 = (mul_ln203_1_fu_2986_p0 * $signed('h8B));

assign mul_ln203_fu_3030_p0 = mul_ln203_fu_3030_p00;

assign mul_ln203_fu_3030_p00 = add_ln1113_fu_3020_p2;

assign mul_ln203_fu_3030_p2 = (mul_ln203_fu_3030_p0 * $signed('h8B));

assign mul_ln321_fu_3239_p0 = mul_ln321_fu_3239_p00;

assign mul_ln321_fu_3239_p00 = add_ln1144_fu_3212_p2;

assign mul_ln321_fu_3239_p2 = (mul_ln321_fu_3239_p0 * $signed('hE70));

assign or_ln1030_fu_1985_p2 = (icmp_ln1030_fu_1889_p2 | and_ln1030_fu_1979_p2);

assign or_ln1049_fu_1991_p2 = (icmp_ln1049_fu_1929_p2 | grp_fu_1784_p2);

assign or_ln321_fu_2247_p2 = (16'd1 | add_ln321_5_fu_2230_p2);

assign p_shl2_cast_fu_2175_p3 = {{trunc_ln321_1_fu_2171_p1}, {6'd0}};

assign p_shl4_cast_fu_2214_p3 = {{trunc_ln321_2_fu_2210_p1}, {6'd0}};

assign p_shl5_cast_fu_2222_p3 = {{add_ln321_4_fu_2205_p2}, {1'd0}};

assign p_shl6_cast_fu_2883_p3 = {{trunc_ln203_fu_2879_p1}, {6'd0}};

assign p_shl8_cast_fu_2554_p3 = {{trunc_ln321_3_fu_2550_p1}, {6'd0}};

assign p_shl9_cast_fu_2562_p3 = {{add_ln321_20_fu_2545_p2}, {1'd0}};

assign p_shl_cast_fu_2106_p3 = {{trunc_ln321_fu_2102_p1}, {6'd0}};

assign sext_ln203_2_fu_2870_p1 = $signed(sub_ln203_1_fu_2864_p2);

assign sext_ln203_3_fu_2899_p1 = $signed(tmp_19_fu_2891_p3);

assign sext_ln203_fu_2795_p1 = $signed(add_ln203_1_fu_2790_p2);

assign sext_ln321_1_fu_2093_p1 = $signed(sub_ln321_1_fu_2087_p2);

assign sext_ln321_2_fu_2122_p1 = $signed(tmp_13_fu_2114_p3);

assign sext_ln321_3_fu_2162_p1 = $signed(sub_ln321_2_fu_2156_p2);

assign sext_ln321_4_fu_2191_p1 = $signed(tmp_14_fu_2183_p3);

assign sext_ln321_5_fu_3307_p1 = $signed(add_ln321_12_fu_3301_p2);

assign sext_ln321_fu_1925_p1 = $signed(sub_ln321_fu_1919_p2);

assign start_out = real_start;

assign sub_ln203_1_fu_2864_p2 = (zext_ln203_4_fu_2830_p1 - zext_ln203_6_fu_2860_p1);

assign sub_ln203_fu_2784_p2 = (zext_ln203_2_fu_2768_p1 - zext_ln203_3_fu_2780_p1);

assign sub_ln321_1_fu_2087_p2 = (zext_ln321_2_fu_2071_p1 - zext_ln321_3_fu_2083_p1);

assign sub_ln321_2_fu_2156_p2 = (zext_ln321_4_fu_2140_p1 - zext_ln321_5_fu_2152_p1);

assign sub_ln321_fu_1919_p2 = (zext_ln321_fu_1903_p1 - zext_ln321_1_fu_1915_p1);

assign subfilter_layer_V_d0 = $signed(weights_layer8_V_0_q0);

assign tmp_11_fu_2772_p3 = {{subfilter_element_0_s_reg_1621}, {3'd0}};

assign tmp_12_fu_3218_p3 = {{output_line36_0_0_reg_1734}, {7'd0}};

assign tmp_13_fu_2114_p3 = {{add_ln321_fu_2097_p2}, {1'd0}};

assign tmp_14_fu_2183_p3 = {{add_ln321_2_fu_2166_p2}, {1'd0}};

assign tmp_15_fu_3194_p3 = {{output_line38_0_0_reg_1723}, {7'd0}};

assign tmp_16_fu_2822_p3 = {{input_line_0_0_reg_1633}, {6'd0}};

assign tmp_17_fu_2834_p3 = {{input_line_0_0_reg_1633}, {1'd0}};

assign tmp_18_fu_2852_p3 = {{input_line_0_0_reg_1633}, {3'd0}};

assign tmp_19_fu_2891_p3 = {{add_ln203_3_fu_2874_p2}, {1'd0}};

assign tmp_1_fu_1907_p3 = {{current_line_0_reg_1498}, {3'd0}};

assign tmp_20_fu_2377_p3 = {{current_input_channe_reg_1532}, {6'd0}};

assign tmp_21_fu_2389_p3 = {{current_input_channe_reg_1532}, {1'd0}};

assign tmp_22_fu_3008_p3 = {{output_line_0_0_reg_1666}, {7'd0}};

assign tmp_23_fu_2964_p3 = {{output_line33_0_0_reg_1655}, {7'd0}};

assign tmp_24_fu_2515_p3 = {{current_input_channe_reg_1532}, {6'd0}};

assign tmp_25_fu_2527_p3 = {{current_input_channe_reg_1532}, {1'd0}};

assign tmp_26_fu_2617_p3 = {{current_input_channe_reg_1532}, {6'd0}};

assign tmp_27_fu_2629_p3 = {{current_input_channe_reg_1532}, {1'd0}};

assign tmp_2_fu_1871_p3 = {{k_0_reg_1510}, {7'd0}};

assign tmp_3_fu_2063_p3 = {{filter_line_0_reg_1544}, {6'd0}};

assign tmp_4_fu_2075_p3 = {{filter_line_0_reg_1544}, {3'd0}};

assign tmp_6_fu_1935_p4 = {{current_line_0_reg_1498[6:1]}};

assign tmp_7_fu_2132_p3 = {{filter_line_fu_2057_p2}, {6'd0}};

assign tmp_8_fu_2144_p3 = {{filter_line_fu_2057_p2}, {3'd0}};

assign tmp_9_fu_1963_p4 = {{current_line_0_reg_1498[6:1]}};

assign tmp_fu_1895_p3 = {{current_line_0_reg_1498}, {6'd0}};

assign tmp_s_fu_2760_p3 = {{subfilter_element_0_s_reg_1621}, {6'd0}};

assign trunc_ln1140_fu_3319_p1 = index_input_element3_4_reg_1756[5:0];

assign trunc_ln1160_fu_3256_p1 = index_input_element3_reg_1745[5:0];

assign trunc_ln203_fu_2879_p1 = add_ln203_3_fu_2874_p2[9:0];

assign trunc_ln321_1_fu_2171_p1 = add_ln321_2_fu_2166_p2[9:0];

assign trunc_ln321_2_fu_2210_p1 = add_ln321_4_fu_2205_p2[9:0];

assign trunc_ln321_3_fu_2550_p1 = add_ln321_20_fu_2545_p2[9:0];

assign trunc_ln321_fu_2102_p1 = add_ln321_fu_2097_p2[9:0];

assign weights_layer8_V_0_address0 = sext_ln203_fu_2795_p1;

assign zext_ln1021_fu_2035_p1 = current_input_channe_reg_1532;

assign zext_ln1091_1_fu_2744_p1 = current_input_channe_2_reg_1610;

assign zext_ln1091_fu_2740_p1 = current_input_channe_2_reg_1610;

assign zext_ln1093_fu_2800_p1 = subfilter_element_0_s_reg_1621;

assign zext_ln1109_fu_2992_p1 = output_line_0_0_reg_1666;

assign zext_ln1113_fu_3016_p1 = tmp_22_fu_3008_p3;

assign zext_ln1123_fu_2948_p1 = output_line33_0_0_reg_1655;

assign zext_ln1127_fu_2972_p1 = tmp_23_fu_2964_p3;

assign zext_ln1144_fu_3350_p1 = trunc_ln1140_fu_3319_p1;

assign zext_ln1160_fu_3202_p1 = tmp_15_fu_3194_p3;

assign zext_ln1164_fu_3287_p1 = trunc_ln1160_fu_3256_p1;

assign zext_ln1265_1_fu_3335_p1 = index_input_element3_4_reg_1756;

assign zext_ln1265_2_fu_3344_p1 = add_ln1265_fu_3339_p2;

assign zext_ln1265_3_fu_3272_p1 = index_input_element3_reg_1745;

assign zext_ln1265_4_fu_3281_p1 = add_ln1265_1_fu_3276_p2;

assign zext_ln1265_5_fu_3167_p1 = index_input_element3_3_reg_1712;

assign zext_ln1265_6_fu_3176_p1 = add_ln1265_2_fu_3171_p2;

assign zext_ln1265_7_fu_3094_p1 = index_input_element3_1_reg_1689;

assign zext_ln1265_8_fu_3103_p1 = add_ln1265_3_fu_3098_p2;

assign zext_ln1265_fu_3226_p1 = tmp_12_fu_3218_p3;

assign zext_ln203_10_fu_2939_p1 = add_ln203_6_fu_2934_p2;

assign zext_ln203_13_fu_3135_p1 = add_ln1113_1_fu_3129_p2;

assign zext_ln203_14_fu_3144_p1 = add_ln203_7_fu_3139_p2;

assign zext_ln203_15_fu_3115_p1 = output_col_0_0_reg_1700;

assign zext_ln203_16_fu_3124_p1 = add_ln203_8_fu_3119_p2;

assign zext_ln203_17_fu_3062_p1 = add_ln1127_1_fu_3056_p2;

assign zext_ln203_18_fu_3071_p1 = add_ln203_9_fu_3066_p2;

assign zext_ln203_19_fu_3042_p1 = output_col34_0_0_reg_1677;

assign zext_ln203_1_fu_2018_p1 = add_ln203_fu_2013_p2;

assign zext_ln203_20_fu_3051_p1 = add_ln203_10_fu_3046_p2;

assign zext_ln203_2_fu_2768_p1 = tmp_s_fu_2760_p3;

assign zext_ln203_3_fu_2780_p1 = tmp_11_fu_2772_p3;

assign zext_ln203_4_fu_2830_p1 = tmp_16_fu_2822_p3;

assign zext_ln203_5_fu_2842_p1 = tmp_17_fu_2834_p3;

assign zext_ln203_6_fu_2860_p1 = tmp_18_fu_2852_p3;

assign zext_ln203_7_fu_2921_p1 = index_input_element3_2_reg_1644;

assign zext_ln203_8_fu_2925_p1 = index_input_element3_2_reg_1644;

assign zext_ln203_9_fu_2944_p1 = add_ln203_5_reg_4015;

assign zext_ln203_fu_2009_p1 = j_0_0_reg_1521;

assign zext_ln321_10_fu_2287_p1 = add_ln321_7_fu_2281_p2;

assign zext_ln321_11_fu_2310_p1 = index_input_element_s_reg_1555;

assign zext_ln321_12_fu_2319_p1 = add_ln321_8_fu_2314_p2;

assign zext_ln321_13_fu_2335_p1 = add_ln321_9_reg_3646;

assign zext_ln321_14_fu_3231_p1 = tmp_12_fu_3218_p3;

assign zext_ln321_16_fu_2351_p1 = index_input_element2_reg_1566;

assign zext_ln321_17_fu_2360_p1 = add_ln321_10_fu_2355_p2;

assign zext_ln321_18_fu_3360_p1 = add_ln1144_1_fu_3354_p2;

assign zext_ln321_19_fu_3369_p1 = add_ln321_11_fu_3364_p2;

assign zext_ln321_1_fu_1915_p1 = tmp_1_fu_1907_p3;

assign zext_ln321_20_fu_3297_p1 = add_ln1164_fu_3291_p2;

assign zext_ln321_21_fu_3311_p1 = $unsigned(sext_ln321_5_fu_3307_p1);

assign zext_ln321_22_fu_2385_p1 = tmp_20_fu_2377_p3;

assign zext_ln321_23_fu_2397_p1 = tmp_21_fu_2389_p3;

assign zext_ln321_24_fu_2407_p1 = add_ln321_13_fu_2401_p2;

assign zext_ln321_25_fu_2417_p1 = add_ln321_14_fu_2411_p2;

assign zext_ln321_26_fu_2434_p1 = add_ln321_15_fu_2428_p2;

assign zext_ln321_27_fu_2451_p1 = add_ln321_16_fu_2445_p2;

assign zext_ln321_28_fu_2468_p1 = add_ln321_17_fu_2462_p2;

assign zext_ln321_29_fu_2485_p1 = index_input_element2_1_reg_1577;

assign zext_ln321_2_fu_2071_p1 = tmp_3_fu_2063_p3;

assign zext_ln321_30_fu_2494_p1 = add_ln321_18_fu_2489_p2;

assign zext_ln321_31_fu_2511_p1 = current_input_channe_reg_1532;

assign zext_ln321_32_fu_2523_p1 = tmp_24_fu_2515_p3;

assign zext_ln321_33_fu_2535_p1 = tmp_25_fu_2527_p3;

assign zext_ln321_34_fu_2588_p1 = index_input_element2_2_reg_1588;

assign zext_ln321_35_fu_2592_p1 = index_input_element2_2_reg_1588;

assign zext_ln321_36_fu_2601_p1 = add_ln321_22_fu_2596_p2;

assign zext_ln321_37_fu_2667_p1 = add_ln321_23_reg_3865;

assign zext_ln321_38_fu_2625_p1 = tmp_26_fu_2617_p3;

assign zext_ln321_39_fu_2637_p1 = tmp_27_fu_2629_p3;

assign zext_ln321_3_fu_2083_p1 = tmp_4_fu_2075_p3;

assign zext_ln321_40_fu_2647_p1 = add_ln321_24_fu_2641_p2;

assign zext_ln321_41_fu_2651_p1 = add_ln321_24_fu_2641_p2;

assign zext_ln321_42_fu_2689_p1 = index_input_element2_3_reg_1599;

assign zext_ln321_43_fu_2693_p1 = index_input_element2_3_reg_1599;

assign zext_ln321_44_fu_2702_p1 = add_ln321_27_fu_2697_p2;

assign zext_ln321_45_fu_2718_p1 = add_ln321_28_reg_3923;

assign zext_ln321_4_fu_2140_p1 = tmp_7_fu_2132_p3;

assign zext_ln321_5_fu_2152_p1 = tmp_8_fu_2144_p3;

assign zext_ln321_6_fu_2201_p1 = current_input_channe_reg_1532;

assign zext_ln321_7_fu_2236_p1 = add_ln321_5_fu_2230_p2;

assign zext_ln321_8_fu_2253_p1 = or_ln321_fu_2247_p2;

assign zext_ln321_9_fu_2270_p1 = add_ln321_6_fu_2264_p2;

assign zext_ln321_fu_1903_p1 = tmp_fu_1895_p3;

assign zext_ln998_fu_1879_p1 = tmp_2_fu_1871_p3;

always @ (posedge ap_clk) begin
    zext_ln998_reg_3404[6:0] <= 7'b0000000;
    zext_ln998_reg_3404[10] <= 1'b0;
    sext_ln321_reg_3413[2:0] <= 3'b000;
    zext_ln1021_reg_3451[10:6] <= 5'b00000;
    add_ln321_1_reg_3478[0] <= 1'b0;
    add_ln321_3_reg_3483[0] <= 1'b0;
    add_ln321_5_reg_3488[0] <= 1'b0;
    img_channel_valid_V_3_reg_3493[0] <= 1'b1;
    img_channel_valid_V_4_reg_3498[0] <= 1'b0;
    img_channel_valid_V_5_reg_3503[0] <= 1'b0;
    img_channel_valid_V_6_reg_3508[0] <= 1'b1;
    img_channel_data_V_a_2_reg_3513[0] <= 1'b1;
    img_channel_data_V_a_3_reg_3518[0] <= 1'b0;
    img_channel_data_V_a_4_reg_3523[0] <= 1'b0;
    img_channel_data_V_a_5_reg_3528[0] <= 1'b1;
    img_channel_keep_V_a_2_reg_3533[0] <= 1'b1;
    img_channel_keep_V_a_3_reg_3538[0] <= 1'b0;
    img_channel_keep_V_a_4_reg_3543[0] <= 1'b0;
    img_channel_keep_V_a_5_reg_3548[0] <= 1'b1;
    img_channel_user_V_a_2_reg_3553[0] <= 1'b1;
    img_channel_user_V_a_3_reg_3558[0] <= 1'b0;
    img_channel_user_V_a_4_reg_3563[0] <= 1'b0;
    img_channel_user_V_a_5_reg_3568[0] <= 1'b1;
    img_channel_last_V_a_2_reg_3573[0] <= 1'b1;
    img_channel_last_V_a_3_reg_3578[0] <= 1'b0;
    img_channel_last_V_a_4_reg_3583[0] <= 1'b0;
    img_channel_last_V_a_5_reg_3588[0] <= 1'b1;
    img_channel_id_V_add_2_reg_3593[0] <= 1'b1;
    img_channel_id_V_add_3_reg_3598[0] <= 1'b0;
    img_channel_id_V_add_4_reg_3603[0] <= 1'b0;
    img_channel_id_V_add_5_reg_3608[0] <= 1'b1;
    img_channel_dest_V_a_2_reg_3613[0] <= 1'b1;
    img_channel_dest_V_a_3_reg_3618[0] <= 1'b0;
    img_channel_dest_V_a_4_reg_3623[0] <= 1'b0;
    img_channel_dest_V_a_5_reg_3628[0] <= 1'b1;
    add_ln321_14_reg_3689[0] <= 1'b0;
    img_channel_valid_V_10_reg_3694[0] <= 1'b1;
    img_channel_valid_V_11_reg_3699[0] <= 1'b0;
    img_channel_valid_V_12_reg_3704[0] <= 1'b0;
    img_channel_valid_V_13_reg_3709[0] <= 1'b1;
    img_channel_data_V_a_7_reg_3714[0] <= 1'b1;
    img_channel_data_V_a_8_reg_3719[0] <= 1'b0;
    img_channel_data_V_a_9_reg_3724[0] <= 1'b0;
    img_channel_data_V_a_10_reg_3729[0] <= 1'b1;
    img_channel_keep_V_a_7_reg_3734[0] <= 1'b1;
    img_channel_keep_V_a_8_reg_3739[0] <= 1'b0;
    img_channel_keep_V_a_9_reg_3744[0] <= 1'b0;
    img_channel_keep_V_a_10_reg_3749[0] <= 1'b1;
    img_channel_user_V_a_7_reg_3754[0] <= 1'b1;
    img_channel_user_V_a_8_reg_3759[0] <= 1'b0;
    img_channel_user_V_a_9_reg_3764[0] <= 1'b0;
    img_channel_user_V_a_10_reg_3769[0] <= 1'b1;
    img_channel_last_V_a_7_reg_3774[0] <= 1'b1;
    img_channel_last_V_a_8_reg_3779[0] <= 1'b0;
    img_channel_last_V_a_9_reg_3784[0] <= 1'b0;
    img_channel_last_V_a_10_reg_3789[0] <= 1'b1;
    img_channel_id_V_add_7_reg_3794[0] <= 1'b1;
    img_channel_id_V_add_8_reg_3799[0] <= 1'b0;
    img_channel_id_V_add_9_reg_3804[0] <= 1'b0;
    img_channel_id_V_add_10_reg_3809[0] <= 1'b1;
    img_channel_dest_V_a_7_reg_3814[0] <= 1'b1;
    img_channel_dest_V_a_8_reg_3819[0] <= 1'b0;
    img_channel_dest_V_a_9_reg_3824[0] <= 1'b0;
    img_channel_dest_V_a_10_reg_3829[0] <= 1'b1;
    add_ln321_19_reg_3842[0] <= 1'b0;
    add_ln321_21_reg_3847[0] <= 1'b0;
    add_ln321_25_reg_3900[0] <= 1'b0;
    add_ln321_26_reg_3905[0] <= 1'b0;
    zext_ln1091_reg_3966[13:6] <= 8'b00000000;
    zext_ln1091_1_reg_3971[10:6] <= 5'b00000;
    add_ln203_2_reg_3997[0] <= 1'b0;
    add_ln203_4_reg_4002[0] <= 1'b0;
    zext_ln1127_reg_4033[6:0] <= 7'b0000000;
    zext_ln1127_reg_4033[10] <= 1'b0;
    zext_ln1113_reg_4052[6:0] <= 7'b0000000;
    zext_ln1113_reg_4052[9] <= 1'b0;
    zext_ln1160_reg_4133[6:0] <= 7'b0000000;
    zext_ln1160_reg_4133[10] <= 1'b0;
    zext_ln321_14_reg_4146[6:0] <= 7'b0000000;
    zext_ln321_14_reg_4146[9] <= 1'b0;
    out_layer_user_V_3_0_2_reg_4151[6:0] <= 7'b0000000;
    out_layer_user_V_3_0_2_reg_4151[9] <= 1'b0;
    mul_ln321_reg_4156[3:0] <= 4'b0000;
end

endmodule //decorr_layer8
