Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 17 14:09:31 2024
| Host         : LAPTOP-H1858A6E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           40 |
| No           | No                    | Yes                    |              47 |           23 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                 Enable Signal                |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/P_base |                                              | design_1_i/HDMI_TX_0/inst/reset_syn/reset_1_i_1_n_0      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/P_base | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/v_cnt0 | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/vtc_vs_r1_reg_0    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/P_base | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/E[0]   | design_1_i/HDMI_TX_0/inst/reset_syn/SR[0]                |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/P_base |                                              | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/clear              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/P_base |                                              | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/vtc_valid_r2_reg_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/P_base | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/vcnt   | design_1_i/HDMI_TX_0/inst/VTC_TIMEING/vcnt[11]_i_1_n_0   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/P_base |                                              | design_1_i/HDMI_TX_0/inst/reset_syn/SR[0]                |               22 |             45 |         2.05 |
|  design_1_i/clk_wiz_0/inst/P_base |                                              |                                                          |               40 |            121 |         3.03 |
+-----------------------------------+----------------------------------------------+----------------------------------------------------------+------------------+----------------+--------------+


