Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7c2d97dad4024d70ab475e0715f5540b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simu_behav xil_defaultlib.simu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture archi of entity xil_defaultlib.Clkdiv_10MHz [clkdiv_10mhz_default]
Compiling architecture archi of entity xil_defaultlib.MAE [mae_default]
Compiling architecture cpt of entity xil_defaultlib.Compteurs [compteurs_default]
Compiling architecture archi of entity xil_defaultlib.Moving_Colors [moving_colors_default]
Compiling architecture testbench of entity xil_defaultlib.simu
Built simulation snapshot simu_behav
