$date
  Fri Sep 26 09:49:16 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module half_adder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var reg 1 $ c $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
#0
