<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/IndustryStandard/TpmTis.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_0503a5901f46a9682bad3e2f62b8d48f.html">IndustryStandard</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TpmTis.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TpmTis_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef _TPM_TIS_H_</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define _TPM_TIS_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// Set structure alignment to 1-byte</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#pragma pack (1)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// Register set map as specified in TIS specification Chapter 10</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00027" data-start="{" data-end="};">
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html">   27</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a29b7c0a053d8f8bfa8cda2af0ce620b3">   31</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a29b7c0a053d8f8bfa8cda2af0ce620b3">Access</a>;             <span class="comment">// 0</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a2c277cb28af690deb89ae791ced31f0c">   32</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="LittleBoot_2pe_8h.html#ab318a307284b33e249cb188b1765548a">Reserved1</a>[7];       <span class="comment">// 1</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a86f8ba7f439f37d9042ab0b3e2b95782">   36</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a86f8ba7f439f37d9042ab0b3e2b95782">IntEnable</a>;          <span class="comment">// 8</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a63acaa9a23b5a152641b444b2395fa00">   40</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a63acaa9a23b5a152641b444b2395fa00">IntVector</a>;          <span class="comment">// 0ch</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#ad850569b0af724aeeb4fd8f5a28b6b0c">   41</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved2[3];       <span class="comment">// 0dh</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#ac870809be0f9970ec35e0b2aade98199">   45</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#ac870809be0f9970ec35e0b2aade98199">IntSts</a>;             <span class="comment">// 10h</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a3a04c11c9a5c5fd7517f1f5eacb8a6ad">   49</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a3a04c11c9a5c5fd7517f1f5eacb8a6ad">IntfCapability</a>;     <span class="comment">// 14h</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a48124bebfaf4b72c5f40f5ca2cbb905e">   53</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a48124bebfaf4b72c5f40f5ca2cbb905e">Status</a>;             <span class="comment">// 18h</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#ab125d4f90fbda29614838b394bbd7b17">   57</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#ab125d4f90fbda29614838b394bbd7b17">BurstCount</a>;         <span class="comment">// 19h</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a31bd3e395831a8b7bf61e8697013c952">   58</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved3[9];</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a6443a8d0be85f2dd236d5b0096233a97">   62</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a6443a8d0be85f2dd236d5b0096233a97">DataFifo</a>;           <span class="comment">// 24h</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a16fac74eff776e5ab90b2cfabc7ede04">   63</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved4[0xed8];   <span class="comment">// 28h</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a03ddc002e40c8dbec1a9df01abe340b3">   67</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a03ddc002e40c8dbec1a9df01abe340b3">Vid</a>;                <span class="comment">// 0f00h</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a2892c80ab3effafaaed4495c74c9305b">   71</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a2892c80ab3effafaaed4495c74c9305b">Did</a>;                <span class="comment">// 0f02h</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#ac32d31a9d737bc903748f5ef42d7c10c">   75</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#ac32d31a9d737bc903748f5ef42d7c10c">Rid</a>;                <span class="comment">// 0f04h</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#aa8fd0fef4a4b33d441a2c4638ccf9a6e">   76</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="Acpi30_8h.html#ae22fefb28906adc9a7d097ac434d2cf9">Reserved</a>[0x7b];     <span class="comment">// 0f05h</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#ab9a1ec7b8ad1410c2b0f0390a530dbac">   80</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#ab9a1ec7b8ad1410c2b0f0390a530dbac">LegacyAddress1</a>;     <span class="comment">// 0f80h</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#aef70f9aa73bb7c3f5ab2874a851539c8">   84</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#aef70f9aa73bb7c3f5ab2874a851539c8">LegacyAddress1Ex</a>;   <span class="comment">// 0f84h</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#affc86c54e7d7c1ab55a894da318b9b1a">   88</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#affc86c54e7d7c1ab55a894da318b9b1a">LegacyAddress2</a>;     <span class="comment">// 0f88h</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a3a9faf89379b356d4165acf74bfa8fcc">   92</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structTIS__PC__REGISTERS.html#a3a9faf89379b356d4165acf74bfa8fcc">LegacyAddress2Ex</a>;   <span class="comment">// 0f8ch</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structTIS__PC__REGISTERS.html#a72ac627f247fe2554e92eb907d3e483a">   96</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             VendorDefined[0x70];<span class="comment">// 0f90h</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>} <a class="code hl_struct" href="structTIS__PC__REGISTERS.html">TIS_PC_REGISTERS</a>;</div>
</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">// Restore original structure alignment</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#pragma pack ()</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Define pointer types used to access TIS registers on PC</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a45eb865129bd10522696a62cc266356a">  107</a></span><span class="keyword">typedef</span> <a class="code hl_struct" href="structTIS__PC__REGISTERS.html">TIS_PC_REGISTERS</a>  *<a class="code hl_typedef" href="TpmTis_8h.html#a45eb865129bd10522696a62cc266356a">TIS_PC_REGISTERS_PTR</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Define bits of ACCESS and STATUS registers</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a1abd39b63a31ee8ca3c0ea1252f7d2d8">  116</a></span><span class="preprocessor">#define TIS_PC_VALID                BIT7</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a6a4a813a57a708529756428a2e441c43">  120</a></span><span class="preprocessor">#define TIS_PC_ACC_ACTIVE           BIT5</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a627b09c0db0d7eaf148fefbd03293434">  125</a></span><span class="preprocessor">#define TIS_PC_ACC_SEIZED           BIT4</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a98a0b8d98c087e56e3c1b18e37d77115">  131</a></span><span class="preprocessor">#define TIS_PC_ACC_SEIZE            BIT3</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a2d8427051f84428036eb1a067437530c">  135</a></span><span class="preprocessor">#define TIS_PC_ACC_PENDIND          BIT2</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a6ec826a2204b62079e20e21344efe38b">  139</a></span><span class="preprocessor">#define TIS_PC_ACC_RQUUSE           BIT1</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#ac563d61f5f72ff6f56f92265fd9914ff">  143</a></span><span class="preprocessor">#define TIS_PC_ACC_ESTABLISH        BIT0</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#ae32b752c13143000a61f95c01358267b">  148</a></span><span class="preprocessor">#define TIS_PC_STS_CANCEL           BIT24</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#aa771c962f7d1aa479d833212eb299dab">  152</a></span><span class="preprocessor">#define TIS_PC_STS_VALID            BIT7</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a7088e47e7eb99395643c02f27429cfdc">  157</a></span><span class="preprocessor">#define TIS_PC_STS_READY            BIT6</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a7292573ff9a11d6c3d55cd263f942798">  161</a></span><span class="preprocessor">#define TIS_PC_STS_GO               BIT5</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#aeb809fc2e322fddaf5250fd4669bb369">  165</a></span><span class="preprocessor">#define TIS_PC_STS_DATA             BIT4</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#aa35f89d983312abe2b2b0c092f28890d">  169</a></span><span class="preprocessor">#define TIS_PC_STS_EXPECT           BIT3</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#af00dd25877b1e96868504dc551844d38">  173</a></span><span class="preprocessor">#define TIS_PC_STS_SELFTEST_DONE    BIT2</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a2a7c30243c69aec43c704572920f5cc1">  177</a></span><span class="preprocessor">#define TIS_PC_STS_RETRY            BIT1</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Default TimeOut value</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#affe400f24ac4ffddec737df457d947f9">  182</a></span><span class="preprocessor">#define TIS_TIMEOUT_A               (750  * 1000)  </span><span class="comment">// 750ms</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a8716fc936c8105fa4d3cf861950ad121">  183</a></span><span class="preprocessor">#define TIS_TIMEOUT_B               (2000 * 1000)  </span><span class="comment">// 2s</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a0b67538ca474ba184640a1c217e90b24">  184</a></span><span class="preprocessor">#define TIS_TIMEOUT_C               (750  * 1000)  </span><span class="comment">// 750ms</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="TpmTis_8h.html#a212f659f4b0de524da5ecf2b5a837b96">  185</a></span><span class="preprocessor">#define TIS_TIMEOUT_D               (750  * 1000)  </span><span class="comment">// 750ms</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_2ProcessorBind_8h_html_ae1e6edbbc26d6fbc71a90190d0266018"><div class="ttname"><a href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a></div><div class="ttdeci">unsigned int UINT32</div><div class="ttdef"><b>Definition</b> ProcessorBind.h:102</div></div>
<div class="ttc" id="aAcpi30_8h_html_ae22fefb28906adc9a7d097ac434d2cf9"><div class="ttname"><a href="Acpi30_8h.html#ae22fefb28906adc9a7d097ac434d2cf9">Reserved</a></div><div class="ttdeci">UINT8 Reserved</div><div class="ttdef"><b>Definition</b> Acpi30.h:40</div></div>
<div class="ttc" id="aLittleBoot_2pe_8h_html_ab318a307284b33e249cb188b1765548a"><div class="ttname"><a href="LittleBoot_2pe_8h.html#ab318a307284b33e249cb188b1765548a">Reserved1</a></div><div class="ttdeci">uint32_t Reserved1</div><div class="ttdef"><b>Definition</b> pe.h:18</div></div>
<div class="ttc" id="aTpmTis_8h_html_a45eb865129bd10522696a62cc266356a"><div class="ttname"><a href="TpmTis_8h.html#a45eb865129bd10522696a62cc266356a">TIS_PC_REGISTERS_PTR</a></div><div class="ttdeci">TIS_PC_REGISTERS * TIS_PC_REGISTERS_PTR</div><div class="ttdef"><b>Definition</b> TpmTis.h:107</div></div>
<div class="ttc" id="aactypes_8h_html_a09f1a1fb2293e33483cc8d44aefb1eb1"><div class="ttname"><a href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a></div><div class="ttdeci">unsigned short UINT16</div><div class="ttdef"><b>Definition</b> actypes.h:237</div></div>
<div class="ttc" id="aactypes_8h_html_ab27e9918b538ce9d8ca692479b375b6a"><div class="ttname"><a href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a></div><div class="ttdeci">unsigned char UINT8</div><div class="ttdef"><b>Definition</b> actypes.h:236</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html"><div class="ttname"><a href="structTIS__PC__REGISTERS.html">TIS_PC_REGISTERS</a></div><div class="ttdef"><b>Definition</b> TpmTis.h:27</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a03ddc002e40c8dbec1a9df01abe340b3"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a03ddc002e40c8dbec1a9df01abe340b3">TIS_PC_REGISTERS::Vid</a></div><div class="ttdeci">UINT16 Vid</div><div class="ttdef"><b>Definition</b> TpmTis.h:67</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a2892c80ab3effafaaed4495c74c9305b"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a2892c80ab3effafaaed4495c74c9305b">TIS_PC_REGISTERS::Did</a></div><div class="ttdeci">UINT16 Did</div><div class="ttdef"><b>Definition</b> TpmTis.h:71</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a29b7c0a053d8f8bfa8cda2af0ce620b3"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a29b7c0a053d8f8bfa8cda2af0ce620b3">TIS_PC_REGISTERS::Access</a></div><div class="ttdeci">UINT8 Access</div><div class="ttdef"><b>Definition</b> TpmTis.h:31</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a3a04c11c9a5c5fd7517f1f5eacb8a6ad"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a3a04c11c9a5c5fd7517f1f5eacb8a6ad">TIS_PC_REGISTERS::IntfCapability</a></div><div class="ttdeci">UINT32 IntfCapability</div><div class="ttdef"><b>Definition</b> TpmTis.h:49</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a3a9faf89379b356d4165acf74bfa8fcc"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a3a9faf89379b356d4165acf74bfa8fcc">TIS_PC_REGISTERS::LegacyAddress2Ex</a></div><div class="ttdeci">UINT32 LegacyAddress2Ex</div><div class="ttdef"><b>Definition</b> TpmTis.h:92</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a48124bebfaf4b72c5f40f5ca2cbb905e"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a48124bebfaf4b72c5f40f5ca2cbb905e">TIS_PC_REGISTERS::Status</a></div><div class="ttdeci">UINT8 Status</div><div class="ttdef"><b>Definition</b> TpmTis.h:53</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a63acaa9a23b5a152641b444b2395fa00"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a63acaa9a23b5a152641b444b2395fa00">TIS_PC_REGISTERS::IntVector</a></div><div class="ttdeci">UINT8 IntVector</div><div class="ttdef"><b>Definition</b> TpmTis.h:40</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a6443a8d0be85f2dd236d5b0096233a97"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a6443a8d0be85f2dd236d5b0096233a97">TIS_PC_REGISTERS::DataFifo</a></div><div class="ttdeci">UINT32 DataFifo</div><div class="ttdef"><b>Definition</b> TpmTis.h:62</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_a86f8ba7f439f37d9042ab0b3e2b95782"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#a86f8ba7f439f37d9042ab0b3e2b95782">TIS_PC_REGISTERS::IntEnable</a></div><div class="ttdeci">UINT32 IntEnable</div><div class="ttdef"><b>Definition</b> TpmTis.h:36</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_ab125d4f90fbda29614838b394bbd7b17"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#ab125d4f90fbda29614838b394bbd7b17">TIS_PC_REGISTERS::BurstCount</a></div><div class="ttdeci">UINT16 BurstCount</div><div class="ttdef"><b>Definition</b> TpmTis.h:57</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_ab9a1ec7b8ad1410c2b0f0390a530dbac"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#ab9a1ec7b8ad1410c2b0f0390a530dbac">TIS_PC_REGISTERS::LegacyAddress1</a></div><div class="ttdeci">UINT32 LegacyAddress1</div><div class="ttdef"><b>Definition</b> TpmTis.h:80</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_ac32d31a9d737bc903748f5ef42d7c10c"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#ac32d31a9d737bc903748f5ef42d7c10c">TIS_PC_REGISTERS::Rid</a></div><div class="ttdeci">UINT8 Rid</div><div class="ttdef"><b>Definition</b> TpmTis.h:75</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_ac870809be0f9970ec35e0b2aade98199"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#ac870809be0f9970ec35e0b2aade98199">TIS_PC_REGISTERS::IntSts</a></div><div class="ttdeci">UINT32 IntSts</div><div class="ttdef"><b>Definition</b> TpmTis.h:45</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_aef70f9aa73bb7c3f5ab2874a851539c8"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#aef70f9aa73bb7c3f5ab2874a851539c8">TIS_PC_REGISTERS::LegacyAddress1Ex</a></div><div class="ttdeci">UINT32 LegacyAddress1Ex</div><div class="ttdef"><b>Definition</b> TpmTis.h:84</div></div>
<div class="ttc" id="astructTIS__PC__REGISTERS_html_affc86c54e7d7c1ab55a894da318b9b1a"><div class="ttname"><a href="structTIS__PC__REGISTERS.html#affc86c54e7d7c1ab55a894da318b9b1a">TIS_PC_REGISTERS::LegacyAddress2</a></div><div class="ttdeci">UINT32 LegacyAddress2</div><div class="ttdef"><b>Definition</b> TpmTis.h:88</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
