 
****************************************
Report : area
Design : snake_top
Version: K-2015.06-SP5-6
Date   : Thu Nov 29 19:16:22 2018
****************************************

Library(s) Used:

    sclib_tsmc180_tt (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.db)

Number of ports:                          471
Number of nets:                          8100
Number of cells:                         7690
Number of combinational cells:           6943
Number of sequential cells:               737
Number of macros/black boxes:               0
Number of buf/inv:                        350
Number of references:                      11

Combinational area:              92949.828642
Buf/Inv area:                     3158.344059
Noncombinational area:           37080.455772
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                130030.284414
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
