0.7
2020.1
May 27 2020
19:59:15
/home/luoyanl2/ece527_taskpar/fpga_kernels/nms_hls/test.prj/solution1/sim/verilog/glbl.v,1590624368,systemVerilog,,,,glbl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
