      Lattice Mapping Report File for Design Module 'gamerender_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant (64-bit) 1.0.0.350.6
Mapped on: Thu Apr 25 16:04:19 2019

Design Information
------------------

Command line:   map gamerender_impl_1_syn.udb
     C:/Users/gdiaz01/my_designs/GameRender.pdc -o gamerender_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers:  49 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           113 out of  5280 (2%)
      Number of logic LUT4s:              45
      Number of ripple logic:             34 (68 LUT4s)
   Number of IO sites used:   10 out of 39 (26%)
      Number of IO sites used for general PIOs: 10
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 10 out of 36 (28%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  2 out of 1 (200%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  4
      Net clk2: 12 loads, 12 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net game_state_inst/forty_eight_mhz_clock: 11 loads, 11 rising, 0 falling
     (Driver: Pin game_state_inst.osc/CLKHF)
      Net game_state_inst/forty_eight_mhz_counter[19]: 5 loads, 5 rising, 0
     falling (Driver: Pin game_state_inst.forty_eight_mhz_counter_58_61__i19/Q)
      Net clk: 1 loads, 1 rising, 0 falling (Driver: Pin hsosc_inst/CLKHF)
   Number of Clock Enables:  2
      Net vga_inst/n458: 6 loads, 6 SLICEs
      Net VCC_net: 2 loads, 0 SLICEs
   Number of LSRs:  2
      Net vga_inst/n458: 6 loads, 6 SLICEs
      Net vga_inst/n879: 6 loads, 6 SLICEs
   Top 10 highest fanout non-clock nets:
      Net vga_inst/n458: 13 loads
      Net VCC_net: 11 loads
      Net game_state_inst/n129: 10 loads
      Net row_num[1]: 7 loads
      Net row_num[9]: 7 loads
      Net col_num[5]: 6 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net col_num[8]: 6 loads
      Net col_num[9]: 6 loads
      Net row_num[2]: 6 loads
      Net row_num[3]: 6 loads




   Number of warnings:  0
   Number of errors:    1

Design Errors/Warnings
----------------------

ERROR - map: Design doesn't fit into device specified, refer to the Map report
     for more details.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+
| IO Name             | Direction | Levelmode |
|                     |           |  IO_TYPE  |
+---------------------+-----------+-----------+
| clappy              | INPUT     | LVCMOS33  |
+---------------------+-----------+-----------+
| PLL_out             | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| VSYNC               | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| HSYNC               | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[5]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[4]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[3]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[2]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[1]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+
| RGB[0]              | OUTPUT    | LVCMOS33  |
+---------------------+-----------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               NODE     clk
  Output Clock(CoreA):                 PIN      PLL_out_c
  Output Clock(GlobalA):               NODE     clk2
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE

                                    Page 2





PLL/DLL Summary (cont)
----------------------
       pll_inst/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE
       pll_inst/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  48.0000
  Reference Divider:                            3
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            game_state_inst.osc
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE
       game_state_inst/forty_eight_mhz_clock
  DIV Setting:                                  0b00
OSC 2:                                 Pin/Node Value
  OSC Instance Name:                            hsosc_inst
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  0b00

ASIC Components
---------------

Instance Name: game_state_inst.osc
         Type: HFOSC
Instance Name: hsosc_inst
         Type: HFOSC
Instance Name: pll_inst.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs

                                    Page 3





Run Time and Memory Usage (cont)
--------------------------------
   Total REAL Time: 0 secs
   Peak Memory Usage: 59 MB
























































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor
     Corporation,  All rights reserved.
