
balans.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  0800b470  0800b470  0001b470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b920  0800b920  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b920  0800b920  0001b920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b928  0800b928  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b928  0800b928  0001b928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b92c  0800b92c  0001b92c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  200001dc  0800bb0c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  0800bb0c  00020538  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf37  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b18  00000000  00000000  0003c143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  0003fc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001118  00000000  00000000  00040ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b194  00000000  00000000  00042010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6b7  00000000  00000000  0005d1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e015  00000000  00000000  0007785b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00115870  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e34  00000000  00000000  001158c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b454 	.word	0x0800b454

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800b454 	.word	0x0800b454

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f56:	463b      	mov	r3, r7
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f64:	4a21      	ldr	r2, [pc, #132]	; (8000fec <MX_ADC1_Init+0x9c>)
 8000f66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f68:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000f6e:	4b1e      	ldr	r3, [pc, #120]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000f74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f76:	4b1c      	ldr	r3, [pc, #112]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f7c:	4b1a      	ldr	r3, [pc, #104]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f82:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f8a:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f92:	4a17      	ldr	r2, [pc, #92]	; (8000ff0 <MX_ADC1_Init+0xa0>)
 8000f94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fa2:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000faa:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fb0:	480d      	ldr	r0, [pc, #52]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fb2:	f002 fa9d 	bl	80034f0 <HAL_ADC_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fbc:	f000 ff90 	bl	8001ee0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000fc0:	2305      	movs	r3, #5
 8000fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4805      	ldr	r0, [pc, #20]	; (8000fe8 <MX_ADC1_Init+0x98>)
 8000fd2:	f002 fc1d 	bl	8003810 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fdc:	f000 ff80 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20000270 	.word	0x20000270
 8000fec:	40012000 	.word	0x40012000
 8000ff0:	0f000001 	.word	0x0f000001

08000ff4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a17      	ldr	r2, [pc, #92]	; (8001070 <HAL_ADC_MspInit+0x7c>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d127      	bne.n	8001066 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b16      	ldr	r3, [pc, #88]	; (8001074 <HAL_ADC_MspInit+0x80>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101e:	4a15      	ldr	r2, [pc, #84]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001024:	6453      	str	r3, [r2, #68]	; 0x44
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a0e      	ldr	r2, [pc, #56]	; (8001074 <HAL_ADC_MspInit+0x80>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <HAL_ADC_MspInit+0x80>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800104e:	2320      	movs	r3, #32
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	2303      	movs	r3, #3
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <HAL_ADC_MspInit+0x84>)
 8001062:	f003 fb07 	bl	8004674 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001066:	bf00      	nop
 8001068:	3728      	adds	r7, #40	; 0x28
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40012000 	.word	0x40012000
 8001074:	40023800 	.word	0x40023800
 8001078:	40020000 	.word	0x40020000

0800107c <map>:
 */

#include "additives.h"

int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min,
		int32_t out_max) {
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	69b9      	ldr	r1, [r7, #24]
 8001092:	683a      	ldr	r2, [r7, #0]
 8001094:	1a8a      	subs	r2, r1, r2
 8001096:	fb02 f203 	mul.w	r2, r2, r3
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	1acb      	subs	r3, r1, r3
 80010a0:	fb92 f2f3 	sdiv	r2, r2, r3
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	4413      	add	r3, r2
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <mapfloat>:

float mapfloat(float x, float in_min, float in_max, float out_min,
		float out_max) {
 80010b4:	b480      	push	{r7}
 80010b6:	b087      	sub	sp, #28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	ed87 0a05 	vstr	s0, [r7, #20]
 80010be:	edc7 0a04 	vstr	s1, [r7, #16]
 80010c2:	ed87 1a03 	vstr	s2, [r7, #12]
 80010c6:	edc7 1a02 	vstr	s3, [r7, #8]
 80010ca:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80010ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80010d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010da:	edd7 6a01 	vldr	s13, [r7, #4]
 80010de:	edd7 7a02 	vldr	s15, [r7, #8]
 80010e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010e6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80010ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80010ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80010f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80010fe:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001102:	eeb0 0a67 	vmov.f32	s0, s15
 8001106:	371c      	adds	r7, #28
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_SYSTICK_IsActiveCounterFlag>:

static inline uint32_t LL_SYSTICK_IsActiveCounterFlag(void) {
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
	return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
			== (SysTick_CTRL_COUNTFLAG_Msk));
 800111c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001120:	bf0c      	ite	eq
 8001122:	2301      	moveq	r3, #1
 8001124:	2300      	movne	r3, #0
 8001126:	b2db      	uxtb	r3, r3
}
 8001128:	4618      	mov	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e010 	.word	0xe000e010

08001138 <getCurrentMicros>:

uint32_t getCurrentMicros(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
	/* Ensure COUNTFLAG is reset by reading SysTick control and status register */
	LL_SYSTICK_IsActiveCounterFlag();
 800113e:	f7ff ffe7 	bl	8001110 <LL_SYSTICK_IsActiveCounterFlag>
	uint32_t m = HAL_GetTick();
 8001142:	f002 f9a5 	bl	8003490 <HAL_GetTick>
 8001146:	60f8      	str	r0, [r7, #12]
	const uint32_t tms = SysTick->LOAD + 1;
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <getCurrentMicros+0x60>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	3301      	adds	r3, #1
 800114e:	60bb      	str	r3, [r7, #8]
	__IO uint32_t u = tms - SysTick->VAL;
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <getCurrentMicros+0x60>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	68ba      	ldr	r2, [r7, #8]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	607b      	str	r3, [r7, #4]
	if (LL_SYSTICK_IsActiveCounterFlag()) {
 800115a:	f7ff ffd9 	bl	8001110 <LL_SYSTICK_IsActiveCounterFlag>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d007      	beq.n	8001174 <getCurrentMicros+0x3c>
		m = HAL_GetTick();
 8001164:	f002 f994 	bl	8003490 <HAL_GetTick>
 8001168:	60f8      	str	r0, [r7, #12]
		u = tms - SysTick->VAL;
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <getCurrentMicros+0x60>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	607b      	str	r3, [r7, #4]
	}
	return (m * 1000 + (u * 1000) / tms);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800117a:	fb02 f203 	mul.w	r2, r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001184:	fb01 f103 	mul.w	r1, r1, r3
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	fbb1 f3f3 	udiv	r3, r1, r3
 800118e:	4413      	add	r3, r2
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	e000e010 	.word	0xe000e010

0800119c <potentiometer_value>:

float potentiometer_value(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	float x = 0.0;
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 10; i++) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	e024      	b.n	80011f8 <potentiometer_value+0x5c>
		HAL_ADC_Start(&hadc1);
 80011ae:	481c      	ldr	r0, [pc, #112]	; (8001220 <potentiometer_value+0x84>)
 80011b0:	f002 f9e2 	bl	8003578 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 100);
 80011b4:	2164      	movs	r1, #100	; 0x64
 80011b6:	481a      	ldr	r0, [pc, #104]	; (8001220 <potentiometer_value+0x84>)
 80011b8:	f002 fa92 	bl	80036e0 <HAL_ADC_PollForConversion>
		x += mapfloat(HAL_ADC_GetValue(&hadc1), 0, 1023, -5, 5);
 80011bc:	4818      	ldr	r0, [pc, #96]	; (8001220 <potentiometer_value+0x84>)
 80011be:	f002 fb1a 	bl	80037f6 <HAL_ADC_GetValue>
 80011c2:	ee07 0a90 	vmov	s15, r0
 80011c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011ca:	eeb1 2a04 	vmov.f32	s4, #20	; 0x40a00000  5.0
 80011ce:	eef9 1a04 	vmov.f32	s3, #148	; 0xc0a00000 -5.0
 80011d2:	ed9f 1a14 	vldr	s2, [pc, #80]	; 8001224 <potentiometer_value+0x88>
 80011d6:	eddf 0a14 	vldr	s1, [pc, #80]	; 8001228 <potentiometer_value+0x8c>
 80011da:	eeb0 0a67 	vmov.f32	s0, s15
 80011de:	f7ff ff69 	bl	80010b4 <mapfloat>
 80011e2:	eeb0 7a40 	vmov.f32	s14, s0
 80011e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011ee:	edc7 7a01 	vstr	s15, [r7, #4]
	for (int i = 0; i < 10; i++) {
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2b09      	cmp	r3, #9
 80011fc:	ddd7      	ble.n	80011ae <potentiometer_value+0x12>
	}
	x /= 10;
 80011fe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001202:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001206:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800120a:	edc7 7a01 	vstr	s15, [r7, #4]
	return x;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	ee07 3a90 	vmov	s15, r3
}
 8001214:	eeb0 0a67 	vmov.f32	s0, s15
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000270 	.word	0x20000270
 8001224:	447fc000 	.word	0x447fc000
 8001228:	00000000 	.word	0x00000000

0800122c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <MX_DMA_Init+0x3c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <MX_DMA_Init+0x3c>)
 800123c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b09      	ldr	r3, [pc, #36]	; (8001268 <MX_DMA_Init+0x3c>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2100      	movs	r1, #0
 8001252:	203a      	movs	r0, #58	; 0x3a
 8001254:	f002 fdd5 	bl	8003e02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001258:	203a      	movs	r0, #58	; 0x3a
 800125a:	f002 fdee 	bl	8003e3a <HAL_NVIC_EnableIRQ>

}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40023800 	.word	0x40023800

0800126c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	60da      	str	r2, [r3, #12]
 8001280:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <MX_GPIO_Init+0xd4>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	4a2d      	ldr	r2, [pc, #180]	; (8001340 <MX_GPIO_Init+0xd4>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	; 0x30
 8001292:	4b2b      	ldr	r3, [pc, #172]	; (8001340 <MX_GPIO_Init+0xd4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	613b      	str	r3, [r7, #16]
 800129c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b27      	ldr	r3, [pc, #156]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	4a26      	ldr	r2, [pc, #152]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012ac:	6313      	str	r3, [r2, #48]	; 0x30
 80012ae:	4b24      	ldr	r3, [pc, #144]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	4b20      	ldr	r3, [pc, #128]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a1f      	ldr	r2, [pc, #124]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	4b19      	ldr	r3, [pc, #100]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	4a18      	ldr	r2, [pc, #96]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	6313      	str	r3, [r2, #48]	; 0x30
 80012e6:	4b16      	ldr	r3, [pc, #88]	; (8001340 <MX_GPIO_Init+0xd4>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f8:	4812      	ldr	r0, [pc, #72]	; (8001344 <MX_GPIO_Init+0xd8>)
 80012fa:	f003 fb57 	bl	80049ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	480b      	ldr	r0, [pc, #44]	; (8001344 <MX_GPIO_Init+0xd8>)
 8001318:	f003 f9ac 	bl	8004674 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEG_Pin;
 800131c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001326:	2301      	movs	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEG_GPIO_Port, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_GPIO_Init+0xdc>)
 8001332:	f003 f99f 	bl	8004674 <HAL_GPIO_Init>

}
 8001336:	bf00      	nop
 8001338:	3728      	adds	r7, #40	; 0x28
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	40020800 	.word	0x40020800
 8001348:	40020400 	.word	0x40020400

0800134c <Send>:



// ########################## SEND ##########################
void Send(int16_t uSteer, int16_t uSpeed)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	460a      	mov	r2, r1
 8001356:	80fb      	strh	r3, [r7, #6]
 8001358:	4613      	mov	r3, r2
 800135a:	80bb      	strh	r3, [r7, #4]
  // Create command
  Command.start    = (uint16_t)START_FRAME;
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <Send+0x58>)
 800135e:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 8001362:	801a      	strh	r2, [r3, #0]
  Command.steer    = (int16_t)uSteer;
 8001364:	4a0f      	ldr	r2, [pc, #60]	; (80013a4 <Send+0x58>)
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	8053      	strh	r3, [r2, #2]
  Command.speed    = (int16_t)uSpeed;
 800136a:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <Send+0x58>)
 800136c:	88bb      	ldrh	r3, [r7, #4]
 800136e:	8093      	strh	r3, [r2, #4]
  Command.checksum = (uint16_t)(Command.start ^ Command.steer ^ Command.speed);
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <Send+0x58>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	b21a      	sxth	r2, r3
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <Send+0x58>)
 8001378:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800137c:	4053      	eors	r3, r2
 800137e:	b21a      	sxth	r2, r3
 8001380:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <Send+0x58>)
 8001382:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001386:	4053      	eors	r3, r2
 8001388:	b21b      	sxth	r3, r3
 800138a:	b29a      	uxth	r2, r3
 800138c:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <Send+0x58>)
 800138e:	80da      	strh	r2, [r3, #6]

  // Write to Serial
  //HoverSerial.write((uint8_t *) &Command, sizeof(Command));
  HAL_UART_Transmit(&huart2, (uint8_t*) &Command, sizeof(Command), 100);
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	2208      	movs	r2, #8
 8001394:	4903      	ldr	r1, [pc, #12]	; (80013a4 <Send+0x58>)
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <Send+0x5c>)
 8001398:	f005 fdad 	bl	8006ef6 <HAL_UART_Transmit>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200002e8 	.word	0x200002e8
 80013a8:	200004e0 	.word	0x200004e0

080013ac <Receive>:

// ########################## RECEIVE ##########################
void Receive(uint8_t* byte)
{
 80013ac:	b5b0      	push	{r4, r5, r7, lr}
 80013ae:	b08a      	sub	sp, #40	; 0x28
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
	char buffer[30];

	if(data_available)
 80013b4:	4bad      	ldr	r3, [pc, #692]	; (800166c <Receive+0x2c0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d01b      	beq.n	80013f4 <Receive+0x48>
	{
		incomingByte = *byte;             // Read the incoming byte
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4bab      	ldr	r3, [pc, #684]	; (8001670 <Receive+0x2c4>)
 80013c2:	701a      	strb	r2, [r3, #0]
		bufStartFrame = ((uint16_t) (incomingByte) << 8) | incomingBytePrev; // Construct the start frame
 80013c4:	4baa      	ldr	r3, [pc, #680]	; (8001670 <Receive+0x2c4>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	4ba9      	ldr	r3, [pc, #676]	; (8001674 <Receive+0x2c8>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	4313      	orrs	r3, r2
 80013d4:	b21b      	sxth	r3, r3
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	4ba7      	ldr	r3, [pc, #668]	; (8001678 <Receive+0x2cc>)
 80013da:	801a      	strh	r2, [r3, #0]
		incomingBytePrev = incomingByte;
 80013dc:	4ba4      	ldr	r3, [pc, #656]	; (8001670 <Receive+0x2c4>)
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	4ba4      	ldr	r3, [pc, #656]	; (8001674 <Receive+0x2c8>)
 80013e2:	701a      	strb	r2, [r3, #0]
		data_available = 0;
 80013e4:	4ba1      	ldr	r3, [pc, #644]	; (800166c <Receive+0x2c0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, byte, sizeof(*byte)); //ponowne oczekiwanie na przerwanie
 80013ea:	2201      	movs	r2, #1
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	48a3      	ldr	r0, [pc, #652]	; (800167c <Receive+0x2d0>)
 80013f0:	f005 fe13 	bl	800701a <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart1, (uint8_t*) &bufStartFrame, sizeof(bufStartFrame),100);
        return;
    #endif

    // Copy received data
    if (bufStartFrame == START_FRAME) {	                    // Initialize if new data is detected
 80013f4:	4ba0      	ldr	r3, [pc, #640]	; (8001678 <Receive+0x2cc>)
 80013f6:	881b      	ldrh	r3, [r3, #0]
 80013f8:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d116      	bne.n	800142e <Receive+0x82>
        p       = (uint8_t *)&NewFeedback;
 8001400:	4b9f      	ldr	r3, [pc, #636]	; (8001680 <Receive+0x2d4>)
 8001402:	4aa0      	ldr	r2, [pc, #640]	; (8001684 <Receive+0x2d8>)
 8001404:	601a      	str	r2, [r3, #0]
        *p++    = incomingBytePrev;
 8001406:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <Receive+0x2d4>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	1c5a      	adds	r2, r3, #1
 800140c:	499c      	ldr	r1, [pc, #624]	; (8001680 <Receive+0x2d4>)
 800140e:	600a      	str	r2, [r1, #0]
 8001410:	4a98      	ldr	r2, [pc, #608]	; (8001674 <Receive+0x2c8>)
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	701a      	strb	r2, [r3, #0]
        *p++    = incomingByte;
 8001416:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <Receive+0x2d4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	4998      	ldr	r1, [pc, #608]	; (8001680 <Receive+0x2d4>)
 800141e:	600a      	str	r2, [r1, #0]
 8001420:	4a93      	ldr	r2, [pc, #588]	; (8001670 <Receive+0x2c4>)
 8001422:	7812      	ldrb	r2, [r2, #0]
 8001424:	701a      	strb	r2, [r3, #0]
        idx     = 2;
 8001426:	4b98      	ldr	r3, [pc, #608]	; (8001688 <Receive+0x2dc>)
 8001428:	2202      	movs	r2, #2
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	e015      	b.n	800145a <Receive+0xae>
    } else if (idx >= 2 && idx < sizeof(SerialFeedback)) {  // Save the new received data
 800142e:	4b96      	ldr	r3, [pc, #600]	; (8001688 <Receive+0x2dc>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d911      	bls.n	800145a <Receive+0xae>
 8001436:	4b94      	ldr	r3, [pc, #592]	; (8001688 <Receive+0x2dc>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b11      	cmp	r3, #17
 800143c:	d80d      	bhi.n	800145a <Receive+0xae>
        *p++    = incomingByte;
 800143e:	4b90      	ldr	r3, [pc, #576]	; (8001680 <Receive+0x2d4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	498e      	ldr	r1, [pc, #568]	; (8001680 <Receive+0x2d4>)
 8001446:	600a      	str	r2, [r1, #0]
 8001448:	4a89      	ldr	r2, [pc, #548]	; (8001670 <Receive+0x2c4>)
 800144a:	7812      	ldrb	r2, [r2, #0]
 800144c:	701a      	strb	r2, [r3, #0]
        idx++;
 800144e:	4b8e      	ldr	r3, [pc, #568]	; (8001688 <Receive+0x2dc>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	b2da      	uxtb	r2, r3
 8001456:	4b8c      	ldr	r3, [pc, #560]	; (8001688 <Receive+0x2dc>)
 8001458:	701a      	strb	r2, [r3, #0]
    }

    // Check if we reached the end of the package
    if (idx == sizeof(SerialFeedback)) {
 800145a:	4b8b      	ldr	r3, [pc, #556]	; (8001688 <Receive+0x2dc>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b12      	cmp	r3, #18
 8001460:	f040 815d 	bne.w	800171e <Receive+0x372>
        uint16_t checksum;
        checksum = (uint16_t)(NewFeedback.start ^ NewFeedback.cmd1 ^ NewFeedback.cmd2 ^ NewFeedback.speedR_meas ^ NewFeedback.speedL_meas
 8001464:	4b87      	ldr	r3, [pc, #540]	; (8001684 <Receive+0x2d8>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b21a      	sxth	r2, r3
 800146a:	4b86      	ldr	r3, [pc, #536]	; (8001684 <Receive+0x2d8>)
 800146c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001470:	4053      	eors	r3, r2
 8001472:	b21a      	sxth	r2, r3
 8001474:	4b83      	ldr	r3, [pc, #524]	; (8001684 <Receive+0x2d8>)
 8001476:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800147a:	4053      	eors	r3, r2
 800147c:	b21a      	sxth	r2, r3
 800147e:	4b81      	ldr	r3, [pc, #516]	; (8001684 <Receive+0x2d8>)
 8001480:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001484:	4053      	eors	r3, r2
 8001486:	b21a      	sxth	r2, r3
 8001488:	4b7e      	ldr	r3, [pc, #504]	; (8001684 <Receive+0x2d8>)
 800148a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800148e:	4053      	eors	r3, r2
 8001490:	b21a      	sxth	r2, r3
                            ^ NewFeedback.batVoltage ^ NewFeedback.boardTemp ^ NewFeedback.cmdLed);
 8001492:	4b7c      	ldr	r3, [pc, #496]	; (8001684 <Receive+0x2d8>)
 8001494:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001498:	4053      	eors	r3, r2
 800149a:	b21a      	sxth	r2, r3
 800149c:	4b79      	ldr	r3, [pc, #484]	; (8001684 <Receive+0x2d8>)
 800149e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014a2:	4053      	eors	r3, r2
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	4b77      	ldr	r3, [pc, #476]	; (8001684 <Receive+0x2d8>)
 80014a8:	89db      	ldrh	r3, [r3, #14]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4053      	eors	r3, r2
 80014ae:	b21b      	sxth	r3, r3
        checksum = (uint16_t)(NewFeedback.start ^ NewFeedback.cmd1 ^ NewFeedback.cmd2 ^ NewFeedback.speedR_meas ^ NewFeedback.speedL_meas
 80014b0:	84fb      	strh	r3, [r7, #38]	; 0x26

        // Check validity of the new data
        if (NewFeedback.start == START_FRAME && checksum == NewFeedback.checksum) {
 80014b2:	4b74      	ldr	r3, [pc, #464]	; (8001684 <Receive+0x2d8>)
 80014b4:	881b      	ldrh	r3, [r3, #0]
 80014b6:	f64a 32cd 	movw	r2, #43981	; 0xabcd
 80014ba:	4293      	cmp	r3, r2
 80014bc:	f040 8106 	bne.w	80016cc <Receive+0x320>
 80014c0:	4b70      	ldr	r3, [pc, #448]	; (8001684 <Receive+0x2d8>)
 80014c2:	8a1b      	ldrh	r3, [r3, #16]
 80014c4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80014c6:	429a      	cmp	r2, r3
 80014c8:	f040 8100 	bne.w	80016cc <Receive+0x320>
            // Copy the new data
            memcpy(&Feedback, &NewFeedback, sizeof(SerialFeedback));
 80014cc:	4b6f      	ldr	r3, [pc, #444]	; (800168c <Receive+0x2e0>)
 80014ce:	4a6d      	ldr	r2, [pc, #436]	; (8001684 <Receive+0x2d8>)
 80014d0:	6815      	ldr	r5, [r2, #0]
 80014d2:	6854      	ldr	r4, [r2, #4]
 80014d4:	6890      	ldr	r0, [r2, #8]
 80014d6:	68d1      	ldr	r1, [r2, #12]
 80014d8:	601d      	str	r5, [r3, #0]
 80014da:	605c      	str	r4, [r3, #4]
 80014dc:	6098      	str	r0, [r3, #8]
 80014de:	60d9      	str	r1, [r3, #12]
 80014e0:	8a12      	ldrh	r2, [r2, #16]
 80014e2:	821a      	strh	r2, [r3, #16]

            // Print data to built-in Serial
            sprintf(buffer, "1: ");
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	4969      	ldr	r1, [pc, #420]	; (8001690 <Receive+0x2e4>)
 80014ea:	4618      	mov	r0, r3
 80014ec:	f007 fb0e 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 80014f0:	f107 0308 	add.w	r3, r7, #8
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7fe fe73 	bl	80001e0 <strlen>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	f107 0108 	add.w	r1, r7, #8
 8001502:	2364      	movs	r3, #100	; 0x64
 8001504:	485d      	ldr	r0, [pc, #372]	; (800167c <Receive+0x2d0>)
 8001506:	f005 fcf6 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.cmd1, sizeof(Feedback.cmd1), 100);
 800150a:	2364      	movs	r3, #100	; 0x64
 800150c:	2202      	movs	r2, #2
 800150e:	4961      	ldr	r1, [pc, #388]	; (8001694 <Receive+0x2e8>)
 8001510:	485a      	ldr	r0, [pc, #360]	; (800167c <Receive+0x2d0>)
 8001512:	f005 fcf0 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "2: ");
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	495f      	ldr	r1, [pc, #380]	; (8001698 <Receive+0x2ec>)
 800151c:	4618      	mov	r0, r3
 800151e:	f007 faf5 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe fe5a 	bl	80001e0 <strlen>
 800152c:	4603      	mov	r3, r0
 800152e:	b29a      	uxth	r2, r3
 8001530:	f107 0108 	add.w	r1, r7, #8
 8001534:	2364      	movs	r3, #100	; 0x64
 8001536:	4851      	ldr	r0, [pc, #324]	; (800167c <Receive+0x2d0>)
 8001538:	f005 fcdd 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.cmd2, sizeof(Feedback.cmd2), 100);
 800153c:	2364      	movs	r3, #100	; 0x64
 800153e:	2202      	movs	r2, #2
 8001540:	4956      	ldr	r1, [pc, #344]	; (800169c <Receive+0x2f0>)
 8001542:	484e      	ldr	r0, [pc, #312]	; (800167c <Receive+0x2d0>)
 8001544:	f005 fcd7 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "3: ");
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	4954      	ldr	r1, [pc, #336]	; (80016a0 <Receive+0x2f4>)
 800154e:	4618      	mov	r0, r3
 8001550:	f007 fadc 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	4618      	mov	r0, r3
 800155a:	f7fe fe41 	bl	80001e0 <strlen>
 800155e:	4603      	mov	r3, r0
 8001560:	b29a      	uxth	r2, r3
 8001562:	f107 0108 	add.w	r1, r7, #8
 8001566:	2364      	movs	r3, #100	; 0x64
 8001568:	4844      	ldr	r0, [pc, #272]	; (800167c <Receive+0x2d0>)
 800156a:	f005 fcc4 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.speedR_meas, sizeof(Feedback.speedR_meas), 100);
 800156e:	2364      	movs	r3, #100	; 0x64
 8001570:	2202      	movs	r2, #2
 8001572:	494c      	ldr	r1, [pc, #304]	; (80016a4 <Receive+0x2f8>)
 8001574:	4841      	ldr	r0, [pc, #260]	; (800167c <Receive+0x2d0>)
 8001576:	f005 fcbe 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "4: ");
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	494a      	ldr	r1, [pc, #296]	; (80016a8 <Receive+0x2fc>)
 8001580:	4618      	mov	r0, r3
 8001582:	f007 fac3 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 8001586:	f107 0308 	add.w	r3, r7, #8
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe fe28 	bl	80001e0 <strlen>
 8001590:	4603      	mov	r3, r0
 8001592:	b29a      	uxth	r2, r3
 8001594:	f107 0108 	add.w	r1, r7, #8
 8001598:	2364      	movs	r3, #100	; 0x64
 800159a:	4838      	ldr	r0, [pc, #224]	; (800167c <Receive+0x2d0>)
 800159c:	f005 fcab 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.speedL_meas, sizeof(Feedback.speedL_meas), 100);
 80015a0:	2364      	movs	r3, #100	; 0x64
 80015a2:	2202      	movs	r2, #2
 80015a4:	4941      	ldr	r1, [pc, #260]	; (80016ac <Receive+0x300>)
 80015a6:	4835      	ldr	r0, [pc, #212]	; (800167c <Receive+0x2d0>)
 80015a8:	f005 fca5 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "5: ");
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	493f      	ldr	r1, [pc, #252]	; (80016b0 <Receive+0x304>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f007 faaa 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 80015b8:	f107 0308 	add.w	r3, r7, #8
 80015bc:	4618      	mov	r0, r3
 80015be:	f7fe fe0f 	bl	80001e0 <strlen>
 80015c2:	4603      	mov	r3, r0
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	f107 0108 	add.w	r1, r7, #8
 80015ca:	2364      	movs	r3, #100	; 0x64
 80015cc:	482b      	ldr	r0, [pc, #172]	; (800167c <Receive+0x2d0>)
 80015ce:	f005 fc92 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.batVoltage, sizeof(Feedback.batVoltage), 100);
 80015d2:	2364      	movs	r3, #100	; 0x64
 80015d4:	2202      	movs	r2, #2
 80015d6:	4937      	ldr	r1, [pc, #220]	; (80016b4 <Receive+0x308>)
 80015d8:	4828      	ldr	r0, [pc, #160]	; (800167c <Receive+0x2d0>)
 80015da:	f005 fc8c 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "6: ");
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4935      	ldr	r1, [pc, #212]	; (80016b8 <Receive+0x30c>)
 80015e4:	4618      	mov	r0, r3
 80015e6:	f007 fa91 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 80015ea:	f107 0308 	add.w	r3, r7, #8
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe fdf6 	bl	80001e0 <strlen>
 80015f4:	4603      	mov	r3, r0
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	f107 0108 	add.w	r1, r7, #8
 80015fc:	2364      	movs	r3, #100	; 0x64
 80015fe:	481f      	ldr	r0, [pc, #124]	; (800167c <Receive+0x2d0>)
 8001600:	f005 fc79 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.boardTemp, sizeof(Feedback.boardTemp), 100);
 8001604:	2364      	movs	r3, #100	; 0x64
 8001606:	2202      	movs	r2, #2
 8001608:	492c      	ldr	r1, [pc, #176]	; (80016bc <Receive+0x310>)
 800160a:	481c      	ldr	r0, [pc, #112]	; (800167c <Receive+0x2d0>)
 800160c:	f005 fc73 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "7: ");
 8001610:	f107 0308 	add.w	r3, r7, #8
 8001614:	492a      	ldr	r1, [pc, #168]	; (80016c0 <Receive+0x314>)
 8001616:	4618      	mov	r0, r3
 8001618:	f007 fa78 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 800161c:	f107 0308 	add.w	r3, r7, #8
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe fddd 	bl	80001e0 <strlen>
 8001626:	4603      	mov	r3, r0
 8001628:	b29a      	uxth	r2, r3
 800162a:	f107 0108 	add.w	r1, r7, #8
 800162e:	2364      	movs	r3, #100	; 0x64
 8001630:	4812      	ldr	r0, [pc, #72]	; (800167c <Receive+0x2d0>)
 8001632:	f005 fc60 	bl	8006ef6 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*) &Feedback.cmdLed, sizeof(Feedback.cmdLed), 100);
 8001636:	2364      	movs	r3, #100	; 0x64
 8001638:	2202      	movs	r2, #2
 800163a:	4922      	ldr	r1, [pc, #136]	; (80016c4 <Receive+0x318>)
 800163c:	480f      	ldr	r0, [pc, #60]	; (800167c <Receive+0x2d0>)
 800163e:	f005 fc5a 	bl	8006ef6 <HAL_UART_Transmit>
            sprintf(buffer, "\n\r");
 8001642:	f107 0308 	add.w	r3, r7, #8
 8001646:	4920      	ldr	r1, [pc, #128]	; (80016c8 <Receive+0x31c>)
 8001648:	4618      	mov	r0, r3
 800164a:	f007 fa5f 	bl	8008b0c <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 800164e:	f107 0308 	add.w	r3, r7, #8
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fdc4 	bl	80001e0 <strlen>
 8001658:	4603      	mov	r3, r0
 800165a:	b29a      	uxth	r2, r3
 800165c:	f107 0108 	add.w	r1, r7, #8
 8001660:	2364      	movs	r3, #100	; 0x64
 8001662:	4806      	ldr	r0, [pc, #24]	; (800167c <Receive+0x2d0>)
 8001664:	f005 fc47 	bl	8006ef6 <HAL_UART_Transmit>
 8001668:	e056      	b.n	8001718 <Receive+0x36c>
 800166a:	bf00      	nop
 800166c:	200002d0 	.word	0x200002d0
 8001670:	200001f9 	.word	0x200001f9
 8001674:	200001fa 	.word	0x200001fa
 8001678:	200002ce 	.word	0x200002ce
 800167c:	200004e0 	.word	0x200004e0
 8001680:	200002b8 	.word	0x200002b8
 8001684:	200002bc 	.word	0x200002bc
 8001688:	200001f8 	.word	0x200001f8
 800168c:	200002d4 	.word	0x200002d4
 8001690:	0800b470 	.word	0x0800b470
 8001694:	200002d6 	.word	0x200002d6
 8001698:	0800b474 	.word	0x0800b474
 800169c:	200002d8 	.word	0x200002d8
 80016a0:	0800b478 	.word	0x0800b478
 80016a4:	200002da 	.word	0x200002da
 80016a8:	0800b47c 	.word	0x0800b47c
 80016ac:	200002dc 	.word	0x200002dc
 80016b0:	0800b480 	.word	0x0800b480
 80016b4:	200002de 	.word	0x200002de
 80016b8:	0800b484 	.word	0x0800b484
 80016bc:	200002e0 	.word	0x200002e0
 80016c0:	0800b488 	.word	0x0800b488
 80016c4:	200002e2 	.word	0x200002e2
 80016c8:	0800b48c 	.word	0x0800b48c
            Serial.print(" 4: ");  Serial.print(Feedback.speedL_meas);
            Serial.print(" 5: ");  Serial.print(Feedback.batVoltage);
            Serial.print(" 6: ");  Serial.print(Feedback.boardTemp);
            Serial.print(" 7: ");  Serial.println(Feedback.cmdLed);*/
        } else {
        	sprintf(buffer, "Non-valid data skipped");
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	4917      	ldr	r1, [pc, #92]	; (8001730 <Receive+0x384>)
 80016d2:	4618      	mov	r0, r3
 80016d4:	f007 fa1a 	bl	8008b0c <siprintf>
        	HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 80016d8:	f107 0308 	add.w	r3, r7, #8
 80016dc:	4618      	mov	r0, r3
 80016de:	f7fe fd7f 	bl	80001e0 <strlen>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	f107 0108 	add.w	r1, r7, #8
 80016ea:	2364      	movs	r3, #100	; 0x64
 80016ec:	4811      	ldr	r0, [pc, #68]	; (8001734 <Receive+0x388>)
 80016ee:	f005 fc02 	bl	8006ef6 <HAL_UART_Transmit>
        	sprintf(buffer, "\n\r");
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	4910      	ldr	r1, [pc, #64]	; (8001738 <Receive+0x38c>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f007 fa07 	bl	8008b0c <siprintf>
        	HAL_UART_Transmit(&huart2, (uint8_t*) &buffer, strlen(buffer), 100);
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	4618      	mov	r0, r3
 8001704:	f7fe fd6c 	bl	80001e0 <strlen>
 8001708:	4603      	mov	r3, r0
 800170a:	b29a      	uxth	r2, r3
 800170c:	f107 0108 	add.w	r1, r7, #8
 8001710:	2364      	movs	r3, #100	; 0x64
 8001712:	4808      	ldr	r0, [pc, #32]	; (8001734 <Receive+0x388>)
 8001714:	f005 fbef 	bl	8006ef6 <HAL_UART_Transmit>
          //Serial.println("Non-valid data skipped");
        }
        idx = 0;    // Reset the index (it prevents to enter in this if condition in the next cycle)
 8001718:	4b08      	ldr	r3, [pc, #32]	; (800173c <Receive+0x390>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
    }

    // Update previous states
    incomingBytePrev = incomingByte;
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <Receive+0x394>)
 8001720:	781a      	ldrb	r2, [r3, #0]
 8001722:	4b08      	ldr	r3, [pc, #32]	; (8001744 <Receive+0x398>)
 8001724:	701a      	strb	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	; 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bdb0      	pop	{r4, r5, r7, pc}
 800172e:	bf00      	nop
 8001730:	0800b490 	.word	0x0800b490
 8001734:	200004e0 	.word	0x200004e0
 8001738:	0800b48c 	.word	0x0800b48c
 800173c:	200001f8 	.word	0x200001f8
 8001740:	200001f9 	.word	0x200001f9
 8001744:	200001fa 	.word	0x200001fa

08001748 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_I2C1_Init+0x50>)
 800174e:	4a13      	ldr	r2, [pc, #76]	; (800179c <MX_I2C1_Init+0x54>)
 8001750:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_I2C1_Init+0x50>)
 8001754:	4a12      	ldr	r2, [pc, #72]	; (80017a0 <MX_I2C1_Init+0x58>)
 8001756:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001758:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_I2C1_Init+0x50>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_I2C1_Init+0x50>)
 8001760:	2200      	movs	r2, #0
 8001762:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_I2C1_Init+0x50>)
 8001766:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800176a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <MX_I2C1_Init+0x50>)
 800176e:	2200      	movs	r2, #0
 8001770:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_I2C1_Init+0x50>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001778:	4b07      	ldr	r3, [pc, #28]	; (8001798 <MX_I2C1_Init+0x50>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800177e:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_I2C1_Init+0x50>)
 8001780:	2200      	movs	r2, #0
 8001782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001784:	4804      	ldr	r0, [pc, #16]	; (8001798 <MX_I2C1_Init+0x50>)
 8001786:	f003 f945 	bl	8004a14 <HAL_I2C_Init>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001790:	f000 fba6 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}
 8001798:	200002f0 	.word	0x200002f0
 800179c:	40005400 	.word	0x40005400
 80017a0:	00061a80 	.word	0x00061a80

080017a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a19      	ldr	r2, [pc, #100]	; (8001828 <HAL_I2C_MspInit+0x84>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d12b      	bne.n	800181e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b18      	ldr	r3, [pc, #96]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	4a17      	ldr	r2, [pc, #92]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	6313      	str	r3, [r2, #48]	; 0x30
 80017d6:	4b15      	ldr	r3, [pc, #84]	; (800182c <HAL_I2C_MspInit+0x88>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017e2:	23c0      	movs	r3, #192	; 0xc0
 80017e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017e6:	2312      	movs	r3, #18
 80017e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017f2:	2304      	movs	r3, #4
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	480c      	ldr	r0, [pc, #48]	; (8001830 <HAL_I2C_MspInit+0x8c>)
 80017fe:	f002 ff39 	bl	8004674 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_I2C_MspInit+0x88>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_I2C_MspInit+0x88>)
 800180c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001810:	6413      	str	r3, [r2, #64]	; 0x40
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_I2C_MspInit+0x88>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800181e:	bf00      	nop
 8001820:	3728      	adds	r7, #40	; 0x28
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40005400 	.word	0x40005400
 800182c:	40023800 	.word	0x40023800
 8001830:	40020400 	.word	0x40020400

08001834 <ibus_init>:
static uint8_t fail_safe_flag = 0;


/* Main Functions */
void ibus_init()
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IBUS_UART, uart_rx_buffer, 32);
 8001838:	2220      	movs	r2, #32
 800183a:	4903      	ldr	r1, [pc, #12]	; (8001848 <ibus_init+0x14>)
 800183c:	4803      	ldr	r0, [pc, #12]	; (800184c <ibus_init+0x18>)
 800183e:	f005 fc1c 	bl	800707a <HAL_UART_Receive_DMA>
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200001fc 	.word	0x200001fc
 800184c:	2000049c 	.word	0x2000049c

08001850 <ibus_read>:

bool ibus_read(uint16_t* ibus_data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
	if(!ibus_is_valid()) 
 8001858:	f000 f81a 	bl	8001890 <ibus_is_valid>
 800185c:	4603      	mov	r3, r0
 800185e:	f083 0301 	eor.w	r3, r3, #1
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <ibus_read+0x1c>
		return false;
 8001868:	2300      	movs	r3, #0
 800186a:	e00d      	b.n	8001888 <ibus_read+0x38>

	if(!ibus_checksum())
 800186c:	f000 f828 	bl	80018c0 <ibus_checksum>
 8001870:	4603      	mov	r3, r0
 8001872:	f083 0301 	eor.w	r3, r3, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <ibus_read+0x30>
		return false;
 800187c:	2300      	movs	r3, #0
 800187e:	e003      	b.n	8001888 <ibus_read+0x38>

	ibus_update(ibus_data);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f000 f84d 	bl	8001920 <ibus_update>
	return true;
 8001886:	2301      	movs	r3, #1
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <ibus_is_valid>:


/* Sub Functions */
bool ibus_is_valid()
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
	// is it ibus?
	return (uart_rx_buffer[0] == IBUS_LENGTH && uart_rx_buffer[1] == IBUS_COMMAND40);
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <ibus_is_valid+0x2c>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b20      	cmp	r3, #32
 800189a:	d105      	bne.n	80018a8 <ibus_is_valid+0x18>
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <ibus_is_valid+0x2c>)
 800189e:	785b      	ldrb	r3, [r3, #1]
 80018a0:	2b40      	cmp	r3, #64	; 0x40
 80018a2:	d101      	bne.n	80018a8 <ibus_is_valid+0x18>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <ibus_is_valid+0x1a>
 80018a8:	2300      	movs	r3, #0
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	b2db      	uxtb	r3, r3
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200001fc 	.word	0x200001fc

080018c0 <ibus_checksum>:

bool ibus_checksum()
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 	uint16_t checksum_cal = 0xffff;
 80018c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ca:	81fb      	strh	r3, [r7, #14]
	uint16_t checksum_ibus;

	for(int i = 0; i < 30; i++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	e00a      	b.n	80018e8 <ibus_checksum+0x28>
	{
		checksum_cal -= uart_rx_buffer[i];
 80018d2:	4a12      	ldr	r2, [pc, #72]	; (800191c <ibus_checksum+0x5c>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4413      	add	r3, r2
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	b29b      	uxth	r3, r3
 80018dc:	89fa      	ldrh	r2, [r7, #14]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 30; i++)
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	3301      	adds	r3, #1
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2b1d      	cmp	r3, #29
 80018ec:	ddf1      	ble.n	80018d2 <ibus_checksum+0x12>
	}

	checksum_ibus = uart_rx_buffer[31] << 8 | uart_rx_buffer[30]; // checksum value from ibus
 80018ee:	4b0b      	ldr	r3, [pc, #44]	; (800191c <ibus_checksum+0x5c>)
 80018f0:	7fdb      	ldrb	r3, [r3, #31]
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	b21a      	sxth	r2, r3
 80018f6:	4b09      	ldr	r3, [pc, #36]	; (800191c <ibus_checksum+0x5c>)
 80018f8:	7f9b      	ldrb	r3, [r3, #30]
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b21b      	sxth	r3, r3
 8001900:	80fb      	strh	r3, [r7, #6]
	return (checksum_ibus == checksum_cal);
 8001902:	88fa      	ldrh	r2, [r7, #6]
 8001904:	89fb      	ldrh	r3, [r7, #14]
 8001906:	429a      	cmp	r2, r3
 8001908:	bf0c      	ite	eq
 800190a:	2301      	moveq	r3, #1
 800190c:	2300      	movne	r3, #0
 800190e:	b2db      	uxtb	r3, r3
}
 8001910:	4618      	mov	r0, r3
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	200001fc 	.word	0x200001fc

08001920 <ibus_update>:

void ibus_update(uint16_t* ibus_data)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8001928:	2300      	movs	r3, #0
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	2302      	movs	r3, #2
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	e018      	b.n	8001964 <ibus_update+0x44>
	{
		ibus_data[ch_index] = uart_rx_buffer[bf_index + 1] << 8 | uart_rx_buffer[bf_index];
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	3301      	adds	r3, #1
 8001936:	4a10      	ldr	r2, [pc, #64]	; (8001978 <ibus_update+0x58>)
 8001938:	5cd3      	ldrb	r3, [r2, r3]
 800193a:	021b      	lsls	r3, r3, #8
 800193c:	b21a      	sxth	r2, r3
 800193e:	490e      	ldr	r1, [pc, #56]	; (8001978 <ibus_update+0x58>)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	440b      	add	r3, r1
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b21b      	sxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b219      	sxth	r1, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	b28a      	uxth	r2, r1
 8001956:	801a      	strh	r2, [r3, #0]
	for(int ch_index = 0, bf_index = 2; ch_index < IBUS_USER_CHANNELS; ch_index++, bf_index += 2)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	3301      	adds	r3, #1
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	68bb      	ldr	r3, [r7, #8]
 8001960:	3302      	adds	r3, #2
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b09      	cmp	r3, #9
 8001968:	dde3      	ble.n	8001932 <ibus_update+0x12>
	}
}
 800196a:	bf00      	nop
 800196c:	bf00      	nop
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr
 8001978:	200001fc 	.word	0x200001fc

0800197c <ibus_soft_failsafe>:

/**
 * @note FS-A8S don't have fail safe feature, So make software fail-safe.
 */
void ibus_soft_failsafe(uint16_t* ibus_data, uint8_t fail_safe_max)
{	
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	460b      	mov	r3, r1
 8001986:	70fb      	strb	r3, [r7, #3]
	fail_safe_flag++;
 8001988:	4b18      	ldr	r3, [pc, #96]	; (80019ec <ibus_soft_failsafe+0x70>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	3301      	adds	r3, #1
 800198e:	b2da      	uxtb	r2, r3
 8001990:	4b16      	ldr	r3, [pc, #88]	; (80019ec <ibus_soft_failsafe+0x70>)
 8001992:	701a      	strb	r2, [r3, #0]

	if(fail_safe_max > fail_safe_flag)
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <ibus_soft_failsafe+0x70>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	429a      	cmp	r2, r3
 800199c:	d820      	bhi.n	80019e0 <ibus_soft_failsafe+0x64>
		return;

	// Clear ibus data
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	e008      	b.n	80019b6 <ibus_soft_failsafe+0x3a>
		ibus_data[i] = 0;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	4413      	add	r3, r2
 80019ac:	2200      	movs	r2, #0
 80019ae:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < IBUS_USER_CHANNELS; i++)
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	3301      	adds	r3, #1
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2b09      	cmp	r3, #9
 80019ba:	ddf3      	ble.n	80019a4 <ibus_soft_failsafe+0x28>

	// Clear ibus buffer
	for(int j = 0; j < IBUS_LENGTH; j++)
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	e007      	b.n	80019d2 <ibus_soft_failsafe+0x56>
		uart_rx_buffer[j] = 0;
 80019c2:	4a0b      	ldr	r2, [pc, #44]	; (80019f0 <ibus_soft_failsafe+0x74>)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4413      	add	r3, r2
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < IBUS_LENGTH; j++)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	3301      	adds	r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	2b1f      	cmp	r3, #31
 80019d6:	ddf4      	ble.n	80019c2 <ibus_soft_failsafe+0x46>

	fail_safe_flag = 0;
 80019d8:	4b04      	ldr	r3, [pc, #16]	; (80019ec <ibus_soft_failsafe+0x70>)
 80019da:	2200      	movs	r2, #0
 80019dc:	701a      	strb	r2, [r3, #0]
	return;
 80019de:	e000      	b.n	80019e2 <ibus_soft_failsafe+0x66>
		return;
 80019e0:	bf00      	nop
}
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	2000021c 	.word	0x2000021c
 80019f0:	200001fc 	.word	0x200001fc

080019f4 <ibus_reset_failsafe>:

/**
 * @note This function is located in HAL_UART_RxCpltCallback.
 */
void ibus_reset_failsafe()
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
		fail_safe_flag = 0; // flag reset
 80019f8:	4b03      	ldr	r3, [pc, #12]	; (8001a08 <ibus_reset_failsafe+0x14>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	2000021c 	.word	0x2000021c
 8001a0c:	00000000 	.word	0x00000000

08001a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a10:	b5b0      	push	{r4, r5, r7, lr}
 8001a12:	b0a8      	sub	sp, #160	; 0xa0
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char buffer[100];
	uint8_t byte;

	float gyrotesttheta = 0;
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	_Bool mpu6050_ready = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b

	uint16_t ibus_data[IBUS_USER_CHANNELS];
	uint32_t loop_timer = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float time = 0;
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a32:	f001 fcc7 	bl	80033c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a36:	f000 f9d9 	bl	8001dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3a:	f7ff fc17 	bl	800126c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a3e:	f7ff fe83 	bl	8001748 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001a42:	f001 fb29 	bl	8003098 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001a46:	f001 fb51 	bl	80030ec <MX_USART2_UART_Init>
  MX_DMA_Init();
 8001a4a:	f7ff fbef 	bl	800122c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001a4e:	f001 fb77 	bl	8003140 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001a52:	f7ff fa7d 	bl	8000f50 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001a56:	f001 f9b7 	bl	8002dc8 <MX_TIM3_Init>
  MX_TIM11_Init();
 8001a5a:	f001 fa35 	bl	8002ec8 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(2000);
 8001a5e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a62:	f001 fd21 	bl	80034a8 <HAL_Delay>
	mpu6050_ready = MPU6050_Init();	//moe podmieni rezystory na I2C bo musiaem da pullup software'owy
 8001a66:	f000 fa41 	bl	8001eec <MPU6050_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
	HAL_Delay(10);
 8001a70:	200a      	movs	r0, #10
 8001a72:	f001 fd19 	bl	80034a8 <HAL_Delay>

	ibus_init();
 8001a76:	f7ff fedd 	bl	8001834 <ibus_init>
	ibus_read(ibus_data);
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fee7 	bl	8001850 <ibus_read>

	HAL_UART_Receive_IT(&huart2, &byte, sizeof(byte)); //oczekiwanie na przerwanie
 8001a82:	f107 031b 	add.w	r3, r7, #27
 8001a86:	2201      	movs	r2, #1
 8001a88:	4619      	mov	r1, r3
 8001a8a:	489d      	ldr	r0, [pc, #628]	; (8001d00 <main+0x2f0>)
 8001a8c:	f005 fac5 	bl	800701a <HAL_UART_Receive_IT>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001a90:	2100      	movs	r1, #0
 8001a92:	489c      	ldr	r0, [pc, #624]	; (8001d04 <main+0x2f4>)
 8001a94:	f004 fc6e 	bl	8006374 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001a98:	2104      	movs	r1, #4
 8001a9a:	489a      	ldr	r0, [pc, #616]	; (8001d04 <main+0x2f4>)
 8001a9c:	f004 fc6a 	bl	8006374 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	4899      	ldr	r0, [pc, #612]	; (8001d08 <main+0x2f8>)
 8001aa4:	f004 fc66 	bl	8006374 <HAL_TIM_PWM_Start>
//	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, 1100);
	uint16_t switch_vibrations_counter = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	uint32_t fall_counter = 0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	loop_timer = getCurrentMicros();
 8001ab4:	f7ff fb40 	bl	8001138 <getCurrentMicros>
 8001ab8:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
		if (mpu6050_ready) {
 8001abc:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0fb      	beq.n	8001abc <main+0xac>

			// Check for new received data
			Receive(&byte);
 8001ac4:	f107 031b 	add.w	r3, r7, #27
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fc6f 	bl	80013ac <Receive>

			ibus_read(ibus_data);
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff febd 	bl	8001850 <ibus_read>
			ibus_soft_failsafe(ibus_data, 10); // if ibus is not updated, clear ibus data.
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	210a      	movs	r1, #10
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ff4e 	bl	800197c <ibus_soft_failsafe>

			balancing_switch = ibus_data[8 - 1];
 8001ae0:	8a7a      	ldrh	r2, [r7, #18]
 8001ae2:	4b8a      	ldr	r3, [pc, #552]	; (8001d0c <main+0x2fc>)
 8001ae4:	801a      	strh	r2, [r3, #0]
			uint16_t Relay_SW = ibus_data[6 - 1];	//zalacz silniki
 8001ae6:	89fb      	ldrh	r3, [r7, #14]
 8001ae8:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

			silnik = ibus_data[4 - 1];
 8001aec:	897b      	ldrh	r3, [r7, #10]
 8001aee:	b21a      	sxth	r2, r3
 8001af0:	4b87      	ldr	r3, [pc, #540]	; (8001d10 <main+0x300>)
 8001af2:	801a      	strh	r2, [r3, #0]
			 } else {
			 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
			 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
			 }
			 }*/
			float acctheta = MPU6050_Read_Accel();
 8001af4:	f000 fa70 	bl	8001fd8 <MPU6050_Read_Accel>
 8001af8:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
			float gyrotheta = MPU6050_Read_Gyro(time);
 8001afc:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 8001b00:	f000 faf0 	bl	80020e4 <MPU6050_Read_Gyro>
 8001b04:	ed87 0a20 	vstr	s0, [r7, #128]	; 0x80
			gyrotesttheta += (gyrotheta * time);
 8001b08:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001b0c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b14:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8001b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
			theta = 0.9995 * (theta + gyrotheta * time)
 8001b20:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001b24:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b2c:	4b79      	ldr	r3, [pc, #484]	; (8001d14 <main+0x304>)
 8001b2e:	edd3 7a00 	vldr	s15, [r3]
 8001b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b36:	ee17 0a90 	vmov	r0, s15
 8001b3a:	f7fe fd0d 	bl	8000558 <__aeabi_f2d>
 8001b3e:	a36c      	add	r3, pc, #432	; (adr r3, 8001cf0 <main+0x2e0>)
 8001b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b44:	f7fe fd60 	bl	8000608 <__aeabi_dmul>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4614      	mov	r4, r2
 8001b4e:	461d      	mov	r5, r3
					+ (1 - 0.9995) * acctheta;
 8001b50:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001b54:	f7fe fd00 	bl	8000558 <__aeabi_f2d>
 8001b58:	a367      	add	r3, pc, #412	; (adr r3, 8001cf8 <main+0x2e8>)
 8001b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5e:	f7fe fd53 	bl	8000608 <__aeabi_dmul>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4620      	mov	r0, r4
 8001b68:	4629      	mov	r1, r5
 8001b6a:	f7fe fb97 	bl	800029c <__adddf3>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f7ff f81f 	bl	8000bb8 <__aeabi_d2f>
 8001b7a:	4603      	mov	r3, r0
			theta = 0.9995 * (theta + gyrotheta * time)
 8001b7c:	4a65      	ldr	r2, [pc, #404]	; (8001d14 <main+0x304>)
 8001b7e:	6013      	str	r3, [r2, #0]
			camera_angle(theta);
 8001b80:	4b64      	ldr	r3, [pc, #400]	; (8001d14 <main+0x304>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	eeb0 0a67 	vmov.f32	s0, s15
 8001b8a:	f000 fd81 	bl	8002690 <camera_angle>
			//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
			//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
			//}
			//bezpieczenstwo

			if (balance_state_machine == 0) {			// 4wheel mode
 8001b8e:	4b62      	ldr	r3, [pc, #392]	; (8001d18 <main+0x308>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d134      	bne.n	8001c00 <main+0x1f0>
				horizontal_control(ibus_data);
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 fdb3 	bl	8002704 <horizontal_control>
				if (HAL_GPIO_ReadPin(LEG_GPIO_Port, LEG_Pin)) {
 8001b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ba2:	485e      	ldr	r0, [pc, #376]	; (8001d1c <main+0x30c>)
 8001ba4:	f002 feea 	bl	800497c <HAL_GPIO_ReadPin>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d011      	beq.n	8001bd2 <main+0x1c2>
					switch_vibrations_counter = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bba:	4859      	ldr	r0, [pc, #356]	; (8001d20 <main+0x310>)
 8001bbc:	f002 fef6 	bl	80049ac <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 50);
 8001bc0:	4b50      	ldr	r3, [pc, #320]	; (8001d04 <main+0x2f4>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2232      	movs	r2, #50	; 0x32
 8001bc6:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001bc8:	4b4e      	ldr	r3, [pc, #312]	; (8001d04 <main+0x2f4>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	639a      	str	r2, [r3, #56]	; 0x38
 8001bd0:	e016      	b.n	8001c00 <main+0x1f0>

				} else {
					switch_vibrations_counter++;
 8001bd2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
					if (switch_vibrations_counter > 50) {
 8001bdc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001be0:	2b32      	cmp	r3, #50	; 0x32
 8001be2:	d90d      	bls.n	8001c00 <main+0x1f0>
						HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bea:	484d      	ldr	r0, [pc, #308]	; (8001d20 <main+0x310>)
 8001bec:	f002 fede 	bl	80049ac <HAL_GPIO_WritePin>
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001bf0:	4b44      	ldr	r3, [pc, #272]	; (8001d04 <main+0x2f4>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001bf8:	4b42      	ldr	r3, [pc, #264]	; (8001d04 <main+0x2f4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	639a      	str	r2, [r3, #56]	; 0x38
				//if (theta > 1) {
				//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 50);
				//} else
				//	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
			}
			if (Relay_SW > 1900 && Relay_SW < 2100) {
 8001c00:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001c04:	f240 726c 	movw	r2, #1900	; 0x76c
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	f240 80c9 	bls.w	8001da0 <main+0x390>
 8001c0e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8001c12:	f640 0233 	movw	r2, #2099	; 0x833
 8001c16:	4293      	cmp	r3, r2
 8001c18:	f200 80c2 	bhi.w	8001da0 <main+0x390>
				if (balance_state_machine == 0 && balancing_switch > 1900
 8001c1c:	4b3e      	ldr	r3, [pc, #248]	; (8001d18 <main+0x308>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10e      	bne.n	8001c42 <main+0x232>
 8001c24:	4b39      	ldr	r3, [pc, #228]	; (8001d0c <main+0x2fc>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	f240 726c 	movw	r2, #1900	; 0x76c
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d908      	bls.n	8001c42 <main+0x232>
						&& balancing_switch < 2100) {
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <main+0x2fc>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	f640 0233 	movw	r2, #2099	; 0x833
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d802      	bhi.n	8001c42 <main+0x232>
					balance_state_machine = 1;
 8001c3c:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <main+0x308>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
				}
				if (balance_state_machine == 1) {			// getting up
 8001c42:	4b35      	ldr	r3, [pc, #212]	; (8001d18 <main+0x308>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d10b      	bne.n	8001c62 <main+0x252>
					Send(0, 0);
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff fb7d 	bl	800134c <Send>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001c52:	4b2c      	ldr	r3, [pc, #176]	; (8001d04 <main+0x2f4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2200      	movs	r2, #0
 8001c58:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 100);
 8001c5a:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <main+0x2f4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2264      	movs	r2, #100	; 0x64
 8001c60:	639a      	str	r2, [r3, #56]	; 0x38
				}
				if (balance_state_machine == 1 && theta > 70) {
 8001c62:	4b2d      	ldr	r3, [pc, #180]	; (8001d18 <main+0x308>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d114      	bne.n	8001c94 <main+0x284>
 8001c6a:	4b2a      	ldr	r3, [pc, #168]	; (8001d14 <main+0x304>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001d24 <main+0x314>
 8001c74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	dd0a      	ble.n	8001c94 <main+0x284>
					balance_state_machine = 2;
 8001c7e:	4b26      	ldr	r3, [pc, #152]	; (8001d18 <main+0x308>)
 8001c80:	2202      	movs	r2, #2
 8001c82:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001c84:	4b1f      	ldr	r3, [pc, #124]	; (8001d04 <main+0x2f4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001c8c:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <main+0x2f4>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2200      	movs	r2, #0
 8001c92:	639a      	str	r2, [r3, #56]	; 0x38
				}
				if (balance_state_machine == 2) {			// balancing
 8001c94:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <main+0x308>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d15c      	bne.n	8001d56 <main+0x346>
					balance_state_machine = vertical_control(ibus_data, theta);
 8001c9c:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <main+0x304>)
 8001c9e:	edd3 7a00 	vldr	s15, [r3]
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 fe05 	bl	80028b8 <vertical_control>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <main+0x308>)
 8001cb4:	701a      	strb	r2, [r3, #0]
					fall_counter=0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
					if (HAL_GPIO_ReadPin(LEG_GPIO_Port, LEG_Pin)) {
 8001cbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cc0:	4816      	ldr	r0, [pc, #88]	; (8001d1c <main+0x30c>)
 8001cc2:	f002 fe5b 	bl	800497c <HAL_GPIO_ReadPin>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d02d      	beq.n	8001d28 <main+0x318>
						switch_vibrations_counter = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

						HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cd8:	4811      	ldr	r0, [pc, #68]	; (8001d20 <main+0x310>)
 8001cda:	f002 fe67 	bl	80049ac <HAL_GPIO_WritePin>
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 50);
 8001cde:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <main+0x2f4>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2232      	movs	r2, #50	; 0x32
 8001ce4:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001ce6:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <main+0x2f4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2200      	movs	r2, #0
 8001cec:	639a      	str	r2, [r3, #56]	; 0x38
 8001cee:	e032      	b.n	8001d56 <main+0x346>
 8001cf0:	6c8b4396 	.word	0x6c8b4396
 8001cf4:	3feffbe7 	.word	0x3feffbe7
 8001cf8:	d2f1a800 	.word	0xd2f1a800
 8001cfc:	3f40624d 	.word	0x3f40624d
 8001d00:	200004e0 	.word	0x200004e0
 8001d04:	20000368 	.word	0x20000368
 8001d08:	200003b0 	.word	0x200003b0
 8001d0c:	20000344 	.word	0x20000344
 8001d10:	2000034e 	.word	0x2000034e
 8001d14:	20000348 	.word	0x20000348
 8001d18:	2000021d 	.word	0x2000021d
 8001d1c:	40020400 	.word	0x40020400
 8001d20:	40020800 	.word	0x40020800
 8001d24:	428c0000 	.word	0x428c0000

					} else {
						switch_vibrations_counter++;
 8001d28:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
						if (switch_vibrations_counter > 50) {
 8001d32:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8001d36:	2b32      	cmp	r3, #50	; 0x32
 8001d38:	d90d      	bls.n	8001d56 <main+0x346>
							HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d40:	4827      	ldr	r0, [pc, #156]	; (8001de0 <main+0x3d0>)
 8001d42:	f002 fe33 	bl	80049ac <HAL_GPIO_WritePin>
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001d46:	4b27      	ldr	r3, [pc, #156]	; (8001de4 <main+0x3d4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	635a      	str	r2, [r3, #52]	; 0x34
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <main+0x3d4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2200      	movs	r2, #0
 8001d54:	639a      	str	r2, [r3, #56]	; 0x38
						}
					}

				}
				if (balance_state_machine == 3) {			// going down
 8001d56:	4b24      	ldr	r3, [pc, #144]	; (8001de8 <main+0x3d8>)
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	d120      	bne.n	8001da0 <main+0x390>
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001d5e:	4b21      	ldr	r3, [pc, #132]	; (8001de4 <main+0x3d4>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2200      	movs	r2, #0
 8001d64:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 75);
 8001d66:	4b1f      	ldr	r3, [pc, #124]	; (8001de4 <main+0x3d4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	224b      	movs	r2, #75	; 0x4b
 8001d6c:	639a      	str	r2, [r3, #56]	; 0x38
					Send(0, 0);
 8001d6e:	2100      	movs	r1, #0
 8001d70:	2000      	movs	r0, #0
 8001d72:	f7ff faeb 	bl	800134c <Send>
					fall_counter++;
 8001d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
					if (fall_counter > 700) {
 8001d80:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d84:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001d88:	d90a      	bls.n	8001da0 <main+0x390>
						balance_state_machine = 0;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <main+0x3d8>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001d90:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <main+0x3d4>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2200      	movs	r2, #0
 8001d96:	635a      	str	r2, [r3, #52]	; 0x34
						__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <main+0x3d4>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	639a      	str	r2, [r3, #56]	; 0x38

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

			time = (getCurrentMicros() - loop_timer) * 1e-6;
 8001da0:	f7ff f9ca 	bl	8001138 <getCurrentMicros>
 8001da4:	4602      	mov	r2, r0
 8001da6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fbb1 	bl	8000514 <__aeabi_ui2d>
 8001db2:	a309      	add	r3, pc, #36	; (adr r3, 8001dd8 <main+0x3c8>)
 8001db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db8:	f7fe fc26 	bl	8000608 <__aeabi_dmul>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f7fe fef8 	bl	8000bb8 <__aeabi_d2f>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			loop_timer = getCurrentMicros();
 8001dce:	f7ff f9b3 	bl	8001138 <getCurrentMicros>
 8001dd2:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
		if (mpu6050_ready) {
 8001dd6:	e671      	b.n	8001abc <main+0xac>
 8001dd8:	a0b5ed8d 	.word	0xa0b5ed8d
 8001ddc:	3eb0c6f7 	.word	0x3eb0c6f7
 8001de0:	40020800 	.word	0x40020800
 8001de4:	20000368 	.word	0x20000368
 8001de8:	2000021d 	.word	0x2000021d

08001dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b094      	sub	sp, #80	; 0x50
 8001df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001df2:	f107 0320 	add.w	r3, r7, #32
 8001df6:	2230      	movs	r2, #48	; 0x30
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f006 fa14 	bl	8008228 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	4b22      	ldr	r3, [pc, #136]	; (8001ea0 <SystemClock_Config+0xb4>)
 8001e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e18:	4a21      	ldr	r2, [pc, #132]	; (8001ea0 <SystemClock_Config+0xb4>)
 8001e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e20:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <SystemClock_Config+0xb4>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <SystemClock_Config+0xb8>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001e38:	4a1a      	ldr	r2, [pc, #104]	; (8001ea4 <SystemClock_Config+0xb8>)
 8001e3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <SystemClock_Config+0xb8>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e5a:	f107 0320 	add.w	r3, r7, #32
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f003 fd98 	bl	8005994 <HAL_RCC_OscConfig>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001e6a:	f000 f839 	bl	8001ee0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e6e:	230f      	movs	r3, #15
 8001e70:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001e72:	2301      	movs	r3, #1
 8001e74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001e82:	f107 030c 	add.w	r3, r7, #12
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f003 fffb 	bl	8005e84 <HAL_RCC_ClockConfig>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001e94:	f000 f824 	bl	8001ee0 <Error_Handler>
  }
}
 8001e98:	bf00      	nop
 8001e9a:	3750      	adds	r7, #80	; 0x50
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40007000 	.word	0x40007000

08001ea8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) { //sprawdzenie czy przyszo z waciwego usarta
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <HAL_UART_RxCpltCallback+0x2c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d102      	bne.n	8001ec0 <HAL_UART_RxCpltCallback+0x18>
		data_available = 1;
 8001eba:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <HAL_UART_RxCpltCallback+0x30>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]
		//ponowne wywoanie oczekiwania na przerwania dzieje si po przetworzeniu danych w hoverserial.c
	}
	if (huart == IBUS_UART)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a06      	ldr	r2, [pc, #24]	; (8001edc <HAL_UART_RxCpltCallback+0x34>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d101      	bne.n	8001ecc <HAL_UART_RxCpltCallback+0x24>
		ibus_reset_failsafe();
 8001ec8:	f7ff fd94 	bl	80019f4 <ibus_reset_failsafe>
}
 8001ecc:	bf00      	nop
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40004400 	.word	0x40004400
 8001ed8:	200002d0 	.word	0x200002d0
 8001edc:	2000049c 	.word	0x2000049c

08001ee0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee4:	b672      	cpsid	i
}
 8001ee6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ee8:	e7fe      	b.n	8001ee8 <Error_Handler+0x8>
	...

08001eec <MPU6050_Init>:
uint32_t loop_timer;
float gyro_calibr = 0, acc_calibr = 0;

float angle_acc, Gx = 0, Gy, Gz;

_Bool MPU6050_Init(void) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	_Bool mpu6050_status = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	71fb      	strb	r3, [r7, #7]

	// sprawdzenie czy to MPU6050

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 1000);
 8001ef6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001efa:	9302      	str	r3, [sp, #8]
 8001efc:	2301      	movs	r3, #1
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	1dbb      	adds	r3, r7, #6
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	2301      	movs	r3, #1
 8001f06:	2275      	movs	r2, #117	; 0x75
 8001f08:	21d0      	movs	r1, #208	; 0xd0
 8001f0a:	482e      	ldr	r0, [pc, #184]	; (8001fc4 <MPU6050_Init+0xd8>)
 8001f0c:	f002 ffc0 	bl	8004e90 <HAL_I2C_Mem_Read>

	if (check == 0x72) // powinno by 0x68 ale w tym przypadku to jaki klon
 8001f10:	79bb      	ldrb	r3, [r7, #6]
 8001f12:	2b72      	cmp	r3, #114	; 0x72
 8001f14:	d14b      	bne.n	8001fae <MPU6050_Init+0xc2>
			{
		// power management register: brak resetu, wyczone tryby sleep i cycle, wyczony czujnik temp. (bit wysoki), wewntrzny zegar 8MHz
		Data = 0b00001000;
 8001f16:	2308      	movs	r3, #8
 8001f18:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &Data, 1, 1000);
 8001f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f1e:	9302      	str	r3, [sp, #8]
 8001f20:	2301      	movs	r3, #1
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	1d7b      	adds	r3, r7, #5
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	2301      	movs	r3, #1
 8001f2a:	226b      	movs	r2, #107	; 0x6b
 8001f2c:	21d0      	movs	r1, #208	; 0xd0
 8001f2e:	4825      	ldr	r0, [pc, #148]	; (8001fc4 <MPU6050_Init+0xd8>)
 8001f30:	f002 feb4 	bl	8004c9c <HAL_I2C_Mem_Write>
		//Data = 0x07;
		//HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV, 1, &Data, 1, 1000);

		// konfiguracja akcelerometru
		// bity 3 = 0; 4 = 0 - zakres akcelerometru na +-0g, pozostae bity to selftest bd zastrzeone (oba nieistotne)
		Data = 0x00;
 8001f34:	2300      	movs	r3, #0
 8001f36:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG, 1, &Data, 1,
 8001f38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f3c:	9302      	str	r3, [sp, #8]
 8001f3e:	2301      	movs	r3, #1
 8001f40:	9301      	str	r3, [sp, #4]
 8001f42:	1d7b      	adds	r3, r7, #5
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2301      	movs	r3, #1
 8001f48:	221c      	movs	r2, #28
 8001f4a:	21d0      	movs	r1, #208	; 0xd0
 8001f4c:	481d      	ldr	r0, [pc, #116]	; (8001fc4 <MPU6050_Init+0xd8>)
 8001f4e:	f002 fea5 	bl	8004c9c <HAL_I2C_Mem_Write>
				1000);

		// konfiguracja yroskopu
		// bity 3 = 0; 4 = 0 - zakres yroskopu na +-250 deg/s, pozostae bity to selftest bd zastrzeone (oba nieistotne)
		Data = 0x00;
 8001f52:	2300      	movs	r3, #0
 8001f54:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, 1, &Data, 1, 1000);
 8001f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	9301      	str	r3, [sp, #4]
 8001f60:	1d7b      	adds	r3, r7, #5
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2301      	movs	r3, #1
 8001f66:	221b      	movs	r2, #27
 8001f68:	21d0      	movs	r1, #208	; 0xd0
 8001f6a:	4816      	ldr	r0, [pc, #88]	; (8001fc4 <MPU6050_Init+0xd8>)
 8001f6c:	f002 fe96 	bl	8004c9c <HAL_I2C_Mem_Write>

		Data = 0b00000110;	////ostatnie 3 bity to filtr LPF, 43Hz 011
 8001f70:	2306      	movs	r3, #6
 8001f72:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG, 1, &Data, 1, 1000);
 8001f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f78:	9302      	str	r3, [sp, #8]
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	1d7b      	adds	r3, r7, #5
 8001f80:	9300      	str	r3, [sp, #0]
 8001f82:	2301      	movs	r3, #1
 8001f84:	221a      	movs	r2, #26
 8001f86:	21d0      	movs	r1, #208	; 0xd0
 8001f88:	480e      	ldr	r0, [pc, #56]	; (8001fc4 <MPU6050_Init+0xd8>)
 8001f8a:	f002 fe87 	bl	8004c9c <HAL_I2C_Mem_Write>

		gyro_calibr = kalibracja_gyro();
 8001f8e:	f000 f9d1 	bl	8002334 <kalibracja_gyro>
 8001f92:	eef0 7a40 	vmov.f32	s15, s0
 8001f96:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <MPU6050_Init+0xdc>)
 8001f98:	edc3 7a00 	vstr	s15, [r3]
		acc_calibr = kalibracja_acc();
 8001f9c:	f000 f90c 	bl	80021b8 <kalibracja_acc>
 8001fa0:	eef0 7a40 	vmov.f32	s15, s0
 8001fa4:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <MPU6050_Init+0xe0>)
 8001fa6:	edc3 7a00 	vstr	s15, [r3]
		mpu6050_status = 1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	71fb      	strb	r3, [r7, #7]
	}
	loop_timer = HAL_GetTick();
 8001fae:	f001 fa6f 	bl	8003490 <HAL_GetTick>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	4a06      	ldr	r2, [pc, #24]	; (8001fd0 <MPU6050_Init+0xe4>)
 8001fb6:	6013      	str	r3, [r2, #0]
	return mpu6050_status;
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	200002f0 	.word	0x200002f0
 8001fc8:	2000022c 	.word	0x2000022c
 8001fcc:	20000230 	.word	0x20000230
 8001fd0:	2000035c 	.word	0x2000035c
 8001fd4:	00000000 	.word	0x00000000

08001fd8 <MPU6050_Read_Accel>:

float MPU6050_Read_Accel(void) {
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// odczytanie 6 bajtw poczwszy od rejestru ACCEL_XOUT_H, wymagane dwa do oblicze

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6, 1000);
 8001fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fe2:	9302      	str	r3, [sp, #8]
 8001fe4:	2306      	movs	r3, #6
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	463b      	mov	r3, r7
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2301      	movs	r3, #1
 8001fee:	223b      	movs	r2, #59	; 0x3b
 8001ff0:	21d0      	movs	r1, #208	; 0xd0
 8001ff2:	4835      	ldr	r0, [pc, #212]	; (80020c8 <MPU6050_Read_Accel+0xf0>)
 8001ff4:	f002 ff4c 	bl	8004e90 <HAL_I2C_Mem_Read>

	acc_rawX = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8001ff8:	783b      	ldrb	r3, [r7, #0]
 8001ffa:	021b      	lsls	r3, r3, #8
 8001ffc:	b21a      	sxth	r2, r3
 8001ffe:	787b      	ldrb	r3, [r7, #1]
 8002000:	b21b      	sxth	r3, r3
 8002002:	4313      	orrs	r3, r2
 8002004:	b21a      	sxth	r2, r3
 8002006:	4b31      	ldr	r3, [pc, #196]	; (80020cc <MPU6050_Read_Accel+0xf4>)
 8002008:	801a      	strh	r2, [r3, #0]
	acc_rawY = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 800200a:	78bb      	ldrb	r3, [r7, #2]
 800200c:	021b      	lsls	r3, r3, #8
 800200e:	b21a      	sxth	r2, r3
 8002010:	78fb      	ldrb	r3, [r7, #3]
 8002012:	b21b      	sxth	r3, r3
 8002014:	4313      	orrs	r3, r2
 8002016:	b21a      	sxth	r2, r3
 8002018:	4b2d      	ldr	r3, [pc, #180]	; (80020d0 <MPU6050_Read_Accel+0xf8>)
 800201a:	801a      	strh	r2, [r3, #0]
	acc_rawZ = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800201c:	793b      	ldrb	r3, [r7, #4]
 800201e:	021b      	lsls	r3, r3, #8
 8002020:	b21a      	sxth	r2, r3
 8002022:	797b      	ldrb	r3, [r7, #5]
 8002024:	b21b      	sxth	r3, r3
 8002026:	4313      	orrs	r3, r2
 8002028:	b21a      	sxth	r2, r3
 800202a:	4b2a      	ldr	r3, [pc, #168]	; (80020d4 <MPU6050_Read_Accel+0xfc>)
 800202c:	801a      	strh	r2, [r3, #0]

	//kt jest atanem ilorazu przyspiesze zatem nie trzeba konwertowa do g

	angle_acc = atan2((float) acc_rawX, (float) acc_rawZ) * -180 / M_PI;
 800202e:	4b27      	ldr	r3, [pc, #156]	; (80020cc <MPU6050_Read_Accel+0xf4>)
 8002030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800203c:	ee17 0a90 	vmov	r0, s15
 8002040:	f7fe fa8a 	bl	8000558 <__aeabi_f2d>
 8002044:	4604      	mov	r4, r0
 8002046:	460d      	mov	r5, r1
 8002048:	4b22      	ldr	r3, [pc, #136]	; (80020d4 <MPU6050_Read_Accel+0xfc>)
 800204a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800204e:	ee07 3a90 	vmov	s15, r3
 8002052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002056:	ee17 0a90 	vmov	r0, s15
 800205a:	f7fe fa7d 	bl	8000558 <__aeabi_f2d>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	ec43 2b11 	vmov	d1, r2, r3
 8002066:	ec45 4b10 	vmov	d0, r4, r5
 800206a:	f008 ff7b 	bl	800af64 <atan2>
 800206e:	ec51 0b10 	vmov	r0, r1, d0
 8002072:	f04f 0200 	mov.w	r2, #0
 8002076:	4b18      	ldr	r3, [pc, #96]	; (80020d8 <MPU6050_Read_Accel+0x100>)
 8002078:	f7fe fac6 	bl	8000608 <__aeabi_dmul>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	a30e      	add	r3, pc, #56	; (adr r3, 80020c0 <MPU6050_Read_Accel+0xe8>)
 8002086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208a:	f7fe fbe7 	bl	800085c <__aeabi_ddiv>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	f7fe fd8f 	bl	8000bb8 <__aeabi_d2f>
 800209a:	4603      	mov	r3, r0
 800209c:	4a0f      	ldr	r2, [pc, #60]	; (80020dc <MPU6050_Read_Accel+0x104>)
 800209e:	6013      	str	r3, [r2, #0]

	return angle_acc - acc_calibr;
 80020a0:	4b0e      	ldr	r3, [pc, #56]	; (80020dc <MPU6050_Read_Accel+0x104>)
 80020a2:	ed93 7a00 	vldr	s14, [r3]
 80020a6:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <MPU6050_Read_Accel+0x108>)
 80020a8:	edd3 7a00 	vldr	s15, [r3]
 80020ac:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 80020b0:	eeb0 0a67 	vmov.f32	s0, s15
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bdb0      	pop	{r4, r5, r7, pc}
 80020ba:	bf00      	nop
 80020bc:	f3af 8000 	nop.w
 80020c0:	54442d18 	.word	0x54442d18
 80020c4:	400921fb 	.word	0x400921fb
 80020c8:	200002f0 	.word	0x200002f0
 80020cc:	2000021e 	.word	0x2000021e
 80020d0:	20000220 	.word	0x20000220
 80020d4:	20000222 	.word	0x20000222
 80020d8:	c0668000 	.word	0xc0668000
 80020dc:	20000350 	.word	0x20000350
 80020e0:	20000230 	.word	0x20000230

080020e4 <MPU6050_Read_Gyro>:

float MPU6050_Read_Gyro(float time) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b088      	sub	sp, #32
 80020e8:	af04      	add	r7, sp, #16
 80020ea:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t Rec_Data[6];	//odczytanie rejestru GYRO_XOUT_H
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H, 1, Rec_Data, 6, 1000);
 80020ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	2306      	movs	r3, #6
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	f107 0308 	add.w	r3, r7, #8
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2301      	movs	r3, #1
 8002100:	2243      	movs	r2, #67	; 0x43
 8002102:	21d0      	movs	r1, #208	; 0xd0
 8002104:	4825      	ldr	r0, [pc, #148]	; (800219c <MPU6050_Read_Gyro+0xb8>)
 8002106:	f002 fec3 	bl	8004e90 <HAL_I2C_Mem_Read>
	Gyro_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800210a:	7a3b      	ldrb	r3, [r7, #8]
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	b21a      	sxth	r2, r3
 8002110:	7a7b      	ldrb	r3, [r7, #9]
 8002112:	b21b      	sxth	r3, r3
 8002114:	4313      	orrs	r3, r2
 8002116:	b21a      	sxth	r2, r3
 8002118:	4b21      	ldr	r3, [pc, #132]	; (80021a0 <MPU6050_Read_Gyro+0xbc>)
 800211a:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 800211c:	7abb      	ldrb	r3, [r7, #10]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	b21a      	sxth	r2, r3
 8002122:	7afb      	ldrb	r3, [r7, #11]
 8002124:	b21b      	sxth	r3, r3
 8002126:	4313      	orrs	r3, r2
 8002128:	b21a      	sxth	r2, r3
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <MPU6050_Read_Gyro+0xc0>)
 800212c:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800212e:	7b3b      	ldrb	r3, [r7, #12]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	7b7b      	ldrb	r3, [r7, #13]
 8002136:	b21b      	sxth	r3, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	b21a      	sxth	r2, r3
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <MPU6050_Read_Gyro+0xc4>)
 800213e:	801a      	strh	r2, [r3, #0]

	Gyro_Y_RAW -= gyro_calibr;          //uwzgldnienie odczytu kalibracyjnego
 8002140:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <MPU6050_Read_Gyro+0xc0>)
 8002142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002146:	ee07 3a90 	vmov	s15, r3
 800214a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800214e:	4b17      	ldr	r3, [pc, #92]	; (80021ac <MPU6050_Read_Gyro+0xc8>)
 8002150:	edd3 7a00 	vldr	s15, [r3]
 8002154:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002158:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800215c:	ee17 3a90 	vmov	r3, s15
 8002160:	b21a      	sxth	r2, r3
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <MPU6050_Read_Gyro+0xc0>)
 8002164:	801a      	strh	r2, [r3, #0]
	Gx = Gyro_Y_RAW / 131;
 8002166:	4b0f      	ldr	r3, [pc, #60]	; (80021a4 <MPU6050_Read_Gyro+0xc0>)
 8002168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800216c:	4a10      	ldr	r2, [pc, #64]	; (80021b0 <MPU6050_Read_Gyro+0xcc>)
 800216e:	fb82 1203 	smull	r1, r2, r2, r3
 8002172:	1152      	asrs	r2, r2, #5
 8002174:	17db      	asrs	r3, r3, #31
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	b21b      	sxth	r3, r3
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002182:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <MPU6050_Read_Gyro+0xd0>)
 8002184:	edc3 7a00 	vstr	s15, [r3]
	//Gx += Gyro_X_RAW * time / 131; //kt z poprzedniej ptli + kt przebyty w tej ptli - 131 LSB dla 1deg/s, czas petli wynosi 0.004s, zatem pokonana droga wyniesie 131/0.004 deg
	return (Gx);
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <MPU6050_Read_Gyro+0xd0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	ee07 3a90 	vmov	s15, r3
}
 8002190:	eeb0 0a67 	vmov.f32	s0, s15
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200002f0 	.word	0x200002f0
 80021a0:	20000224 	.word	0x20000224
 80021a4:	20000226 	.word	0x20000226
 80021a8:	20000228 	.word	0x20000228
 80021ac:	2000022c 	.word	0x2000022c
 80021b0:	3e88cb3d 	.word	0x3e88cb3d
 80021b4:	20000234 	.word	0x20000234

080021b8 <kalibracja_acc>:

float kalibracja_acc(void) {
 80021b8:	b5b0      	push	{r4, r5, r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af04      	add	r7, sp, #16
	for (int i = 0; i < 5000; i++) {
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	e085      	b.n	80022d0 <kalibracja_acc+0x118>
		if (i % 400 == 0)
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	4b52      	ldr	r3, [pc, #328]	; (8002310 <kalibracja_acc+0x158>)
 80021c8:	fb83 1302 	smull	r1, r3, r3, r2
 80021cc:	11d9      	asrs	r1, r3, #7
 80021ce:	17d3      	asrs	r3, r2, #31
 80021d0:	1acb      	subs	r3, r1, r3
 80021d2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80021d6:	fb01 f303 	mul.w	r3, r1, r3
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d104      	bne.n	80021ea <kalibracja_acc+0x32>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80021e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021e4:	484b      	ldr	r0, [pc, #300]	; (8002314 <kalibracja_acc+0x15c>)
 80021e6:	f002 fbfa 	bl	80049de <HAL_GPIO_TogglePin>

		uint8_t Rec_Data[6];
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, 1, Rec_Data, 6,
 80021ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021ee:	9302      	str	r3, [sp, #8]
 80021f0:	2306      	movs	r3, #6
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	2301      	movs	r3, #1
 80021fa:	223b      	movs	r2, #59	; 0x3b
 80021fc:	21d0      	movs	r1, #208	; 0xd0
 80021fe:	4846      	ldr	r0, [pc, #280]	; (8002318 <kalibracja_acc+0x160>)
 8002200:	f002 fe46 	bl	8004e90 <HAL_I2C_Mem_Read>
				1000);
		acc_rawX = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8002204:	793b      	ldrb	r3, [r7, #4]
 8002206:	021b      	lsls	r3, r3, #8
 8002208:	b21a      	sxth	r2, r3
 800220a:	797b      	ldrb	r3, [r7, #5]
 800220c:	b21b      	sxth	r3, r3
 800220e:	4313      	orrs	r3, r2
 8002210:	b21a      	sxth	r2, r3
 8002212:	4b42      	ldr	r3, [pc, #264]	; (800231c <kalibracja_acc+0x164>)
 8002214:	801a      	strh	r2, [r3, #0]
		acc_rawY = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002216:	79bb      	ldrb	r3, [r7, #6]
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	b21a      	sxth	r2, r3
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	b21b      	sxth	r3, r3
 8002220:	4313      	orrs	r3, r2
 8002222:	b21a      	sxth	r2, r3
 8002224:	4b3e      	ldr	r3, [pc, #248]	; (8002320 <kalibracja_acc+0x168>)
 8002226:	801a      	strh	r2, [r3, #0]
		acc_rawZ = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8002228:	7a3b      	ldrb	r3, [r7, #8]
 800222a:	021b      	lsls	r3, r3, #8
 800222c:	b21a      	sxth	r2, r3
 800222e:	7a7b      	ldrb	r3, [r7, #9]
 8002230:	b21b      	sxth	r3, r3
 8002232:	4313      	orrs	r3, r2
 8002234:	b21a      	sxth	r2, r3
 8002236:	4b3b      	ldr	r3, [pc, #236]	; (8002324 <kalibracja_acc+0x16c>)
 8002238:	801a      	strh	r2, [r3, #0]

		//kt jest atanem ilorazu przyspiesze zatem nie trzeba konwertowa do g

		acc_calibr += atan2((float) acc_rawX, (float) acc_rawZ) * -180 / M_PI;
 800223a:	4b38      	ldr	r3, [pc, #224]	; (800231c <kalibracja_acc+0x164>)
 800223c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002240:	ee07 3a90 	vmov	s15, r3
 8002244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002248:	ee17 0a90 	vmov	r0, s15
 800224c:	f7fe f984 	bl	8000558 <__aeabi_f2d>
 8002250:	4604      	mov	r4, r0
 8002252:	460d      	mov	r5, r1
 8002254:	4b33      	ldr	r3, [pc, #204]	; (8002324 <kalibracja_acc+0x16c>)
 8002256:	f9b3 3000 	ldrsh.w	r3, [r3]
 800225a:	ee07 3a90 	vmov	s15, r3
 800225e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002262:	ee17 0a90 	vmov	r0, s15
 8002266:	f7fe f977 	bl	8000558 <__aeabi_f2d>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	ec43 2b11 	vmov	d1, r2, r3
 8002272:	ec45 4b10 	vmov	d0, r4, r5
 8002276:	f008 fe75 	bl	800af64 <atan2>
 800227a:	ec51 0b10 	vmov	r0, r1, d0
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	4b29      	ldr	r3, [pc, #164]	; (8002328 <kalibracja_acc+0x170>)
 8002284:	f7fe f9c0 	bl	8000608 <__aeabi_dmul>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	4610      	mov	r0, r2
 800228e:	4619      	mov	r1, r3
 8002290:	a31d      	add	r3, pc, #116	; (adr r3, 8002308 <kalibracja_acc+0x150>)
 8002292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002296:	f7fe fae1 	bl	800085c <__aeabi_ddiv>
 800229a:	4602      	mov	r2, r0
 800229c:	460b      	mov	r3, r1
 800229e:	4614      	mov	r4, r2
 80022a0:	461d      	mov	r5, r3
 80022a2:	4b22      	ldr	r3, [pc, #136]	; (800232c <kalibracja_acc+0x174>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe f956 	bl	8000558 <__aeabi_f2d>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4620      	mov	r0, r4
 80022b2:	4629      	mov	r1, r5
 80022b4:	f7fd fff2 	bl	800029c <__adddf3>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fc7a 	bl	8000bb8 <__aeabi_d2f>
 80022c4:	4603      	mov	r3, r0
 80022c6:	4a19      	ldr	r2, [pc, #100]	; (800232c <kalibracja_acc+0x174>)
 80022c8:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 5000; i++) {
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	3301      	adds	r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f241 3287 	movw	r2, #4999	; 0x1387
 80022d6:	4293      	cmp	r3, r2
 80022d8:	f77f af74 	ble.w	80021c4 <kalibracja_acc+0xc>
	}
	acc_calibr /= 5000;
 80022dc:	4b13      	ldr	r3, [pc, #76]	; (800232c <kalibracja_acc+0x174>)
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	eddf 6a13 	vldr	s13, [pc, #76]	; 8002330 <kalibracja_acc+0x178>
 80022e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022ea:	4b10      	ldr	r3, [pc, #64]	; (800232c <kalibracja_acc+0x174>)
 80022ec:	edc3 7a00 	vstr	s15, [r3]

	return acc_calibr;
 80022f0:	4b0e      	ldr	r3, [pc, #56]	; (800232c <kalibracja_acc+0x174>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	ee07 3a90 	vmov	s15, r3
}
 80022f8:	eeb0 0a67 	vmov.f32	s0, s15
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bdb0      	pop	{r4, r5, r7, pc}
 8002302:	bf00      	nop
 8002304:	f3af 8000 	nop.w
 8002308:	54442d18 	.word	0x54442d18
 800230c:	400921fb 	.word	0x400921fb
 8002310:	51eb851f 	.word	0x51eb851f
 8002314:	40020800 	.word	0x40020800
 8002318:	200002f0 	.word	0x200002f0
 800231c:	2000021e 	.word	0x2000021e
 8002320:	20000220 	.word	0x20000220
 8002324:	20000222 	.word	0x20000222
 8002328:	c0668000 	.word	0xc0668000
 800232c:	20000230 	.word	0x20000230
 8002330:	459c4000 	.word	0x459c4000

08002334 <kalibracja_gyro>:

float kalibracja_gyro(void) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af04      	add	r7, sp, #16
	for (int i = 0; i < 5000; i++) {
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	e04c      	b.n	80023da <kalibracja_gyro+0xa6>
		if (i % 400 == 0)
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	4b32      	ldr	r3, [pc, #200]	; (800240c <kalibracja_gyro+0xd8>)
 8002344:	fb83 1302 	smull	r1, r3, r3, r2
 8002348:	11d9      	asrs	r1, r3, #7
 800234a:	17d3      	asrs	r3, r2, #31
 800234c:	1acb      	subs	r3, r1, r3
 800234e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002352:	fb01 f303 	mul.w	r3, r1, r3
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	2b00      	cmp	r3, #0
 800235a:	d104      	bne.n	8002366 <kalibracja_gyro+0x32>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); //migajca dioda - informacja o procesie kalibracji
 800235c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002360:	482b      	ldr	r0, [pc, #172]	; (8002410 <kalibracja_gyro+0xdc>)
 8002362:	f002 fb3c 	bl	80049de <HAL_GPIO_TogglePin>
		uint8_t Rec_Data[6];
		HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H, 1, Rec_Data, 6,
 8002366:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800236a:	9302      	str	r3, [sp, #8]
 800236c:	2306      	movs	r3, #6
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	1d3b      	adds	r3, r7, #4
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	2301      	movs	r3, #1
 8002376:	2243      	movs	r2, #67	; 0x43
 8002378:	21d0      	movs	r1, #208	; 0xd0
 800237a:	4826      	ldr	r0, [pc, #152]	; (8002414 <kalibracja_gyro+0xe0>)
 800237c:	f002 fd88 	bl	8004e90 <HAL_I2C_Mem_Read>
				1000);

		Gyro_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8002380:	793b      	ldrb	r3, [r7, #4]
 8002382:	021b      	lsls	r3, r3, #8
 8002384:	b21a      	sxth	r2, r3
 8002386:	797b      	ldrb	r3, [r7, #5]
 8002388:	b21b      	sxth	r3, r3
 800238a:	4313      	orrs	r3, r2
 800238c:	b21a      	sxth	r2, r3
 800238e:	4b22      	ldr	r3, [pc, #136]	; (8002418 <kalibracja_gyro+0xe4>)
 8002390:	801a      	strh	r2, [r3, #0]
		Gyro_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8002392:	79bb      	ldrb	r3, [r7, #6]
 8002394:	021b      	lsls	r3, r3, #8
 8002396:	b21a      	sxth	r2, r3
 8002398:	79fb      	ldrb	r3, [r7, #7]
 800239a:	b21b      	sxth	r3, r3
 800239c:	4313      	orrs	r3, r2
 800239e:	b21a      	sxth	r2, r3
 80023a0:	4b1e      	ldr	r3, [pc, #120]	; (800241c <kalibracja_gyro+0xe8>)
 80023a2:	801a      	strh	r2, [r3, #0]
		Gyro_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80023a4:	7a3b      	ldrb	r3, [r7, #8]
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	b21a      	sxth	r2, r3
 80023aa:	7a7b      	ldrb	r3, [r7, #9]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	4313      	orrs	r3, r2
 80023b0:	b21a      	sxth	r2, r3
 80023b2:	4b1b      	ldr	r3, [pc, #108]	; (8002420 <kalibracja_gyro+0xec>)
 80023b4:	801a      	strh	r2, [r3, #0]
		gyro_calibr += Gyro_Y_RAW;
 80023b6:	4b19      	ldr	r3, [pc, #100]	; (800241c <kalibracja_gyro+0xe8>)
 80023b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023bc:	ee07 3a90 	vmov	s15, r3
 80023c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023c4:	4b17      	ldr	r3, [pc, #92]	; (8002424 <kalibracja_gyro+0xf0>)
 80023c6:	edd3 7a00 	vldr	s15, [r3]
 80023ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ce:	4b15      	ldr	r3, [pc, #84]	; (8002424 <kalibracja_gyro+0xf0>)
 80023d0:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5000; i++) {
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	3301      	adds	r3, #1
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f241 3287 	movw	r2, #4999	; 0x1387
 80023e0:	4293      	cmp	r3, r2
 80023e2:	ddad      	ble.n	8002340 <kalibracja_gyro+0xc>

	}
	gyro_calibr /= 5000;                                      //wartosc srednia
 80023e4:	4b0f      	ldr	r3, [pc, #60]	; (8002424 <kalibracja_gyro+0xf0>)
 80023e6:	ed93 7a00 	vldr	s14, [r3]
 80023ea:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002428 <kalibracja_gyro+0xf4>
 80023ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023f2:	4b0c      	ldr	r3, [pc, #48]	; (8002424 <kalibracja_gyro+0xf0>)
 80023f4:	edc3 7a00 	vstr	s15, [r3]

	return gyro_calibr;
 80023f8:	4b0a      	ldr	r3, [pc, #40]	; (8002424 <kalibracja_gyro+0xf0>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	ee07 3a90 	vmov	s15, r3
}
 8002400:	eeb0 0a67 	vmov.f32	s0, s15
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	51eb851f 	.word	0x51eb851f
 8002410:	40020800 	.word	0x40020800
 8002414:	200002f0 	.word	0x200002f0
 8002418:	20000224 	.word	0x20000224
 800241c:	20000226 	.word	0x20000226
 8002420:	20000228 	.word	0x20000228
 8002424:	2000022c 	.word	0x2000022c
 8002428:	459c4000 	.word	0x459c4000
 800242c:	00000000 	.word	0x00000000

08002430 <pid_calculations>:
#include "pid.h"
#include "math.h"
float e_n, poprzedni_e_n = 0, auto_balance = 0;

float pid_calculations(float angle, float *suma_e_n, float steering_angle,
		int16_t V_bok_apar) {
 8002430:	b5b0      	push	{r4, r5, r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	ed87 0a03 	vstr	s0, [r7, #12]
 800243a:	60b8      	str	r0, [r7, #8]
 800243c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	807b      	strh	r3, [r7, #2]
	//definicja uchybu - aktualny kat odjac kat zadany
	//theta_ref += x;
	float potentiometer = potentiometer_value();
 8002444:	f7fe feaa 	bl	800119c <potentiometer_value>
 8002448:	ed87 0a04 	vstr	s0, [r7, #16]

	e_n = (theta_ref - steering_angle) - angle - potentiometer - auto_balance;
 800244c:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8002668 <pid_calculations+0x238>
 8002450:	edd7 7a01 	vldr	s15, [r7, #4]
 8002454:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002458:	edd7 7a03 	vldr	s15, [r7, #12]
 800245c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002460:	edd7 7a04 	vldr	s15, [r7, #16]
 8002464:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002468:	4b80      	ldr	r3, [pc, #512]	; (800266c <pid_calculations+0x23c>)
 800246a:	edd3 7a00 	vldr	s15, [r3]
 800246e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002472:	4b7f      	ldr	r3, [pc, #508]	; (8002670 <pid_calculations+0x240>)
 8002474:	edc3 7a00 	vstr	s15, [r3]

	//Obliczenie i ograniczenie sumy wszystkich bdw
	*suma_e_n += e_n;
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	ed93 7a00 	vldr	s14, [r3]
 800247e:	4b7c      	ldr	r3, [pc, #496]	; (8002670 <pid_calculations+0x240>)
 8002480:	edd3 7a00 	vldr	s15, [r3]
 8002484:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	edc3 7a00 	vstr	s15, [r3]
	if (*suma_e_n > ograniczenie_regulatora)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	edd3 7a00 	vldr	s15, [r3]
 8002494:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002674 <pid_calculations+0x244>
 8002498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800249c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a0:	dd03      	ble.n	80024aa <pid_calculations+0x7a>
		*suma_e_n = ograniczenie_regulatora;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	4a74      	ldr	r2, [pc, #464]	; (8002678 <pid_calculations+0x248>)
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	e00c      	b.n	80024c4 <pid_calculations+0x94>
	else if (*suma_e_n < -ograniczenie_regulatora)
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	edd3 7a00 	vldr	s15, [r3]
 80024b0:	ed9f 7a72 	vldr	s14, [pc, #456]	; 800267c <pid_calculations+0x24c>
 80024b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	d502      	bpl.n	80024c4 <pid_calculations+0x94>
		*suma_e_n = -ograniczenie_regulatora;
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	4a6f      	ldr	r2, [pc, #444]	; (8002680 <pid_calculations+0x250>)
 80024c2:	601a      	str	r2, [r3, #0]
	//PID
	float output = k_p * e_n + k_i * *suma_e_n + k_d * (e_n - poprzedni_e_n);
 80024c4:	4b6a      	ldr	r3, [pc, #424]	; (8002670 <pid_calculations+0x240>)
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80024ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024d2:	ee17 0a90 	vmov	r0, s15
 80024d6:	f7fe f83f 	bl	8000558 <__aeabi_f2d>
 80024da:	4604      	mov	r4, r0
 80024dc:	460d      	mov	r5, r1
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe f838 	bl	8000558 <__aeabi_f2d>
 80024e8:	a35b      	add	r3, pc, #364	; (adr r3, 8002658 <pid_calculations+0x228>)
 80024ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ee:	f7fe f88b 	bl	8000608 <__aeabi_dmul>
 80024f2:	4602      	mov	r2, r0
 80024f4:	460b      	mov	r3, r1
 80024f6:	4620      	mov	r0, r4
 80024f8:	4629      	mov	r1, r5
 80024fa:	f7fd fecf 	bl	800029c <__adddf3>
 80024fe:	4602      	mov	r2, r0
 8002500:	460b      	mov	r3, r1
 8002502:	4614      	mov	r4, r2
 8002504:	461d      	mov	r5, r3
 8002506:	4b5a      	ldr	r3, [pc, #360]	; (8002670 <pid_calculations+0x240>)
 8002508:	ed93 7a00 	vldr	s14, [r3]
 800250c:	4b5d      	ldr	r3, [pc, #372]	; (8002684 <pid_calculations+0x254>)
 800250e:	edd3 7a00 	vldr	s15, [r3]
 8002512:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002516:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8002688 <pid_calculations+0x258>
 800251a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800251e:	ee17 0a90 	vmov	r0, s15
 8002522:	f7fe f819 	bl	8000558 <__aeabi_f2d>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4620      	mov	r0, r4
 800252c:	4629      	mov	r1, r5
 800252e:	f7fd feb5 	bl	800029c <__adddf3>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4610      	mov	r0, r2
 8002538:	4619      	mov	r1, r3
 800253a:	f7fe fb3d 	bl	8000bb8 <__aeabi_d2f>
 800253e:	4603      	mov	r3, r0
 8002540:	617b      	str	r3, [r7, #20]

	//ograniczenie wyjcia PID
	if (output > ograniczenie_regulatora)
 8002542:	edd7 7a05 	vldr	s15, [r7, #20]
 8002546:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8002674 <pid_calculations+0x244>
 800254a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002552:	dd02      	ble.n	800255a <pid_calculations+0x12a>
		output = ograniczenie_regulatora;
 8002554:	4b48      	ldr	r3, [pc, #288]	; (8002678 <pid_calculations+0x248>)
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e00a      	b.n	8002570 <pid_calculations+0x140>
	else if (output < -ograniczenie_regulatora)
 800255a:	edd7 7a05 	vldr	s15, [r7, #20]
 800255e:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800267c <pid_calculations+0x24c>
 8002562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256a:	d501      	bpl.n	8002570 <pid_calculations+0x140>
		output = -ograniczenie_regulatora;
 800256c:	4b44      	ldr	r3, [pc, #272]	; (8002680 <pid_calculations+0x250>)
 800256e:	617b      	str	r3, [r7, #20]

	//Zapamitanie ostatniego bdu
	poprzedni_e_n = e_n;
 8002570:	4b3f      	ldr	r3, [pc, #252]	; (8002670 <pid_calculations+0x240>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a43      	ldr	r2, [pc, #268]	; (8002684 <pid_calculations+0x254>)
 8002576:	6013      	str	r3, [r2, #0]

	//przecznik histerezowy (zapobiega cigym prbom regulacji w pobliu theta_ref)
//	if (output < theta_ref + 0.1 && output > theta_ref - 0.1)
//		output = 0;
	//The self balancing point is adjusted when there is not forward or backwards movement from the transmitter. This way the robot will always find it's balancing point
	if (steering_angle == 0) {                 //If the setpoint is zero degrees
 8002578:	edd7 7a01 	vldr	s15, [r7, #4]
 800257c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002584:	d134      	bne.n	80025f0 <pid_calculations+0x1c0>
		if (output < 0)
 8002586:	edd7 7a05 	vldr	s15, [r7, #20]
 800258a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800258e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002592:	d513      	bpl.n	80025bc <pid_calculations+0x18c>
			auto_balance += 0.003; //Increase the self_balance_pid_setpoint if the robot is still moving forewards
 8002594:	4b35      	ldr	r3, [pc, #212]	; (800266c <pid_calculations+0x23c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fd ffdd 	bl	8000558 <__aeabi_f2d>
 800259e:	a330      	add	r3, pc, #192	; (adr r3, 8002660 <pid_calculations+0x230>)
 80025a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a4:	f7fd fe7a 	bl	800029c <__adddf3>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	f7fe fb02 	bl	8000bb8 <__aeabi_d2f>
 80025b4:	4603      	mov	r3, r0
 80025b6:	4a2d      	ldr	r2, [pc, #180]	; (800266c <pid_calculations+0x23c>)
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e019      	b.n	80025f0 <pid_calculations+0x1c0>
		else if (output > 0)
 80025bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	dd12      	ble.n	80025f0 <pid_calculations+0x1c0>
			auto_balance -= 0.003; //Decrease the self_balance_pid_setpoint if the robot is still moving backwards
 80025ca:	4b28      	ldr	r3, [pc, #160]	; (800266c <pid_calculations+0x23c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fd ffc2 	bl	8000558 <__aeabi_f2d>
 80025d4:	a322      	add	r3, pc, #136	; (adr r3, 8002660 <pid_calculations+0x230>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f7fd fe5d 	bl	8000298 <__aeabi_dsub>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4610      	mov	r0, r2
 80025e4:	4619      	mov	r1, r3
 80025e6:	f7fe fae7 	bl	8000bb8 <__aeabi_d2f>
 80025ea:	4603      	mov	r3, r0
 80025ec:	4a1f      	ldr	r2, [pc, #124]	; (800266c <pid_calculations+0x23c>)
 80025ee:	6013      	str	r3, [r2, #0]
	}
	if (V_bok_apar < 1520 && V_bok_apar>1480) {
 80025f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025f4:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 80025f8:	da23      	bge.n	8002642 <pid_calculations+0x212>
 80025fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025fe:	f5b3 6fb9 	cmp.w	r3, #1480	; 0x5c8
 8002602:	dd1e      	ble.n	8002642 <pid_calculations+0x212>
		if (output > 0)
 8002604:	edd7 7a05 	vldr	s15, [r7, #20]
 8002608:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800260c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002610:	dd08      	ble.n	8002624 <pid_calculations+0x1f4>
			output = output + 40;
 8002612:	edd7 7a05 	vldr	s15, [r7, #20]
 8002616:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800268c <pid_calculations+0x25c>
 800261a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800261e:	edc7 7a05 	vstr	s15, [r7, #20]
 8002622:	e00e      	b.n	8002642 <pid_calculations+0x212>
		else if (output < 0)
 8002624:	edd7 7a05 	vldr	s15, [r7, #20]
 8002628:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800262c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002630:	d507      	bpl.n	8002642 <pid_calculations+0x212>
			output = output - 40;
 8002632:	edd7 7a05 	vldr	s15, [r7, #20]
 8002636:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800268c <pid_calculations+0x25c>
 800263a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800263e:	edc7 7a05 	vstr	s15, [r7, #20]
	}
	return output;
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	ee07 3a90 	vmov	s15, r3
}
 8002648:	eeb0 0a67 	vmov.f32	s0, s15
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bdb0      	pop	{r4, r5, r7, pc}
 8002652:	bf00      	nop
 8002654:	f3af 8000 	nop.w
 8002658:	9999999a 	.word	0x9999999a
 800265c:	3fc99999 	.word	0x3fc99999
 8002660:	bc6a7efa 	.word	0xbc6a7efa
 8002664:	3f689374 	.word	0x3f689374
 8002668:	42a20000 	.word	0x42a20000
 800266c:	2000023c 	.word	0x2000023c
 8002670:	20000360 	.word	0x20000360
 8002674:	43c80000 	.word	0x43c80000
 8002678:	43c80000 	.word	0x43c80000
 800267c:	c3c80000 	.word	0xc3c80000
 8002680:	c3c80000 	.word	0xc3c80000
 8002684:	20000238 	.word	0x20000238
 8002688:	449c4000 	.word	0x449c4000
 800268c:	42200000 	.word	0x42200000

08002690 <camera_angle>:
 *      Author: Damian
 */

#include "servo.h"

void camera_angle(float angle) {
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af02      	add	r7, sp, #8
 8002696:	ed87 0a01 	vstr	s0, [r7, #4]
	int32_t value;
	if (angle < 1)
 800269a:	edd7 7a01 	vldr	s15, [r7, #4]
 800269e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026aa:	d502      	bpl.n	80026b2 <camera_angle+0x22>
		angle = 0;
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	607b      	str	r3, [r7, #4]
	if (angle >= 90)
 80026b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80026b6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80026f8 <camera_angle+0x68>
 80026ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c2:	db01      	blt.n	80026c8 <camera_angle+0x38>
		angle = 90;
 80026c4:	4b0d      	ldr	r3, [pc, #52]	; (80026fc <camera_angle+0x6c>)
 80026c6:	607b      	str	r3, [r7, #4]
	value = map(angle, 0, 90, 950, 1750);
 80026c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80026cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026d0:	f240 63d6 	movw	r3, #1750	; 0x6d6
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	f240 33b6 	movw	r3, #950	; 0x3b6
 80026da:	225a      	movs	r2, #90	; 0x5a
 80026dc:	2100      	movs	r1, #0
 80026de:	ee17 0a90 	vmov	r0, s15
 80026e2:	f7fe fccb 	bl	800107c <map>
 80026e6:	60f8      	str	r0, [r7, #12]
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, value);
 80026e8:	4b05      	ldr	r3, [pc, #20]	; (8002700 <camera_angle+0x70>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	635a      	str	r2, [r3, #52]	; 0x34
}
 80026f0:	bf00      	nop
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	42b40000 	.word	0x42b40000
 80026fc:	42b40000 	.word	0x42b40000
 8002700:	200003b0 	.word	0x200003b0

08002704 <horizontal_control>:
int16_t VR_out = 0;
int16_t V_nierownosc = 0;
int16_t Relay_SW = 0;
int16_t balancing_mode = 0;

void horizontal_control(uint16_t *control_data) {
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af02      	add	r7, sp, #8
 800270a:	6078      	str	r0, [r7, #4]
	V_bok_apar = control_data[1 - 1];	//predkosc boki
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	b21a      	sxth	r2, r3
 8002712:	4b5e      	ldr	r3, [pc, #376]	; (800288c <horizontal_control+0x188>)
 8002714:	801a      	strh	r2, [r3, #0]
	V_apar = control_data[2 - 1];   //predkosc
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3302      	adds	r3, #2
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	b21a      	sxth	r2, r3
 800271e:	4b5c      	ldr	r3, [pc, #368]	; (8002890 <horizontal_control+0x18c>)
 8002720:	801a      	strh	r2, [r3, #0]
	V_max_apar = control_data[5 - 1];	//regulacja predkosci silnikow
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3308      	adds	r3, #8
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	b21a      	sxth	r2, r3
 800272a:	4b5a      	ldr	r3, [pc, #360]	; (8002894 <horizontal_control+0x190>)
 800272c:	801a      	strh	r2, [r3, #0]
	Relay_SW = control_data[6 - 1];	//zalacz silniki
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	330a      	adds	r3, #10
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b21a      	sxth	r2, r3
 8002736:	4b58      	ldr	r3, [pc, #352]	; (8002898 <horizontal_control+0x194>)
 8002738:	801a      	strh	r2, [r3, #0]
	balancing_mode = control_data[8 - 1];
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	330e      	adds	r3, #14
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	b21a      	sxth	r2, r3
 8002742:	4b56      	ldr	r3, [pc, #344]	; (800289c <horizontal_control+0x198>)
 8002744:	801a      	strh	r2, [r3, #0]



	V_max = map(V_max_apar, 1000, 2000, 0, 500);
 8002746:	4b53      	ldr	r3, [pc, #332]	; (8002894 <horizontal_control+0x190>)
 8002748:	f9b3 3000 	ldrsh.w	r3, [r3]
 800274c:	4618      	mov	r0, r3
 800274e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	2300      	movs	r3, #0
 8002756:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800275a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800275e:	f7fe fc8d 	bl	800107c <map>
 8002762:	4603      	mov	r3, r0
 8002764:	b21a      	sxth	r2, r3
 8002766:	4b4e      	ldr	r3, [pc, #312]	; (80028a0 <horizontal_control+0x19c>)
 8002768:	801a      	strh	r2, [r3, #0]
	//                                      / tu jest wartocm maskymalnej rotacji
	Fi_max = map(Fi_max_apar, 1000, 2000, 0, 200);
 800276a:	4b4e      	ldr	r3, [pc, #312]	; (80028a4 <horizontal_control+0x1a0>)
 800276c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002770:	4618      	mov	r0, r3
 8002772:	23c8      	movs	r3, #200	; 0xc8
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	2300      	movs	r3, #0
 8002778:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800277c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002780:	f7fe fc7c 	bl	800107c <map>
 8002784:	4603      	mov	r3, r0
 8002786:	b21a      	sxth	r2, r3
 8002788:	4b47      	ldr	r3, [pc, #284]	; (80028a8 <horizontal_control+0x1a4>)
 800278a:	801a      	strh	r2, [r3, #0]

	if ((Relay_SW > 1900) && (Relay_SW < 2100)) {
 800278c:	4b42      	ldr	r3, [pc, #264]	; (8002898 <horizontal_control+0x194>)
 800278e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002792:	f240 726c 	movw	r2, #1900	; 0x76c
 8002796:	4293      	cmp	r3, r2
 8002798:	dd0a      	ble.n	80027b0 <horizontal_control+0xac>
 800279a:	4b3f      	ldr	r3, [pc, #252]	; (8002898 <horizontal_control+0x194>)
 800279c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027a0:	f640 0233 	movw	r2, #2099	; 0x833
 80027a4:	4293      	cmp	r3, r2
 80027a6:	dc03      	bgt.n	80027b0 <horizontal_control+0xac>
		Jazda = 1;
 80027a8:	4b40      	ldr	r3, [pc, #256]	; (80028ac <horizontal_control+0x1a8>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	801a      	strh	r2, [r3, #0]
 80027ae:	e002      	b.n	80027b6 <horizontal_control+0xb2>
	} else {
		Jazda = 0;
 80027b0:	4b3e      	ldr	r3, [pc, #248]	; (80028ac <horizontal_control+0x1a8>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	801a      	strh	r2, [r3, #0]
	}

	if (Jazda == 1) {
 80027b6:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <horizontal_control+0x1a8>)
 80027b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d132      	bne.n	8002826 <horizontal_control+0x122>
		Robot_V = -map(V_apar, 1000, 2000, -V_max, V_max);
 80027c0:	4b33      	ldr	r3, [pc, #204]	; (8002890 <horizontal_control+0x18c>)
 80027c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027c6:	4618      	mov	r0, r3
 80027c8:	4b35      	ldr	r3, [pc, #212]	; (80028a0 <horizontal_control+0x19c>)
 80027ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027ce:	425b      	negs	r3, r3
 80027d0:	4a33      	ldr	r2, [pc, #204]	; (80028a0 <horizontal_control+0x19c>)
 80027d2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80027d6:	9200      	str	r2, [sp, #0]
 80027d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80027dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80027e0:	f7fe fc4c 	bl	800107c <map>
 80027e4:	4603      	mov	r3, r0
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	425b      	negs	r3, r3
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	4b30      	ldr	r3, [pc, #192]	; (80028b0 <horizontal_control+0x1ac>)
 80027f0:	801a      	strh	r2, [r3, #0]
		Robot_Fi = -map(V_bok_apar, 1000, 2000, -Fi_max, Fi_max);
 80027f2:	4b26      	ldr	r3, [pc, #152]	; (800288c <horizontal_control+0x188>)
 80027f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027f8:	4618      	mov	r0, r3
 80027fa:	4b2b      	ldr	r3, [pc, #172]	; (80028a8 <horizontal_control+0x1a4>)
 80027fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002800:	425b      	negs	r3, r3
 8002802:	4a29      	ldr	r2, [pc, #164]	; (80028a8 <horizontal_control+0x1a4>)
 8002804:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002808:	9200      	str	r2, [sp, #0]
 800280a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800280e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002812:	f7fe fc33 	bl	800107c <map>
 8002816:	4603      	mov	r3, r0
 8002818:	b29b      	uxth	r3, r3
 800281a:	425b      	negs	r3, r3
 800281c:	b29b      	uxth	r3, r3
 800281e:	b21a      	sxth	r2, r3
 8002820:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <horizontal_control+0x1b0>)
 8002822:	801a      	strh	r2, [r3, #0]
 8002824:	e005      	b.n	8002832 <horizontal_control+0x12e>
	} else {
		Robot_V = 0;
 8002826:	4b22      	ldr	r3, [pc, #136]	; (80028b0 <horizontal_control+0x1ac>)
 8002828:	2200      	movs	r2, #0
 800282a:	801a      	strh	r2, [r3, #0]
		Robot_Fi = 0;
 800282c:	4b21      	ldr	r3, [pc, #132]	; (80028b4 <horizontal_control+0x1b0>)
 800282e:	2200      	movs	r2, #0
 8002830:	801a      	strh	r2, [r3, #0]
	}
	if ((Robot_V < 5) && (Robot_V > -5))
 8002832:	4b1f      	ldr	r3, [pc, #124]	; (80028b0 <horizontal_control+0x1ac>)
 8002834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002838:	2b04      	cmp	r3, #4
 800283a:	dc08      	bgt.n	800284e <horizontal_control+0x14a>
 800283c:	4b1c      	ldr	r3, [pc, #112]	; (80028b0 <horizontal_control+0x1ac>)
 800283e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002842:	f113 0f04 	cmn.w	r3, #4
 8002846:	db02      	blt.n	800284e <horizontal_control+0x14a>
		Robot_V = 0;
 8002848:	4b19      	ldr	r3, [pc, #100]	; (80028b0 <horizontal_control+0x1ac>)
 800284a:	2200      	movs	r2, #0
 800284c:	801a      	strh	r2, [r3, #0]
	if ((Robot_Fi < 5) && (Robot_Fi > -5))
 800284e:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <horizontal_control+0x1b0>)
 8002850:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002854:	2b04      	cmp	r3, #4
 8002856:	dc08      	bgt.n	800286a <horizontal_control+0x166>
 8002858:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <horizontal_control+0x1b0>)
 800285a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285e:	f113 0f04 	cmn.w	r3, #4
 8002862:	db02      	blt.n	800286a <horizontal_control+0x166>
		Robot_Fi = 0;
 8002864:	4b13      	ldr	r3, [pc, #76]	; (80028b4 <horizontal_control+0x1b0>)
 8002866:	2200      	movs	r2, #0
 8002868:	801a      	strh	r2, [r3, #0]

	Send(Robot_Fi, Robot_V);
 800286a:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <horizontal_control+0x1b0>)
 800286c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002870:	4a0f      	ldr	r2, [pc, #60]	; (80028b0 <horizontal_control+0x1ac>)
 8002872:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002876:	4611      	mov	r1, r2
 8002878:	4618      	mov	r0, r3
 800287a:	f7fe fd67 	bl	800134c <Send>
	HAL_Delay(7);//need wait a little before next usage, may reduce later (should be at least 7 ms)
 800287e:	2007      	movs	r0, #7
 8002880:	f000 fe12 	bl	80034a8 <HAL_Delay>
}
 8002884:	bf00      	nop
 8002886:	3708      	adds	r7, #8
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20000248 	.word	0x20000248
 8002890:	20000246 	.word	0x20000246
 8002894:	2000024a 	.word	0x2000024a
 8002898:	20000252 	.word	0x20000252
 800289c:	20000254 	.word	0x20000254
 80028a0:	2000024e 	.word	0x2000024e
 80028a4:	2000024c 	.word	0x2000024c
 80028a8:	20000250 	.word	0x20000250
 80028ac:	20000240 	.word	0x20000240
 80028b0:	20000242 	.word	0x20000242
 80028b4:	20000244 	.word	0x20000244

080028b8 <vertical_control>:

float pid_output = 0, suma_e_n = 0, steering_angle = 0;
int start;
int vertical_control(uint16_t *control_data, float angle) {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af02      	add	r7, sp, #8
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	ed87 0a00 	vstr	s0, [r7]

	V_bok_apar = control_data[1 - 1];	//predkosc boki
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	881b      	ldrh	r3, [r3, #0]
 80028c8:	b21a      	sxth	r2, r3
 80028ca:	4b8d      	ldr	r3, [pc, #564]	; (8002b00 <vertical_control+0x248>)
 80028cc:	801a      	strh	r2, [r3, #0]
	V_apar = control_data[2 - 1];   //predkosc
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3302      	adds	r3, #2
 80028d2:	881b      	ldrh	r3, [r3, #0]
 80028d4:	b21a      	sxth	r2, r3
 80028d6:	4b8b      	ldr	r3, [pc, #556]	; (8002b04 <vertical_control+0x24c>)
 80028d8:	801a      	strh	r2, [r3, #0]
	V_max_apar = control_data[5 - 1];	//regulacja predkosci silnikow
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3308      	adds	r3, #8
 80028de:	881b      	ldrh	r3, [r3, #0]
 80028e0:	b21a      	sxth	r2, r3
 80028e2:	4b89      	ldr	r3, [pc, #548]	; (8002b08 <vertical_control+0x250>)
 80028e4:	801a      	strh	r2, [r3, #0]
	Relay_SW = control_data[6 - 1];	//zalacz silniki
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	330a      	adds	r3, #10
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	b21a      	sxth	r2, r3
 80028ee:	4b87      	ldr	r3, [pc, #540]	; (8002b0c <vertical_control+0x254>)
 80028f0:	801a      	strh	r2, [r3, #0]
	balancing_mode = control_data[8 - 1];
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	330e      	adds	r3, #14
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	b21a      	sxth	r2, r3
 80028fa:	4b85      	ldr	r3, [pc, #532]	; (8002b10 <vertical_control+0x258>)
 80028fc:	801a      	strh	r2, [r3, #0]
	//correction_raw = control_data[7 - 1];



	//int16_t correction_max = map(correction_raw, 1000, 2000, 0, 5);
	V_max = map(V_max_apar, 1000, 2000, 0, 7); //zadawany kat
 80028fe:	4b82      	ldr	r3, [pc, #520]	; (8002b08 <vertical_control+0x250>)
 8002900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002904:	4618      	mov	r0, r3
 8002906:	2307      	movs	r3, #7
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	2300      	movs	r3, #0
 800290c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002910:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002914:	f7fe fbb2 	bl	800107c <map>
 8002918:	4603      	mov	r3, r0
 800291a:	b21a      	sxth	r2, r3
 800291c:	4b7d      	ldr	r3, [pc, #500]	; (8002b14 <vertical_control+0x25c>)
 800291e:	801a      	strh	r2, [r3, #0]
	//                                      / tu jest wartocm maskymalnej rotacji
	Fi_max = map(Fi_max_apar, 1000, 2000, 0, 200);
 8002920:	4b7d      	ldr	r3, [pc, #500]	; (8002b18 <vertical_control+0x260>)
 8002922:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002926:	4618      	mov	r0, r3
 8002928:	23c8      	movs	r3, #200	; 0xc8
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	2300      	movs	r3, #0
 800292e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002932:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002936:	f7fe fba1 	bl	800107c <map>
 800293a:	4603      	mov	r3, r0
 800293c:	b21a      	sxth	r2, r3
 800293e:	4b77      	ldr	r3, [pc, #476]	; (8002b1c <vertical_control+0x264>)
 8002940:	801a      	strh	r2, [r3, #0]

	steering_angle = mapfloat((float) V_apar, 1000, 2000, (float) -V_max,
 8002942:	4b70      	ldr	r3, [pc, #448]	; (8002b04 <vertical_control+0x24c>)
 8002944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002948:	ee07 3a90 	vmov	s15, r3
 800294c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002950:	4b70      	ldr	r3, [pc, #448]	; (8002b14 <vertical_control+0x25c>)
 8002952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002956:	425b      	negs	r3, r3
 8002958:	ee07 3a10 	vmov	s14, r3
 800295c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002960:	4b6c      	ldr	r3, [pc, #432]	; (8002b14 <vertical_control+0x25c>)
 8002962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002966:	ee06 3a90 	vmov	s13, r3
 800296a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800296e:	eeb0 2a66 	vmov.f32	s4, s13
 8002972:	eef0 1a47 	vmov.f32	s3, s14
 8002976:	ed9f 1a6a 	vldr	s2, [pc, #424]	; 8002b20 <vertical_control+0x268>
 800297a:	eddf 0a6a 	vldr	s1, [pc, #424]	; 8002b24 <vertical_control+0x26c>
 800297e:	eeb0 0a67 	vmov.f32	s0, s15
 8002982:	f7fe fb97 	bl	80010b4 <mapfloat>
 8002986:	eef0 7a40 	vmov.f32	s15, s0
 800298a:	4b67      	ldr	r3, [pc, #412]	; (8002b28 <vertical_control+0x270>)
 800298c:	edc3 7a00 	vstr	s15, [r3]
			(float) V_max);
	pid_output = pid_calculations(angle, &suma_e_n, steering_angle, V_bok_apar);
 8002990:	4b65      	ldr	r3, [pc, #404]	; (8002b28 <vertical_control+0x270>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	4b5a      	ldr	r3, [pc, #360]	; (8002b00 <vertical_control+0x248>)
 8002998:	f9b3 3000 	ldrsh.w	r3, [r3]
 800299c:	4619      	mov	r1, r3
 800299e:	eef0 0a67 	vmov.f32	s1, s15
 80029a2:	4862      	ldr	r0, [pc, #392]	; (8002b2c <vertical_control+0x274>)
 80029a4:	ed97 0a00 	vldr	s0, [r7]
 80029a8:	f7ff fd42 	bl	8002430 <pid_calculations>
 80029ac:	eef0 7a40 	vmov.f32	s15, s0
 80029b0:	4b5f      	ldr	r3, [pc, #380]	; (8002b30 <vertical_control+0x278>)
 80029b2:	edc3 7a00 	vstr	s15, [r3]

	if ((Relay_SW > 1900) && (Relay_SW < 2100) && angle > (theta_ref - 45)
 80029b6:	4b55      	ldr	r3, [pc, #340]	; (8002b0c <vertical_control+0x254>)
 80029b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029bc:	f240 726c 	movw	r2, #1900	; 0x76c
 80029c0:	4293      	cmp	r3, r2
 80029c2:	dd2d      	ble.n	8002a20 <vertical_control+0x168>
 80029c4:	4b51      	ldr	r3, [pc, #324]	; (8002b0c <vertical_control+0x254>)
 80029c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ca:	f640 0233 	movw	r2, #2099	; 0x833
 80029ce:	4293      	cmp	r3, r2
 80029d0:	dc26      	bgt.n	8002a20 <vertical_control+0x168>
 80029d2:	edd7 7a00 	vldr	s15, [r7]
 80029d6:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002b34 <vertical_control+0x27c>
 80029da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e2:	dd1d      	ble.n	8002a20 <vertical_control+0x168>
			&& angle < (theta_ref + 45) && (balancing_mode > 1900)
 80029e4:	edd7 7a00 	vldr	s15, [r7]
 80029e8:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8002b38 <vertical_control+0x280>
 80029ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f4:	d514      	bpl.n	8002a20 <vertical_control+0x168>
 80029f6:	4b46      	ldr	r3, [pc, #280]	; (8002b10 <vertical_control+0x258>)
 80029f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029fc:	f240 726c 	movw	r2, #1900	; 0x76c
 8002a00:	4293      	cmp	r3, r2
 8002a02:	dd0d      	ble.n	8002a20 <vertical_control+0x168>
			&& (balancing_mode < 2100)) {
 8002a04:	4b42      	ldr	r3, [pc, #264]	; (8002b10 <vertical_control+0x258>)
 8002a06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a0a:	f640 0233 	movw	r2, #2099	; 0x833
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	dc06      	bgt.n	8002a20 <vertical_control+0x168>
		Jazda = 1;
 8002a12:	4b4a      	ldr	r3, [pc, #296]	; (8002b3c <vertical_control+0x284>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	801a      	strh	r2, [r3, #0]
		start = 1;
 8002a18:	4b49      	ldr	r3, [pc, #292]	; (8002b40 <vertical_control+0x288>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e00d      	b.n	8002a3c <vertical_control+0x184>
	} else {
		Jazda = 0;
 8002a20:	4b46      	ldr	r3, [pc, #280]	; (8002b3c <vertical_control+0x284>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	801a      	strh	r2, [r3, #0]
		suma_e_n = 0;
 8002a26:	4b41      	ldr	r3, [pc, #260]	; (8002b2c <vertical_control+0x274>)
 8002a28:	f04f 0200 	mov.w	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
		pid_output = 0;
 8002a2e:	4b40      	ldr	r3, [pc, #256]	; (8002b30 <vertical_control+0x278>)
 8002a30:	f04f 0200 	mov.w	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]
		start = 0;
 8002a36:	4b42      	ldr	r3, [pc, #264]	; (8002b40 <vertical_control+0x288>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
	}

	if (Jazda == 1) {
 8002a3c:	4b3f      	ldr	r3, [pc, #252]	; (8002b3c <vertical_control+0x284>)
 8002a3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d125      	bne.n	8002a92 <vertical_control+0x1da>
		Robot_V = -pid_output;
 8002a46:	4b3a      	ldr	r3, [pc, #232]	; (8002b30 <vertical_control+0x278>)
 8002a48:	edd3 7a00 	vldr	s15, [r3]
 8002a4c:	eef1 7a67 	vneg.f32	s15, s15
 8002a50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a54:	ee17 3a90 	vmov	r3, s15
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	4b3a      	ldr	r3, [pc, #232]	; (8002b44 <vertical_control+0x28c>)
 8002a5c:	801a      	strh	r2, [r3, #0]
		Robot_Fi = -map(V_bok_apar, 1000, 2000, -Fi_max, Fi_max);
 8002a5e:	4b28      	ldr	r3, [pc, #160]	; (8002b00 <vertical_control+0x248>)
 8002a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a64:	4618      	mov	r0, r3
 8002a66:	4b2d      	ldr	r3, [pc, #180]	; (8002b1c <vertical_control+0x264>)
 8002a68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a6c:	425b      	negs	r3, r3
 8002a6e:	4a2b      	ldr	r2, [pc, #172]	; (8002b1c <vertical_control+0x264>)
 8002a70:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a74:	9200      	str	r2, [sp, #0]
 8002a76:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a7a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002a7e:	f7fe fafd 	bl	800107c <map>
 8002a82:	4603      	mov	r3, r0
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	425b      	negs	r3, r3
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	b21a      	sxth	r2, r3
 8002a8c:	4b2e      	ldr	r3, [pc, #184]	; (8002b48 <vertical_control+0x290>)
 8002a8e:	801a      	strh	r2, [r3, #0]
 8002a90:	e005      	b.n	8002a9e <vertical_control+0x1e6>
	} else {
		Robot_V = 0;
 8002a92:	4b2c      	ldr	r3, [pc, #176]	; (8002b44 <vertical_control+0x28c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	801a      	strh	r2, [r3, #0]
		Robot_Fi = 0;
 8002a98:	4b2b      	ldr	r3, [pc, #172]	; (8002b48 <vertical_control+0x290>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	801a      	strh	r2, [r3, #0]
	}
	if ((Robot_V < 1) && (Robot_V > -1))
 8002a9e:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <vertical_control+0x28c>)
 8002aa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	dc07      	bgt.n	8002ab8 <vertical_control+0x200>
 8002aa8:	4b26      	ldr	r3, [pc, #152]	; (8002b44 <vertical_control+0x28c>)
 8002aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	db02      	blt.n	8002ab8 <vertical_control+0x200>
		Robot_V = 0;
 8002ab2:	4b24      	ldr	r3, [pc, #144]	; (8002b44 <vertical_control+0x28c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	801a      	strh	r2, [r3, #0]
	if ((Robot_Fi < 5) && (Robot_Fi > -5))
 8002ab8:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <vertical_control+0x290>)
 8002aba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	dc08      	bgt.n	8002ad4 <vertical_control+0x21c>
 8002ac2:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <vertical_control+0x290>)
 8002ac4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ac8:	f113 0f04 	cmn.w	r3, #4
 8002acc:	db02      	blt.n	8002ad4 <vertical_control+0x21c>
		Robot_Fi = 0;
 8002ace:	4b1e      	ldr	r3, [pc, #120]	; (8002b48 <vertical_control+0x290>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	801a      	strh	r2, [r3, #0]

//	Robot_V = pid_output;
//	Robot_Fi = 0;
	Send(Robot_Fi, Robot_V);
 8002ad4:	4b1c      	ldr	r3, [pc, #112]	; (8002b48 <vertical_control+0x290>)
 8002ad6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ada:	4a1a      	ldr	r2, [pc, #104]	; (8002b44 <vertical_control+0x28c>)
 8002adc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002ae0:	4611      	mov	r1, r2
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fc32 	bl	800134c <Send>
	if (start==1) return 2; else return 3;
 8002ae8:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <vertical_control+0x288>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <vertical_control+0x23c>
 8002af0:	2302      	movs	r3, #2
 8002af2:	e000      	b.n	8002af6 <vertical_control+0x23e>
 8002af4:	2303      	movs	r3, #3
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3708      	adds	r7, #8
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	20000248 	.word	0x20000248
 8002b04:	20000246 	.word	0x20000246
 8002b08:	2000024a 	.word	0x2000024a
 8002b0c:	20000252 	.word	0x20000252
 8002b10:	20000254 	.word	0x20000254
 8002b14:	2000024e 	.word	0x2000024e
 8002b18:	2000024c 	.word	0x2000024c
 8002b1c:	20000250 	.word	0x20000250
 8002b20:	44fa0000 	.word	0x44fa0000
 8002b24:	447a0000 	.word	0x447a0000
 8002b28:	20000260 	.word	0x20000260
 8002b2c:	2000025c 	.word	0x2000025c
 8002b30:	20000258 	.word	0x20000258
 8002b34:	42100000 	.word	0x42100000
 8002b38:	42fc0000 	.word	0x42fc0000
 8002b3c:	20000240 	.word	0x20000240
 8002b40:	20000364 	.word	0x20000364
 8002b44:	20000242 	.word	0x20000242
 8002b48:	20000244 	.word	0x20000244

08002b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	607b      	str	r3, [r7, #4]
 8002b56:	4b10      	ldr	r3, [pc, #64]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5a:	4a0f      	ldr	r2, [pc, #60]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b60:	6453      	str	r3, [r2, #68]	; 0x44
 8002b62:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b6a:	607b      	str	r3, [r7, #4]
 8002b6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	603b      	str	r3, [r7, #0]
 8002b72:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	4a08      	ldr	r2, [pc, #32]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b7e:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <HAL_MspInit+0x4c>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b86:	603b      	str	r3, [r7, #0]
 8002b88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	40023800 	.word	0x40023800

08002b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ba0:	e7fe      	b.n	8002ba0 <NMI_Handler+0x4>

08002ba2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ba6:	e7fe      	b.n	8002ba6 <HardFault_Handler+0x4>

08002ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bac:	e7fe      	b.n	8002bac <MemManage_Handler+0x4>

08002bae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bb2:	e7fe      	b.n	8002bb2 <BusFault_Handler+0x4>

08002bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bb8:	e7fe      	b.n	8002bb8 <UsageFault_Handler+0x4>

08002bba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bda:	bf00      	nop
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002be8:	f000 fc3e 	bl	8003468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bec:	bf00      	nop
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002bf4:	4802      	ldr	r0, [pc, #8]	; (8002c00 <USART2_IRQHandler+0x10>)
 8002bf6:	f004 fa71 	bl	80070dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200004e0 	.word	0x200004e0

08002c04 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <DMA2_Stream2_IRQHandler+0x10>)
 8002c0a:	f001 fac9 	bl	80041a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	200003f8 	.word	0x200003f8

08002c18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
	return 1;
 8002c1c:	2301      	movs	r3, #1
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <_kill>:

int _kill(int pid, int sig)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c32:	f005 facf 	bl	80081d4 <__errno>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2216      	movs	r2, #22
 8002c3a:	601a      	str	r2, [r3, #0]
	return -1;
 8002c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <_exit>:

void _exit (int status)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c50:	f04f 31ff 	mov.w	r1, #4294967295
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f7ff ffe7 	bl	8002c28 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c5a:	e7fe      	b.n	8002c5a <_exit+0x12>

08002c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	e00a      	b.n	8002c84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c6e:	f3af 8000 	nop.w
 8002c72:	4601      	mov	r1, r0
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	1c5a      	adds	r2, r3, #1
 8002c78:	60ba      	str	r2, [r7, #8]
 8002c7a:	b2ca      	uxtb	r2, r1
 8002c7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	3301      	adds	r3, #1
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	dbf0      	blt.n	8002c6e <_read+0x12>
	}

return len;
 8002c8c:	687b      	ldr	r3, [r7, #4]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b086      	sub	sp, #24
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	60f8      	str	r0, [r7, #12]
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	617b      	str	r3, [r7, #20]
 8002ca6:	e009      	b.n	8002cbc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	60ba      	str	r2, [r7, #8]
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	dbf1      	blt.n	8002ca8 <_write+0x12>
	}
	return len;
 8002cc4:	687b      	ldr	r3, [r7, #4]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <_close>:

int _close(int file)
{
 8002cce:	b480      	push	{r7}
 8002cd0:	b083      	sub	sp, #12
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
	return -1;
 8002cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
 8002cee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cf6:	605a      	str	r2, [r3, #4]
	return 0;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <_isatty>:

int _isatty(int file)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d0e:	2301      	movs	r3, #1
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
	return 0;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d40:	4a14      	ldr	r2, [pc, #80]	; (8002d94 <_sbrk+0x5c>)
 8002d42:	4b15      	ldr	r3, [pc, #84]	; (8002d98 <_sbrk+0x60>)
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d4c:	4b13      	ldr	r3, [pc, #76]	; (8002d9c <_sbrk+0x64>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d102      	bne.n	8002d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d54:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <_sbrk+0x64>)
 8002d56:	4a12      	ldr	r2, [pc, #72]	; (8002da0 <_sbrk+0x68>)
 8002d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d5a:	4b10      	ldr	r3, [pc, #64]	; (8002d9c <_sbrk+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d207      	bcs.n	8002d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d68:	f005 fa34 	bl	80081d4 <__errno>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	220c      	movs	r2, #12
 8002d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d72:	f04f 33ff 	mov.w	r3, #4294967295
 8002d76:	e009      	b.n	8002d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d78:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <_sbrk+0x64>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d7e:	4b07      	ldr	r3, [pc, #28]	; (8002d9c <_sbrk+0x64>)
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	4a05      	ldr	r2, [pc, #20]	; (8002d9c <_sbrk+0x64>)
 8002d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	20010000 	.word	0x20010000
 8002d98:	00000400 	.word	0x00000400
 8002d9c:	20000264 	.word	0x20000264
 8002da0:	20000538 	.word	0x20000538

08002da4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002da8:	4b06      	ldr	r3, [pc, #24]	; (8002dc4 <SystemInit+0x20>)
 8002daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dae:	4a05      	ldr	r2, [pc, #20]	; (8002dc4 <SystemInit+0x20>)
 8002db0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002db4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002db8:	bf00      	nop
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b08e      	sub	sp, #56	; 0x38
 8002dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	601a      	str	r2, [r3, #0]
 8002dd6:	605a      	str	r2, [r3, #4]
 8002dd8:	609a      	str	r2, [r3, #8]
 8002dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ddc:	f107 0320 	add.w	r3, r7, #32
 8002de0:	2200      	movs	r2, #0
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002de6:	1d3b      	adds	r3, r7, #4
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
 8002df4:	615a      	str	r2, [r3, #20]
 8002df6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002df8:	4b31      	ldr	r3, [pc, #196]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002dfa:	4a32      	ldr	r2, [pc, #200]	; (8002ec4 <MX_TIM3_Init+0xfc>)
 8002dfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 25-1;
 8002dfe:	4b30      	ldr	r3, [pc, #192]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e00:	2218      	movs	r2, #24
 8002e02:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e04:	4b2e      	ldr	r3, [pc, #184]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 125-1;
 8002e0a:	4b2d      	ldr	r3, [pc, #180]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e0c:	227c      	movs	r2, #124	; 0x7c
 8002e0e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e10:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002e16:	4b2a      	ldr	r3, [pc, #168]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e18:	2280      	movs	r2, #128	; 0x80
 8002e1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e1c:	4828      	ldr	r0, [pc, #160]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e1e:	f003 fa01 	bl	8006224 <HAL_TIM_Base_Init>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002e28:	f7ff f85a 	bl	8001ee0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e30:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e36:	4619      	mov	r1, r3
 8002e38:	4821      	ldr	r0, [pc, #132]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e3a:	f003 fc0d 	bl	8006658 <HAL_TIM_ConfigClockSource>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002e44:	f7ff f84c 	bl	8001ee0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e48:	481d      	ldr	r0, [pc, #116]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e4a:	f003 fa3a 	bl	80062c2 <HAL_TIM_PWM_Init>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002e54:	f7ff f844 	bl	8001ee0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e60:	f107 0320 	add.w	r3, r7, #32
 8002e64:	4619      	mov	r1, r3
 8002e66:	4816      	ldr	r0, [pc, #88]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e68:	f003 ff8a 	bl	8006d80 <HAL_TIMEx_MasterConfigSynchronization>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8002e72:	f7ff f835 	bl	8001ee0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e76:	2360      	movs	r3, #96	; 0x60
 8002e78:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e86:	1d3b      	adds	r3, r7, #4
 8002e88:	2200      	movs	r2, #0
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	480c      	ldr	r0, [pc, #48]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002e8e:	f003 fb21 	bl	80064d4 <HAL_TIM_PWM_ConfigChannel>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002e98:	f7ff f822 	bl	8001ee0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e9c:	1d3b      	adds	r3, r7, #4
 8002e9e:	2204      	movs	r2, #4
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4807      	ldr	r0, [pc, #28]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002ea4:	f003 fb16 	bl	80064d4 <HAL_TIM_PWM_ConfigChannel>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8002eae:	f7ff f817 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002eb2:	4803      	ldr	r0, [pc, #12]	; (8002ec0 <MX_TIM3_Init+0xf8>)
 8002eb4:	f000 f88e 	bl	8002fd4 <HAL_TIM_MspPostInit>

}
 8002eb8:	bf00      	nop
 8002eba:	3738      	adds	r7, #56	; 0x38
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	20000368 	.word	0x20000368
 8002ec4:	40000400 	.word	0x40000400

08002ec8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	611a      	str	r2, [r3, #16]
 8002edc:	615a      	str	r2, [r3, #20]
 8002ede:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002ee2:	4a1f      	ldr	r2, [pc, #124]	; (8002f60 <MX_TIM11_Init+0x98>)
 8002ee4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 25-1;
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002ee8:	2218      	movs	r2, #24
 8002eea:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 20000-1;
 8002ef2:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002ef4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002ef8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002efa:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f00:	4b16      	ldr	r3, [pc, #88]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002f02:	2280      	movs	r2, #128	; 0x80
 8002f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002f06:	4815      	ldr	r0, [pc, #84]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002f08:	f003 f98c 	bl	8006224 <HAL_TIM_Base_Init>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002f12:	f7fe ffe5 	bl	8001ee0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002f16:	4811      	ldr	r0, [pc, #68]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002f18:	f003 f9d3 	bl	80062c2 <HAL_TIM_PWM_Init>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002f22:	f7fe ffdd 	bl	8001ee0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f26:	2360      	movs	r3, #96	; 0x60
 8002f28:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f36:	1d3b      	adds	r3, r7, #4
 8002f38:	2200      	movs	r2, #0
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4807      	ldr	r0, [pc, #28]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002f3e:	f003 fac9 	bl	80064d4 <HAL_TIM_PWM_ConfigChannel>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002f48:	f7fe ffca 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002f4c:	4803      	ldr	r0, [pc, #12]	; (8002f5c <MX_TIM11_Init+0x94>)
 8002f4e:	f000 f841 	bl	8002fd4 <HAL_TIM_MspPostInit>

}
 8002f52:	bf00      	nop
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	200003b0 	.word	0x200003b0
 8002f60:	40014800 	.word	0x40014800

08002f64 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <HAL_TIM_Base_MspInit+0x64>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d10e      	bne.n	8002f94 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	4a13      	ldr	r2, [pc, #76]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	6413      	str	r3, [r2, #64]	; 0x40
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8002f92:	e012      	b.n	8002fba <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM11)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a0d      	ldr	r2, [pc, #52]	; (8002fd0 <HAL_TIM_Base_MspInit+0x6c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d10d      	bne.n	8002fba <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	4b0a      	ldr	r3, [pc, #40]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	4a09      	ldr	r2, [pc, #36]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fac:	6453      	str	r3, [r2, #68]	; 0x44
 8002fae:	4b07      	ldr	r3, [pc, #28]	; (8002fcc <HAL_TIM_Base_MspInit+0x68>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
}
 8002fba:	bf00      	nop
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40000400 	.word	0x40000400
 8002fcc:	40023800 	.word	0x40023800
 8002fd0:	40014800 	.word	0x40014800

08002fd4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	; 0x28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fdc:	f107 0314 	add.w	r3, r7, #20
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	609a      	str	r2, [r3, #8]
 8002fe8:	60da      	str	r2, [r3, #12]
 8002fea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a24      	ldr	r2, [pc, #144]	; (8003084 <HAL_TIM_MspPostInit+0xb0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d11e      	bne.n	8003034 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	4b23      	ldr	r3, [pc, #140]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	4a22      	ldr	r2, [pc, #136]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8003000:	f043 0301 	orr.w	r3, r3, #1
 8003004:	6313      	str	r3, [r2, #48]	; 0x30
 8003006:	4b20      	ldr	r3, [pc, #128]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003012:	23c0      	movs	r3, #192	; 0xc0
 8003014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003016:	2302      	movs	r3, #2
 8003018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301e:	2300      	movs	r3, #0
 8003020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003022:	2302      	movs	r3, #2
 8003024:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003026:	f107 0314 	add.w	r3, r7, #20
 800302a:	4619      	mov	r1, r3
 800302c:	4817      	ldr	r0, [pc, #92]	; (800308c <HAL_TIM_MspPostInit+0xb8>)
 800302e:	f001 fb21 	bl	8004674 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003032:	e023      	b.n	800307c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM11)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a15      	ldr	r2, [pc, #84]	; (8003090 <HAL_TIM_MspPostInit+0xbc>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d11e      	bne.n	800307c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	4a10      	ldr	r2, [pc, #64]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8003048:	f043 0302 	orr.w	r3, r3, #2
 800304c:	6313      	str	r3, [r2, #48]	; 0x30
 800304e:	4b0e      	ldr	r3, [pc, #56]	; (8003088 <HAL_TIM_MspPostInit+0xb4>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800305a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800305e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003060:	2302      	movs	r3, #2
 8003062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003064:	2300      	movs	r3, #0
 8003066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003068:	2300      	movs	r3, #0
 800306a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800306c:	2303      	movs	r3, #3
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	4619      	mov	r1, r3
 8003076:	4807      	ldr	r0, [pc, #28]	; (8003094 <HAL_TIM_MspPostInit+0xc0>)
 8003078:	f001 fafc 	bl	8004674 <HAL_GPIO_Init>
}
 800307c:	bf00      	nop
 800307e:	3728      	adds	r7, #40	; 0x28
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	40000400 	.word	0x40000400
 8003088:	40023800 	.word	0x40023800
 800308c:	40020000 	.word	0x40020000
 8003090:	40014800 	.word	0x40014800
 8003094:	40020400 	.word	0x40020400

08003098 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800309c:	4b11      	ldr	r3, [pc, #68]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 800309e:	4a12      	ldr	r2, [pc, #72]	; (80030e8 <MX_USART1_UART_Init+0x50>)
 80030a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80030a2:	4b10      	ldr	r3, [pc, #64]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80030aa:	4b0e      	ldr	r3, [pc, #56]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80030b6:	4b0b      	ldr	r3, [pc, #44]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80030bc:	4b09      	ldr	r3, [pc, #36]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030be:	220c      	movs	r2, #12
 80030c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030c2:	4b08      	ldr	r3, [pc, #32]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80030ce:	4805      	ldr	r0, [pc, #20]	; (80030e4 <MX_USART1_UART_Init+0x4c>)
 80030d0:	f003 fec4 	bl	8006e5c <HAL_UART_Init>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80030da:	f7fe ff01 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000458 	.word	0x20000458
 80030e8:	40011000 	.word	0x40011000

080030ec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030f0:	4b11      	ldr	r3, [pc, #68]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 80030f2:	4a12      	ldr	r2, [pc, #72]	; (800313c <MX_USART2_UART_Init+0x50>)
 80030f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 80030f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003100:	2200      	movs	r2, #0
 8003102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003106:	2200      	movs	r2, #0
 8003108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800310a:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003112:	220c      	movs	r2, #12
 8003114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003116:	4b08      	ldr	r3, [pc, #32]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003118:	2200      	movs	r2, #0
 800311a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800311c:	4b06      	ldr	r3, [pc, #24]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 800311e:	2200      	movs	r2, #0
 8003120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003122:	4805      	ldr	r0, [pc, #20]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003124:	f003 fe9a 	bl	8006e5c <HAL_UART_Init>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800312e:	f7fe fed7 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	200004e0 	.word	0x200004e0
 800313c:	40004400 	.word	0x40004400

08003140 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003144:	4b11      	ldr	r3, [pc, #68]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003146:	4a12      	ldr	r2, [pc, #72]	; (8003190 <MX_USART6_UART_Init+0x50>)
 8003148:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <MX_USART6_UART_Init+0x4c>)
 800314c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003150:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003158:	4b0c      	ldr	r3, [pc, #48]	; (800318c <MX_USART6_UART_Init+0x4c>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800315e:	4b0b      	ldr	r3, [pc, #44]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003160:	2200      	movs	r2, #0
 8003162:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003164:	4b09      	ldr	r3, [pc, #36]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003166:	220c      	movs	r2, #12
 8003168:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800316a:	4b08      	ldr	r3, [pc, #32]	; (800318c <MX_USART6_UART_Init+0x4c>)
 800316c:	2200      	movs	r2, #0
 800316e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003172:	2200      	movs	r2, #0
 8003174:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003176:	4805      	ldr	r0, [pc, #20]	; (800318c <MX_USART6_UART_Init+0x4c>)
 8003178:	f003 fe70 	bl	8006e5c <HAL_UART_Init>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003182:	f7fe fead 	bl	8001ee0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	2000049c 	.word	0x2000049c
 8003190:	40011400 	.word	0x40011400

08003194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b08e      	sub	sp, #56	; 0x38
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031a0:	2200      	movs	r2, #0
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	605a      	str	r2, [r3, #4]
 80031a6:	609a      	str	r2, [r3, #8]
 80031a8:	60da      	str	r2, [r3, #12]
 80031aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a68      	ldr	r2, [pc, #416]	; (8003354 <HAL_UART_MspInit+0x1c0>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d12d      	bne.n	8003212 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	623b      	str	r3, [r7, #32]
 80031ba:	4b67      	ldr	r3, [pc, #412]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031be:	4a66      	ldr	r2, [pc, #408]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031c0:	f043 0310 	orr.w	r3, r3, #16
 80031c4:	6453      	str	r3, [r2, #68]	; 0x44
 80031c6:	4b64      	ldr	r3, [pc, #400]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ca:	f003 0310 	and.w	r3, r3, #16
 80031ce:	623b      	str	r3, [r7, #32]
 80031d0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	4b60      	ldr	r3, [pc, #384]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	4a5f      	ldr	r2, [pc, #380]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6313      	str	r3, [r2, #48]	; 0x30
 80031e2:	4b5d      	ldr	r3, [pc, #372]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80031ee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f8:	2300      	movs	r3, #0
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031fc:	2303      	movs	r3, #3
 80031fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003200:	2307      	movs	r3, #7
 8003202:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003204:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003208:	4619      	mov	r1, r3
 800320a:	4854      	ldr	r0, [pc, #336]	; (800335c <HAL_UART_MspInit+0x1c8>)
 800320c:	f001 fa32 	bl	8004674 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003210:	e09b      	b.n	800334a <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART2)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a52      	ldr	r2, [pc, #328]	; (8003360 <HAL_UART_MspInit+0x1cc>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d134      	bne.n	8003286 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800321c:	2300      	movs	r3, #0
 800321e:	61bb      	str	r3, [r7, #24]
 8003220:	4b4d      	ldr	r3, [pc, #308]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	4a4c      	ldr	r2, [pc, #304]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 8003226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800322a:	6413      	str	r3, [r2, #64]	; 0x40
 800322c:	4b4a      	ldr	r3, [pc, #296]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
 800323c:	4b46      	ldr	r3, [pc, #280]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 800323e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003240:	4a45      	ldr	r2, [pc, #276]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 8003242:	f043 0301 	orr.w	r3, r3, #1
 8003246:	6313      	str	r3, [r2, #48]	; 0x30
 8003248:	4b43      	ldr	r3, [pc, #268]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 800324a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003254:	230c      	movs	r3, #12
 8003256:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003258:	2302      	movs	r3, #2
 800325a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325c:	2300      	movs	r3, #0
 800325e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003260:	2303      	movs	r3, #3
 8003262:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003264:	2307      	movs	r3, #7
 8003266:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800326c:	4619      	mov	r1, r3
 800326e:	483b      	ldr	r0, [pc, #236]	; (800335c <HAL_UART_MspInit+0x1c8>)
 8003270:	f001 fa00 	bl	8004674 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003274:	2200      	movs	r2, #0
 8003276:	2100      	movs	r1, #0
 8003278:	2026      	movs	r0, #38	; 0x26
 800327a:	f000 fdc2 	bl	8003e02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800327e:	2026      	movs	r0, #38	; 0x26
 8003280:	f000 fddb 	bl	8003e3a <HAL_NVIC_EnableIRQ>
}
 8003284:	e061      	b.n	800334a <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART6)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a36      	ldr	r2, [pc, #216]	; (8003364 <HAL_UART_MspInit+0x1d0>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d15c      	bne.n	800334a <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]
 8003294:	4b30      	ldr	r3, [pc, #192]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 8003296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003298:	4a2f      	ldr	r2, [pc, #188]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 800329a:	f043 0320 	orr.w	r3, r3, #32
 800329e:	6453      	str	r3, [r2, #68]	; 0x44
 80032a0:	4b2d      	ldr	r3, [pc, #180]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80032a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a4:	f003 0320 	and.w	r3, r3, #32
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ac:	2300      	movs	r3, #0
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	4b29      	ldr	r3, [pc, #164]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80032b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b4:	4a28      	ldr	r2, [pc, #160]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80032b6:	f043 0301 	orr.w	r3, r3, #1
 80032ba:	6313      	str	r3, [r2, #48]	; 0x30
 80032bc:	4b26      	ldr	r3, [pc, #152]	; (8003358 <HAL_UART_MspInit+0x1c4>)
 80032be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80032c8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80032cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ce:	2302      	movs	r3, #2
 80032d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032d6:	2303      	movs	r3, #3
 80032d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80032da:	2308      	movs	r3, #8
 80032dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032e2:	4619      	mov	r1, r3
 80032e4:	481d      	ldr	r0, [pc, #116]	; (800335c <HAL_UART_MspInit+0x1c8>)
 80032e6:	f001 f9c5 	bl	8004674 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 80032ea:	4b1f      	ldr	r3, [pc, #124]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 80032ec:	4a1f      	ldr	r2, [pc, #124]	; (800336c <HAL_UART_MspInit+0x1d8>)
 80032ee:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 80032f2:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80032f6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032f8:	4b1b      	ldr	r3, [pc, #108]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032fe:	4b1a      	ldr	r3, [pc, #104]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003300:	2200      	movs	r2, #0
 8003302:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003304:	4b18      	ldr	r3, [pc, #96]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003306:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800330a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800330c:	4b16      	ldr	r3, [pc, #88]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 800330e:	2200      	movs	r2, #0
 8003310:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003312:	4b15      	ldr	r3, [pc, #84]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003314:	2200      	movs	r2, #0
 8003316:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003318:	4b13      	ldr	r3, [pc, #76]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 800331a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800331e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003320:	4b11      	ldr	r3, [pc, #68]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003322:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003326:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 800332a:	2200      	movs	r2, #0
 800332c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800332e:	480e      	ldr	r0, [pc, #56]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003330:	f000 fd9e 	bl	8003e70 <HAL_DMA_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 800333a:	f7fe fdd1 	bl	8001ee0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a09      	ldr	r2, [pc, #36]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003342:	639a      	str	r2, [r3, #56]	; 0x38
 8003344:	4a08      	ldr	r2, [pc, #32]	; (8003368 <HAL_UART_MspInit+0x1d4>)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6393      	str	r3, [r2, #56]	; 0x38
}
 800334a:	bf00      	nop
 800334c:	3738      	adds	r7, #56	; 0x38
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40011000 	.word	0x40011000
 8003358:	40023800 	.word	0x40023800
 800335c:	40020000 	.word	0x40020000
 8003360:	40004400 	.word	0x40004400
 8003364:	40011400 	.word	0x40011400
 8003368:	200003f8 	.word	0x200003f8
 800336c:	40026440 	.word	0x40026440

08003370 <Reset_Handler>:
 8003370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033a8 <LoopFillZerobss+0x12>
 8003374:	480d      	ldr	r0, [pc, #52]	; (80033ac <LoopFillZerobss+0x16>)
 8003376:	490e      	ldr	r1, [pc, #56]	; (80033b0 <LoopFillZerobss+0x1a>)
 8003378:	4a0e      	ldr	r2, [pc, #56]	; (80033b4 <LoopFillZerobss+0x1e>)
 800337a:	2300      	movs	r3, #0
 800337c:	e002      	b.n	8003384 <LoopCopyDataInit>

0800337e <CopyDataInit>:
 800337e:	58d4      	ldr	r4, [r2, r3]
 8003380:	50c4      	str	r4, [r0, r3]
 8003382:	3304      	adds	r3, #4

08003384 <LoopCopyDataInit>:
 8003384:	18c4      	adds	r4, r0, r3
 8003386:	428c      	cmp	r4, r1
 8003388:	d3f9      	bcc.n	800337e <CopyDataInit>
 800338a:	4a0b      	ldr	r2, [pc, #44]	; (80033b8 <LoopFillZerobss+0x22>)
 800338c:	4c0b      	ldr	r4, [pc, #44]	; (80033bc <LoopFillZerobss+0x26>)
 800338e:	2300      	movs	r3, #0
 8003390:	e001      	b.n	8003396 <LoopFillZerobss>

08003392 <FillZerobss>:
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	3204      	adds	r2, #4

08003396 <LoopFillZerobss>:
 8003396:	42a2      	cmp	r2, r4
 8003398:	d3fb      	bcc.n	8003392 <FillZerobss>
 800339a:	f7ff fd03 	bl	8002da4 <SystemInit>
 800339e:	f004 ff1f 	bl	80081e0 <__libc_init_array>
 80033a2:	f7fe fb35 	bl	8001a10 <main>
 80033a6:	4770      	bx	lr
 80033a8:	20010000 	.word	0x20010000
 80033ac:	20000000 	.word	0x20000000
 80033b0:	200001dc 	.word	0x200001dc
 80033b4:	0800b930 	.word	0x0800b930
 80033b8:	200001dc 	.word	0x200001dc
 80033bc:	20000538 	.word	0x20000538

080033c0 <ADC_IRQHandler>:
 80033c0:	e7fe      	b.n	80033c0 <ADC_IRQHandler>
	...

080033c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033c8:	4b0e      	ldr	r3, [pc, #56]	; (8003404 <HAL_Init+0x40>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a0d      	ldr	r2, [pc, #52]	; (8003404 <HAL_Init+0x40>)
 80033ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033d4:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <HAL_Init+0x40>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a0a      	ldr	r2, [pc, #40]	; (8003404 <HAL_Init+0x40>)
 80033da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033e0:	4b08      	ldr	r3, [pc, #32]	; (8003404 <HAL_Init+0x40>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a07      	ldr	r2, [pc, #28]	; (8003404 <HAL_Init+0x40>)
 80033e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033ec:	2003      	movs	r0, #3
 80033ee:	f000 fcfd 	bl	8003dec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033f2:	200f      	movs	r0, #15
 80033f4:	f000 f808 	bl	8003408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033f8:	f7ff fba8 	bl	8002b4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40023c00 	.word	0x40023c00

08003408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003410:	4b12      	ldr	r3, [pc, #72]	; (800345c <HAL_InitTick+0x54>)
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4b12      	ldr	r3, [pc, #72]	; (8003460 <HAL_InitTick+0x58>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	4619      	mov	r1, r3
 800341a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800341e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003422:	fbb2 f3f3 	udiv	r3, r2, r3
 8003426:	4618      	mov	r0, r3
 8003428:	f000 fd15 	bl	8003e56 <HAL_SYSTICK_Config>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e00e      	b.n	8003454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2b0f      	cmp	r3, #15
 800343a:	d80a      	bhi.n	8003452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800343c:	2200      	movs	r2, #0
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	f04f 30ff 	mov.w	r0, #4294967295
 8003444:	f000 fcdd 	bl	8003e02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003448:	4a06      	ldr	r2, [pc, #24]	; (8003464 <HAL_InitTick+0x5c>)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e000      	b.n	8003454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
}
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20000000 	.word	0x20000000
 8003460:	20000008 	.word	0x20000008
 8003464:	20000004 	.word	0x20000004

08003468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800346c:	4b06      	ldr	r3, [pc, #24]	; (8003488 <HAL_IncTick+0x20>)
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	4b06      	ldr	r3, [pc, #24]	; (800348c <HAL_IncTick+0x24>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4413      	add	r3, r2
 8003478:	4a04      	ldr	r2, [pc, #16]	; (800348c <HAL_IncTick+0x24>)
 800347a:	6013      	str	r3, [r2, #0]
}
 800347c:	bf00      	nop
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	20000008 	.word	0x20000008
 800348c:	20000524 	.word	0x20000524

08003490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  return uwTick;
 8003494:	4b03      	ldr	r3, [pc, #12]	; (80034a4 <HAL_GetTick+0x14>)
 8003496:	681b      	ldr	r3, [r3, #0]
}
 8003498:	4618      	mov	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000524 	.word	0x20000524

080034a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b0:	f7ff ffee 	bl	8003490 <HAL_GetTick>
 80034b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c0:	d005      	beq.n	80034ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034c2:	4b0a      	ldr	r3, [pc, #40]	; (80034ec <HAL_Delay+0x44>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	461a      	mov	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4413      	add	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034ce:	bf00      	nop
 80034d0:	f7ff ffde 	bl	8003490 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d8f7      	bhi.n	80034d0 <HAL_Delay+0x28>
  {
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000008 	.word	0x20000008

080034f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034f8:	2300      	movs	r3, #0
 80034fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e033      	b.n	800356e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7fd fd70 	bl	8000ff4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b00      	cmp	r3, #0
 800352c:	d118      	bne.n	8003560 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003536:	f023 0302 	bic.w	r3, r3, #2
 800353a:	f043 0202 	orr.w	r2, r3, #2
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 fa86 	bl	8003a54 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	f043 0201 	orr.w	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	641a      	str	r2, [r3, #64]	; 0x40
 800355e:	e001      	b.n	8003564 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800356c:	7bfb      	ldrb	r3, [r7, #15]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
	...

08003578 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800358a:	2b01      	cmp	r3, #1
 800358c:	d101      	bne.n	8003592 <HAL_ADC_Start+0x1a>
 800358e:	2302      	movs	r3, #2
 8003590:	e097      	b.n	80036c2 <HAL_ADC_Start+0x14a>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d018      	beq.n	80035da <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035b8:	4b45      	ldr	r3, [pc, #276]	; (80036d0 <HAL_ADC_Start+0x158>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a45      	ldr	r2, [pc, #276]	; (80036d4 <HAL_ADC_Start+0x15c>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0c9a      	lsrs	r2, r3, #18
 80035c4:	4613      	mov	r3, r2
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	4413      	add	r3, r2
 80035ca:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80035cc:	e002      	b.n	80035d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	3b01      	subs	r3, #1
 80035d2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f9      	bne.n	80035ce <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d15f      	bne.n	80036a8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80035f0:	f023 0301 	bic.w	r3, r3, #1
 80035f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003606:	2b00      	cmp	r3, #0
 8003608:	d007      	beq.n	800361a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003612:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003626:	d106      	bne.n	8003636 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362c:	f023 0206 	bic.w	r2, r3, #6
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	645a      	str	r2, [r3, #68]	; 0x44
 8003634:	e002      	b.n	800363c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003644:	4b24      	ldr	r3, [pc, #144]	; (80036d8 <HAL_ADC_Start+0x160>)
 8003646:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003650:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10f      	bne.n	800367e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d129      	bne.n	80036c0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	689a      	ldr	r2, [r3, #8]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800367a:	609a      	str	r2, [r3, #8]
 800367c:	e020      	b.n	80036c0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a16      	ldr	r2, [pc, #88]	; (80036dc <HAL_ADC_Start+0x164>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d11b      	bne.n	80036c0 <HAL_ADC_Start+0x148>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d114      	bne.n	80036c0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036a4:	609a      	str	r2, [r3, #8]
 80036a6:	e00b      	b.n	80036c0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ac:	f043 0210 	orr.w	r2, r3, #16
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b8:	f043 0201 	orr.w	r2, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3714      	adds	r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	20000000 	.word	0x20000000
 80036d4:	431bde83 	.word	0x431bde83
 80036d8:	40012300 	.word	0x40012300
 80036dc:	40012000 	.word	0x40012000

080036e0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036fc:	d113      	bne.n	8003726 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003708:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800370c:	d10b      	bne.n	8003726 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	f043 0220 	orr.w	r2, r3, #32
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e063      	b.n	80037ee <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003726:	f7ff feb3 	bl	8003490 <HAL_GetTick>
 800372a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800372c:	e021      	b.n	8003772 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003734:	d01d      	beq.n	8003772 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d007      	beq.n	800374c <HAL_ADC_PollForConversion+0x6c>
 800373c:	f7ff fea8 	bl	8003490 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	429a      	cmp	r2, r3
 800374a:	d212      	bcs.n	8003772 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b02      	cmp	r3, #2
 8003758:	d00b      	beq.n	8003772 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375e:	f043 0204 	orr.w	r2, r3, #4
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e03d      	b.n	80037ee <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b02      	cmp	r3, #2
 800377e:	d1d6      	bne.n	800372e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f06f 0212 	mvn.w	r2, #18
 8003788:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d123      	bne.n	80037ec <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d11f      	bne.n	80037ec <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d006      	beq.n	80037c8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d111      	bne.n	80037ec <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d105      	bne.n	80037ec <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e4:	f043 0201 	orr.w	r2, r3, #1
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003804:	4618      	mov	r0, r3
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003824:	2b01      	cmp	r3, #1
 8003826:	d101      	bne.n	800382c <HAL_ADC_ConfigChannel+0x1c>
 8003828:	2302      	movs	r3, #2
 800382a:	e105      	b.n	8003a38 <HAL_ADC_ConfigChannel+0x228>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b09      	cmp	r3, #9
 800383a:	d925      	bls.n	8003888 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68d9      	ldr	r1, [r3, #12]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	461a      	mov	r2, r3
 800384a:	4613      	mov	r3, r2
 800384c:	005b      	lsls	r3, r3, #1
 800384e:	4413      	add	r3, r2
 8003850:	3b1e      	subs	r3, #30
 8003852:	2207      	movs	r2, #7
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	43da      	mvns	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	400a      	ands	r2, r1
 8003860:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68d9      	ldr	r1, [r3, #12]
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	b29b      	uxth	r3, r3
 8003872:	4618      	mov	r0, r3
 8003874:	4603      	mov	r3, r0
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	4403      	add	r3, r0
 800387a:	3b1e      	subs	r3, #30
 800387c:	409a      	lsls	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	e022      	b.n	80038ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6919      	ldr	r1, [r3, #16]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	b29b      	uxth	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	4613      	mov	r3, r2
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	4413      	add	r3, r2
 800389c:	2207      	movs	r2, #7
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43da      	mvns	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	400a      	ands	r2, r1
 80038aa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6919      	ldr	r1, [r3, #16]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	4618      	mov	r0, r3
 80038be:	4603      	mov	r3, r0
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	4403      	add	r3, r0
 80038c4:	409a      	lsls	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b06      	cmp	r3, #6
 80038d4:	d824      	bhi.n	8003920 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	3b05      	subs	r3, #5
 80038e8:	221f      	movs	r2, #31
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	400a      	ands	r2, r1
 80038f6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	b29b      	uxth	r3, r3
 8003904:	4618      	mov	r0, r3
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	3b05      	subs	r3, #5
 8003912:	fa00 f203 	lsl.w	r2, r0, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	635a      	str	r2, [r3, #52]	; 0x34
 800391e:	e04c      	b.n	80039ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b0c      	cmp	r3, #12
 8003926:	d824      	bhi.n	8003972 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685a      	ldr	r2, [r3, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	3b23      	subs	r3, #35	; 0x23
 800393a:	221f      	movs	r2, #31
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
 8003940:	43da      	mvns	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	400a      	ands	r2, r1
 8003948:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	b29b      	uxth	r3, r3
 8003956:	4618      	mov	r0, r3
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	4613      	mov	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	3b23      	subs	r3, #35	; 0x23
 8003964:	fa00 f203 	lsl.w	r2, r0, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	631a      	str	r2, [r3, #48]	; 0x30
 8003970:	e023      	b.n	80039ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	3b41      	subs	r3, #65	; 0x41
 8003984:	221f      	movs	r2, #31
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	400a      	ands	r2, r1
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	b29b      	uxth	r3, r3
 80039a0:	4618      	mov	r0, r3
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	3b41      	subs	r3, #65	; 0x41
 80039ae:	fa00 f203 	lsl.w	r2, r0, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039ba:	4b22      	ldr	r3, [pc, #136]	; (8003a44 <HAL_ADC_ConfigChannel+0x234>)
 80039bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a21      	ldr	r2, [pc, #132]	; (8003a48 <HAL_ADC_ConfigChannel+0x238>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d109      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1cc>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b12      	cmp	r3, #18
 80039ce:	d105      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a19      	ldr	r2, [pc, #100]	; (8003a48 <HAL_ADC_ConfigChannel+0x238>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d123      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2b10      	cmp	r3, #16
 80039ec:	d003      	beq.n	80039f6 <HAL_ADC_ConfigChannel+0x1e6>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b11      	cmp	r3, #17
 80039f4:	d11b      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b10      	cmp	r3, #16
 8003a08:	d111      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a0a:	4b10      	ldr	r3, [pc, #64]	; (8003a4c <HAL_ADC_ConfigChannel+0x23c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a10      	ldr	r2, [pc, #64]	; (8003a50 <HAL_ADC_ConfigChannel+0x240>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	0c9a      	lsrs	r2, r3, #18
 8003a16:	4613      	mov	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	4413      	add	r3, r2
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a20:	e002      	b.n	8003a28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	3b01      	subs	r3, #1
 8003a26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f9      	bne.n	8003a22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003a36:	2300      	movs	r3, #0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	40012300 	.word	0x40012300
 8003a48:	40012000 	.word	0x40012000
 8003a4c:	20000000 	.word	0x20000000
 8003a50:	431bde83 	.word	0x431bde83

08003a54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a5c:	4b79      	ldr	r3, [pc, #484]	; (8003c44 <ADC_Init+0x1f0>)
 8003a5e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	431a      	orrs	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685a      	ldr	r2, [r3, #4]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	6859      	ldr	r1, [r3, #4]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	021a      	lsls	r2, r3, #8
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003aac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6859      	ldr	r1, [r3, #4]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ace:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6899      	ldr	r1, [r3, #8]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae6:	4a58      	ldr	r2, [pc, #352]	; (8003c48 <ADC_Init+0x1f4>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d022      	beq.n	8003b32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003afa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6899      	ldr	r1, [r3, #8]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6899      	ldr	r1, [r3, #8]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	e00f      	b.n	8003b52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b50:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f022 0202 	bic.w	r2, r2, #2
 8003b60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	6899      	ldr	r1, [r3, #8]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	7e1b      	ldrb	r3, [r3, #24]
 8003b6c:	005a      	lsls	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d01b      	beq.n	8003bb8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	685a      	ldr	r2, [r3, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b8e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6859      	ldr	r1, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003baa:	3b01      	subs	r3, #1
 8003bac:	035a      	lsls	r2, r3, #13
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	e007      	b.n	8003bc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bc6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003bd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	051a      	lsls	r2, r3, #20
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6899      	ldr	r1, [r3, #8]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c0a:	025a      	lsls	r2, r3, #9
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	430a      	orrs	r2, r1
 8003c12:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6899      	ldr	r1, [r3, #8]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695b      	ldr	r3, [r3, #20]
 8003c2e:	029a      	lsls	r2, r3, #10
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	609a      	str	r2, [r3, #8]
}
 8003c38:	bf00      	nop
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr
 8003c44:	40012300 	.word	0x40012300
 8003c48:	0f000001 	.word	0x0f000001

08003c4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b085      	sub	sp, #20
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <__NVIC_SetPriorityGrouping+0x44>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c7e:	4a04      	ldr	r2, [pc, #16]	; (8003c90 <__NVIC_SetPriorityGrouping+0x44>)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	60d3      	str	r3, [r2, #12]
}
 8003c84:	bf00      	nop
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr
 8003c90:	e000ed00 	.word	0xe000ed00

08003c94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c98:	4b04      	ldr	r3, [pc, #16]	; (8003cac <__NVIC_GetPriorityGrouping+0x18>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	0a1b      	lsrs	r3, r3, #8
 8003c9e:	f003 0307 	and.w	r3, r3, #7
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr
 8003cac:	e000ed00 	.word	0xe000ed00

08003cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	db0b      	blt.n	8003cda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cc2:	79fb      	ldrb	r3, [r7, #7]
 8003cc4:	f003 021f 	and.w	r2, r3, #31
 8003cc8:	4907      	ldr	r1, [pc, #28]	; (8003ce8 <__NVIC_EnableIRQ+0x38>)
 8003cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	2001      	movs	r0, #1
 8003cd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003cd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	e000e100 	.word	0xe000e100

08003cec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	6039      	str	r1, [r7, #0]
 8003cf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	db0a      	blt.n	8003d16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	490c      	ldr	r1, [pc, #48]	; (8003d38 <__NVIC_SetPriority+0x4c>)
 8003d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0a:	0112      	lsls	r2, r2, #4
 8003d0c:	b2d2      	uxtb	r2, r2
 8003d0e:	440b      	add	r3, r1
 8003d10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d14:	e00a      	b.n	8003d2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	b2da      	uxtb	r2, r3
 8003d1a:	4908      	ldr	r1, [pc, #32]	; (8003d3c <__NVIC_SetPriority+0x50>)
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	3b04      	subs	r3, #4
 8003d24:	0112      	lsls	r2, r2, #4
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	440b      	add	r3, r1
 8003d2a:	761a      	strb	r2, [r3, #24]
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	e000e100 	.word	0xe000e100
 8003d3c:	e000ed00 	.word	0xe000ed00

08003d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b089      	sub	sp, #36	; 0x24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f003 0307 	and.w	r3, r3, #7
 8003d52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f1c3 0307 	rsb	r3, r3, #7
 8003d5a:	2b04      	cmp	r3, #4
 8003d5c:	bf28      	it	cs
 8003d5e:	2304      	movcs	r3, #4
 8003d60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	3304      	adds	r3, #4
 8003d66:	2b06      	cmp	r3, #6
 8003d68:	d902      	bls.n	8003d70 <NVIC_EncodePriority+0x30>
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	3b03      	subs	r3, #3
 8003d6e:	e000      	b.n	8003d72 <NVIC_EncodePriority+0x32>
 8003d70:	2300      	movs	r3, #0
 8003d72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d74:	f04f 32ff 	mov.w	r2, #4294967295
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	43da      	mvns	r2, r3
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	401a      	ands	r2, r3
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d88:	f04f 31ff 	mov.w	r1, #4294967295
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d92:	43d9      	mvns	r1, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d98:	4313      	orrs	r3, r2
         );
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3724      	adds	r7, #36	; 0x24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
	...

08003da8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003db8:	d301      	bcc.n	8003dbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e00f      	b.n	8003dde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dbe:	4a0a      	ldr	r2, [pc, #40]	; (8003de8 <SysTick_Config+0x40>)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dc6:	210f      	movs	r1, #15
 8003dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dcc:	f7ff ff8e 	bl	8003cec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003dd0:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <SysTick_Config+0x40>)
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dd6:	4b04      	ldr	r3, [pc, #16]	; (8003de8 <SysTick_Config+0x40>)
 8003dd8:	2207      	movs	r2, #7
 8003dda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	e000e010 	.word	0xe000e010

08003dec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f7ff ff29 	bl	8003c4c <__NVIC_SetPriorityGrouping>
}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b086      	sub	sp, #24
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	4603      	mov	r3, r0
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
 8003e0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e10:	2300      	movs	r3, #0
 8003e12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e14:	f7ff ff3e 	bl	8003c94 <__NVIC_GetPriorityGrouping>
 8003e18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	68b9      	ldr	r1, [r7, #8]
 8003e1e:	6978      	ldr	r0, [r7, #20]
 8003e20:	f7ff ff8e 	bl	8003d40 <NVIC_EncodePriority>
 8003e24:	4602      	mov	r2, r0
 8003e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f7ff ff5d 	bl	8003cec <__NVIC_SetPriority>
}
 8003e32:	bf00      	nop
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	4603      	mov	r3, r0
 8003e42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7ff ff31 	bl	8003cb0 <__NVIC_EnableIRQ>
}
 8003e4e:	bf00      	nop
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b082      	sub	sp, #8
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7ff ffa2 	bl	8003da8 <SysTick_Config>
 8003e64:	4603      	mov	r3, r0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
	...

08003e70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e7c:	f7ff fb08 	bl	8003490 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e099      	b.n	8003fc0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003eac:	e00f      	b.n	8003ece <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003eae:	f7ff faef 	bl	8003490 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b05      	cmp	r3, #5
 8003eba:	d908      	bls.n	8003ece <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2203      	movs	r2, #3
 8003ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e078      	b.n	8003fc0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1e8      	bne.n	8003eae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4b38      	ldr	r3, [pc, #224]	; (8003fc8 <HAL_DMA_Init+0x158>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003efa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d107      	bne.n	8003f38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f30:	4313      	orrs	r3, r2
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f023 0307 	bic.w	r3, r3, #7
 8003f4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d117      	bne.n	8003f92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00e      	beq.n	8003f92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 fb01 	bl	800457c <DMA_CheckFifoParam>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2240      	movs	r2, #64	; 0x40
 8003f84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e016      	b.n	8003fc0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 fab8 	bl	8004510 <DMA_CalcBaseAndBitshift>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa8:	223f      	movs	r2, #63	; 0x3f
 8003faa:	409a      	lsls	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3718      	adds	r7, #24
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	f010803f 	.word	0xf010803f

08003fcc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fe2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d101      	bne.n	8003ff2 <HAL_DMA_Start_IT+0x26>
 8003fee:	2302      	movs	r3, #2
 8003ff0:	e040      	b.n	8004074 <HAL_DMA_Start_IT+0xa8>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b01      	cmp	r3, #1
 8004004:	d12f      	bne.n	8004066 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2202      	movs	r2, #2
 800400a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	68b9      	ldr	r1, [r7, #8]
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 fa4a 	bl	80044b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004024:	223f      	movs	r2, #63	; 0x3f
 8004026:	409a      	lsls	r2, r3
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0216 	orr.w	r2, r2, #22
 800403a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	2b00      	cmp	r3, #0
 8004042:	d007      	beq.n	8004054 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0208 	orr.w	r2, r2, #8
 8004052:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f042 0201 	orr.w	r2, r2, #1
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	e005      	b.n	8004072 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800406e:	2302      	movs	r3, #2
 8004070:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004072:	7dfb      	ldrb	r3, [r7, #23]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004088:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800408a:	f7ff fa01 	bl	8003490 <HAL_GetTick>
 800408e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b02      	cmp	r3, #2
 800409a:	d008      	beq.n	80040ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2280      	movs	r2, #128	; 0x80
 80040a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e052      	b.n	8004154 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 0216 	bic.w	r2, r2, #22
 80040bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <HAL_DMA_Abort+0x62>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d007      	beq.n	80040ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0208 	bic.w	r2, r2, #8
 80040ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040fe:	e013      	b.n	8004128 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004100:	f7ff f9c6 	bl	8003490 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b05      	cmp	r3, #5
 800410c:	d90c      	bls.n	8004128 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2220      	movs	r2, #32
 8004112:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2203      	movs	r2, #3
 8004118:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e015      	b.n	8004154 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e4      	bne.n	8004100 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800413a:	223f      	movs	r2, #63	; 0x3f
 800413c:	409a      	lsls	r2, r3
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d004      	beq.n	800417a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2280      	movs	r2, #128	; 0x80
 8004174:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e00c      	b.n	8004194 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2205      	movs	r2, #5
 800417e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0201 	bic.w	r2, r2, #1
 8004190:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041ac:	4b92      	ldr	r3, [pc, #584]	; (80043f8 <HAL_DMA_IRQHandler+0x258>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a92      	ldr	r2, [pc, #584]	; (80043fc <HAL_DMA_IRQHandler+0x25c>)
 80041b2:	fba2 2303 	umull	r2, r3, r2, r3
 80041b6:	0a9b      	lsrs	r3, r3, #10
 80041b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ca:	2208      	movs	r2, #8
 80041cc:	409a      	lsls	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4013      	ands	r3, r2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d01a      	beq.n	800420c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d013      	beq.n	800420c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0204 	bic.w	r2, r2, #4
 80041f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f8:	2208      	movs	r2, #8
 80041fa:	409a      	lsls	r2, r3
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004204:	f043 0201 	orr.w	r2, r3, #1
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004210:	2201      	movs	r2, #1
 8004212:	409a      	lsls	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	4013      	ands	r3, r2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d012      	beq.n	8004242 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00b      	beq.n	8004242 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422e:	2201      	movs	r2, #1
 8004230:	409a      	lsls	r2, r3
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800423a:	f043 0202 	orr.w	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004246:	2204      	movs	r2, #4
 8004248:	409a      	lsls	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4013      	ands	r3, r2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d012      	beq.n	8004278 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00b      	beq.n	8004278 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004264:	2204      	movs	r2, #4
 8004266:	409a      	lsls	r2, r3
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004270:	f043 0204 	orr.w	r2, r3, #4
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427c:	2210      	movs	r2, #16
 800427e:	409a      	lsls	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4013      	ands	r3, r2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d043      	beq.n	8004310 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0308 	and.w	r3, r3, #8
 8004292:	2b00      	cmp	r3, #0
 8004294:	d03c      	beq.n	8004310 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429a:	2210      	movs	r2, #16
 800429c:	409a      	lsls	r2, r3
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d018      	beq.n	80042e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d108      	bne.n	80042d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d024      	beq.n	8004310 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	4798      	blx	r3
 80042ce:	e01f      	b.n	8004310 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d01b      	beq.n	8004310 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	4798      	blx	r3
 80042e0:	e016      	b.n	8004310 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d107      	bne.n	8004300 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f022 0208 	bic.w	r2, r2, #8
 80042fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004314:	2220      	movs	r2, #32
 8004316:	409a      	lsls	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4013      	ands	r3, r2
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 808e 	beq.w	800443e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0310 	and.w	r3, r3, #16
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8086 	beq.w	800443e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004336:	2220      	movs	r2, #32
 8004338:	409a      	lsls	r2, r3
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b05      	cmp	r3, #5
 8004348:	d136      	bne.n	80043b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0216 	bic.w	r2, r2, #22
 8004358:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	695a      	ldr	r2, [r3, #20]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004368:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	2b00      	cmp	r3, #0
 8004370:	d103      	bne.n	800437a <HAL_DMA_IRQHandler+0x1da>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004376:	2b00      	cmp	r3, #0
 8004378:	d007      	beq.n	800438a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0208 	bic.w	r2, r2, #8
 8004388:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800438e:	223f      	movs	r2, #63	; 0x3f
 8004390:	409a      	lsls	r2, r3
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d07d      	beq.n	80044aa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	4798      	blx	r3
        }
        return;
 80043b6:	e078      	b.n	80044aa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d01c      	beq.n	8004400 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d108      	bne.n	80043e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d030      	beq.n	800443e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
 80043e4:	e02b      	b.n	800443e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d027      	beq.n	800443e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	4798      	blx	r3
 80043f6:	e022      	b.n	800443e <HAL_DMA_IRQHandler+0x29e>
 80043f8:	20000000 	.word	0x20000000
 80043fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10f      	bne.n	800442e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0210 	bic.w	r2, r2, #16
 800441c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004432:	2b00      	cmp	r3, #0
 8004434:	d003      	beq.n	800443e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004442:	2b00      	cmp	r3, #0
 8004444:	d032      	beq.n	80044ac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d022      	beq.n	8004498 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2205      	movs	r2, #5
 8004456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0201 	bic.w	r2, r2, #1
 8004468:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	3301      	adds	r3, #1
 800446e:	60bb      	str	r3, [r7, #8]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	429a      	cmp	r2, r3
 8004474:	d307      	bcc.n	8004486 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f2      	bne.n	800446a <HAL_DMA_IRQHandler+0x2ca>
 8004484:	e000      	b.n	8004488 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004486:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	4798      	blx	r3
 80044a8:	e000      	b.n	80044ac <HAL_DMA_IRQHandler+0x30c>
        return;
 80044aa:	bf00      	nop
    }
  }
}
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop

080044b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	2b40      	cmp	r3, #64	; 0x40
 80044e0:	d108      	bne.n	80044f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044f2:	e007      	b.n	8004504 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68ba      	ldr	r2, [r7, #8]
 80044fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	60da      	str	r2, [r3, #12]
}
 8004504:	bf00      	nop
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	b2db      	uxtb	r3, r3
 800451e:	3b10      	subs	r3, #16
 8004520:	4a14      	ldr	r2, [pc, #80]	; (8004574 <DMA_CalcBaseAndBitshift+0x64>)
 8004522:	fba2 2303 	umull	r2, r3, r2, r3
 8004526:	091b      	lsrs	r3, r3, #4
 8004528:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800452a:	4a13      	ldr	r2, [pc, #76]	; (8004578 <DMA_CalcBaseAndBitshift+0x68>)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	4413      	add	r3, r2
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	461a      	mov	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b03      	cmp	r3, #3
 800453c:	d909      	bls.n	8004552 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004546:	f023 0303 	bic.w	r3, r3, #3
 800454a:	1d1a      	adds	r2, r3, #4
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	659a      	str	r2, [r3, #88]	; 0x58
 8004550:	e007      	b.n	8004562 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800455a:	f023 0303 	bic.w	r3, r3, #3
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	aaaaaaab 	.word	0xaaaaaaab
 8004578:	0800b4c0 	.word	0x0800b4c0

0800457c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004584:	2300      	movs	r3, #0
 8004586:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d11f      	bne.n	80045d6 <DMA_CheckFifoParam+0x5a>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b03      	cmp	r3, #3
 800459a:	d856      	bhi.n	800464a <DMA_CheckFifoParam+0xce>
 800459c:	a201      	add	r2, pc, #4	; (adr r2, 80045a4 <DMA_CheckFifoParam+0x28>)
 800459e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a2:	bf00      	nop
 80045a4:	080045b5 	.word	0x080045b5
 80045a8:	080045c7 	.word	0x080045c7
 80045ac:	080045b5 	.word	0x080045b5
 80045b0:	0800464b 	.word	0x0800464b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d046      	beq.n	800464e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c4:	e043      	b.n	800464e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045ce:	d140      	bne.n	8004652 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045d4:	e03d      	b.n	8004652 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045de:	d121      	bne.n	8004624 <DMA_CheckFifoParam+0xa8>
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	2b03      	cmp	r3, #3
 80045e4:	d837      	bhi.n	8004656 <DMA_CheckFifoParam+0xda>
 80045e6:	a201      	add	r2, pc, #4	; (adr r2, 80045ec <DMA_CheckFifoParam+0x70>)
 80045e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ec:	080045fd 	.word	0x080045fd
 80045f0:	08004603 	.word	0x08004603
 80045f4:	080045fd 	.word	0x080045fd
 80045f8:	08004615 	.word	0x08004615
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004600:	e030      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004606:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d025      	beq.n	800465a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004612:	e022      	b.n	800465a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800461c:	d11f      	bne.n	800465e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004622:	e01c      	b.n	800465e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	2b02      	cmp	r3, #2
 8004628:	d903      	bls.n	8004632 <DMA_CheckFifoParam+0xb6>
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2b03      	cmp	r3, #3
 800462e:	d003      	beq.n	8004638 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004630:	e018      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	73fb      	strb	r3, [r7, #15]
      break;
 8004636:	e015      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00e      	beq.n	8004662 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	73fb      	strb	r3, [r7, #15]
      break;
 8004648:	e00b      	b.n	8004662 <DMA_CheckFifoParam+0xe6>
      break;
 800464a:	bf00      	nop
 800464c:	e00a      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;
 800464e:	bf00      	nop
 8004650:	e008      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;
 8004652:	bf00      	nop
 8004654:	e006      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;
 8004656:	bf00      	nop
 8004658:	e004      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;
 800465a:	bf00      	nop
 800465c:	e002      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;   
 800465e:	bf00      	nop
 8004660:	e000      	b.n	8004664 <DMA_CheckFifoParam+0xe8>
      break;
 8004662:	bf00      	nop
    }
  } 
  
  return status; 
 8004664:	7bfb      	ldrb	r3, [r7, #15]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop

08004674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	; 0x24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800467e:	2300      	movs	r3, #0
 8004680:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004682:	2300      	movs	r3, #0
 8004684:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004686:	2300      	movs	r3, #0
 8004688:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	e159      	b.n	8004944 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004690:	2201      	movs	r2, #1
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	4013      	ands	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	f040 8148 	bne.w	800493e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d005      	beq.n	80046c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d130      	bne.n	8004728 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	2203      	movs	r2, #3
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	43db      	mvns	r3, r3
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	4013      	ands	r3, r2
 80046dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	68da      	ldr	r2, [r3, #12]
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046fc:	2201      	movs	r2, #1
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	fa02 f303 	lsl.w	r3, r2, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	69ba      	ldr	r2, [r7, #24]
 8004708:	4013      	ands	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 0201 	and.w	r2, r3, #1
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	69ba      	ldr	r2, [r7, #24]
 800471e:	4313      	orrs	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f003 0303 	and.w	r3, r3, #3
 8004730:	2b03      	cmp	r3, #3
 8004732:	d017      	beq.n	8004764 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	2203      	movs	r2, #3
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	43db      	mvns	r3, r3
 8004746:	69ba      	ldr	r2, [r7, #24]
 8004748:	4013      	ands	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	4313      	orrs	r3, r2
 800475c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69ba      	ldr	r2, [r7, #24]
 8004762:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d123      	bne.n	80047b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	08da      	lsrs	r2, r3, #3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3208      	adds	r2, #8
 8004778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800477c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	f003 0307 	and.w	r3, r3, #7
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	220f      	movs	r2, #15
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	43db      	mvns	r3, r3
 800478e:	69ba      	ldr	r2, [r7, #24]
 8004790:	4013      	ands	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	08da      	lsrs	r2, r3, #3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	3208      	adds	r2, #8
 80047b2:	69b9      	ldr	r1, [r7, #24]
 80047b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047be:	69fb      	ldr	r3, [r7, #28]
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	2203      	movs	r2, #3
 80047c4:	fa02 f303 	lsl.w	r3, r2, r3
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f003 0203 	and.w	r2, r3, #3
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	fa02 f303 	lsl.w	r3, r2, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69ba      	ldr	r2, [r7, #24]
 80047ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 80a2 	beq.w	800493e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047fa:	2300      	movs	r3, #0
 80047fc:	60fb      	str	r3, [r7, #12]
 80047fe:	4b57      	ldr	r3, [pc, #348]	; (800495c <HAL_GPIO_Init+0x2e8>)
 8004800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004802:	4a56      	ldr	r2, [pc, #344]	; (800495c <HAL_GPIO_Init+0x2e8>)
 8004804:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004808:	6453      	str	r3, [r2, #68]	; 0x44
 800480a:	4b54      	ldr	r3, [pc, #336]	; (800495c <HAL_GPIO_Init+0x2e8>)
 800480c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004816:	4a52      	ldr	r2, [pc, #328]	; (8004960 <HAL_GPIO_Init+0x2ec>)
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	089b      	lsrs	r3, r3, #2
 800481c:	3302      	adds	r3, #2
 800481e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004822:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	220f      	movs	r2, #15
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	43db      	mvns	r3, r3
 8004834:	69ba      	ldr	r2, [r7, #24]
 8004836:	4013      	ands	r3, r2
 8004838:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a49      	ldr	r2, [pc, #292]	; (8004964 <HAL_GPIO_Init+0x2f0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d019      	beq.n	8004876 <HAL_GPIO_Init+0x202>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a48      	ldr	r2, [pc, #288]	; (8004968 <HAL_GPIO_Init+0x2f4>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d013      	beq.n	8004872 <HAL_GPIO_Init+0x1fe>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a47      	ldr	r2, [pc, #284]	; (800496c <HAL_GPIO_Init+0x2f8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d00d      	beq.n	800486e <HAL_GPIO_Init+0x1fa>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a46      	ldr	r2, [pc, #280]	; (8004970 <HAL_GPIO_Init+0x2fc>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d007      	beq.n	800486a <HAL_GPIO_Init+0x1f6>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a45      	ldr	r2, [pc, #276]	; (8004974 <HAL_GPIO_Init+0x300>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d101      	bne.n	8004866 <HAL_GPIO_Init+0x1f2>
 8004862:	2304      	movs	r3, #4
 8004864:	e008      	b.n	8004878 <HAL_GPIO_Init+0x204>
 8004866:	2307      	movs	r3, #7
 8004868:	e006      	b.n	8004878 <HAL_GPIO_Init+0x204>
 800486a:	2303      	movs	r3, #3
 800486c:	e004      	b.n	8004878 <HAL_GPIO_Init+0x204>
 800486e:	2302      	movs	r3, #2
 8004870:	e002      	b.n	8004878 <HAL_GPIO_Init+0x204>
 8004872:	2301      	movs	r3, #1
 8004874:	e000      	b.n	8004878 <HAL_GPIO_Init+0x204>
 8004876:	2300      	movs	r3, #0
 8004878:	69fa      	ldr	r2, [r7, #28]
 800487a:	f002 0203 	and.w	r2, r2, #3
 800487e:	0092      	lsls	r2, r2, #2
 8004880:	4093      	lsls	r3, r2
 8004882:	69ba      	ldr	r2, [r7, #24]
 8004884:	4313      	orrs	r3, r2
 8004886:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004888:	4935      	ldr	r1, [pc, #212]	; (8004960 <HAL_GPIO_Init+0x2ec>)
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	089b      	lsrs	r3, r3, #2
 800488e:	3302      	adds	r3, #2
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004896:	4b38      	ldr	r3, [pc, #224]	; (8004978 <HAL_GPIO_Init+0x304>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	43db      	mvns	r3, r3
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4013      	ands	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048ba:	4a2f      	ldr	r2, [pc, #188]	; (8004978 <HAL_GPIO_Init+0x304>)
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048c0:	4b2d      	ldr	r3, [pc, #180]	; (8004978 <HAL_GPIO_Init+0x304>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	43db      	mvns	r3, r3
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	4013      	ands	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d003      	beq.n	80048e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048e4:	4a24      	ldr	r2, [pc, #144]	; (8004978 <HAL_GPIO_Init+0x304>)
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048ea:	4b23      	ldr	r3, [pc, #140]	; (8004978 <HAL_GPIO_Init+0x304>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	43db      	mvns	r3, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4013      	ands	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800490e:	4a1a      	ldr	r2, [pc, #104]	; (8004978 <HAL_GPIO_Init+0x304>)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004914:	4b18      	ldr	r3, [pc, #96]	; (8004978 <HAL_GPIO_Init+0x304>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	43db      	mvns	r3, r3
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	4013      	ands	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d003      	beq.n	8004938 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004938:	4a0f      	ldr	r2, [pc, #60]	; (8004978 <HAL_GPIO_Init+0x304>)
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	3301      	adds	r3, #1
 8004942:	61fb      	str	r3, [r7, #28]
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	2b0f      	cmp	r3, #15
 8004948:	f67f aea2 	bls.w	8004690 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800494c:	bf00      	nop
 800494e:	bf00      	nop
 8004950:	3724      	adds	r7, #36	; 0x24
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40023800 	.word	0x40023800
 8004960:	40013800 	.word	0x40013800
 8004964:	40020000 	.word	0x40020000
 8004968:	40020400 	.word	0x40020400
 800496c:	40020800 	.word	0x40020800
 8004970:	40020c00 	.word	0x40020c00
 8004974:	40021000 	.word	0x40021000
 8004978:	40013c00 	.word	0x40013c00

0800497c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	460b      	mov	r3, r1
 8004986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	887b      	ldrh	r3, [r7, #2]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004994:	2301      	movs	r3, #1
 8004996:	73fb      	strb	r3, [r7, #15]
 8004998:	e001      	b.n	800499e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800499a:	2300      	movs	r3, #0
 800499c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800499e:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	460b      	mov	r3, r1
 80049b6:	807b      	strh	r3, [r7, #2]
 80049b8:	4613      	mov	r3, r2
 80049ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049bc:	787b      	ldrb	r3, [r7, #1]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049c2:	887a      	ldrh	r2, [r7, #2]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049c8:	e003      	b.n	80049d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049ca:	887b      	ldrh	r3, [r7, #2]
 80049cc:	041a      	lsls	r2, r3, #16
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	619a      	str	r2, [r3, #24]
}
 80049d2:	bf00      	nop
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr

080049de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049de:	b480      	push	{r7}
 80049e0:	b085      	sub	sp, #20
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
 80049e6:	460b      	mov	r3, r1
 80049e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049f0:	887a      	ldrh	r2, [r7, #2]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4013      	ands	r3, r2
 80049f6:	041a      	lsls	r2, r3, #16
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	43d9      	mvns	r1, r3
 80049fc:	887b      	ldrh	r3, [r7, #2]
 80049fe:	400b      	ands	r3, r1
 8004a00:	431a      	orrs	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	619a      	str	r2, [r3, #24]
}
 8004a06:	bf00      	nop
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
	...

08004a14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e12b      	b.n	8004c7e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d106      	bne.n	8004a40 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7fc feb2 	bl	80017a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2224      	movs	r2, #36	; 0x24
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f022 0201 	bic.w	r2, r2, #1
 8004a56:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a66:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a76:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a78:	f001 fbac 	bl	80061d4 <HAL_RCC_GetPCLK1Freq>
 8004a7c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	4a81      	ldr	r2, [pc, #516]	; (8004c88 <HAL_I2C_Init+0x274>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d807      	bhi.n	8004a98 <HAL_I2C_Init+0x84>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4a80      	ldr	r2, [pc, #512]	; (8004c8c <HAL_I2C_Init+0x278>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	bf94      	ite	ls
 8004a90:	2301      	movls	r3, #1
 8004a92:	2300      	movhi	r3, #0
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	e006      	b.n	8004aa6 <HAL_I2C_Init+0x92>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4a7d      	ldr	r2, [pc, #500]	; (8004c90 <HAL_I2C_Init+0x27c>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	bf94      	ite	ls
 8004aa0:	2301      	movls	r3, #1
 8004aa2:	2300      	movhi	r3, #0
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e0e7      	b.n	8004c7e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	4a78      	ldr	r2, [pc, #480]	; (8004c94 <HAL_I2C_Init+0x280>)
 8004ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab6:	0c9b      	lsrs	r3, r3, #18
 8004ab8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	4a6a      	ldr	r2, [pc, #424]	; (8004c88 <HAL_I2C_Init+0x274>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d802      	bhi.n	8004ae8 <HAL_I2C_Init+0xd4>
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	3301      	adds	r3, #1
 8004ae6:	e009      	b.n	8004afc <HAL_I2C_Init+0xe8>
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	4a69      	ldr	r2, [pc, #420]	; (8004c98 <HAL_I2C_Init+0x284>)
 8004af4:	fba2 2303 	umull	r2, r3, r2, r3
 8004af8:	099b      	lsrs	r3, r3, #6
 8004afa:	3301      	adds	r3, #1
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6812      	ldr	r2, [r2, #0]
 8004b00:	430b      	orrs	r3, r1
 8004b02:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b0e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	495c      	ldr	r1, [pc, #368]	; (8004c88 <HAL_I2C_Init+0x274>)
 8004b18:	428b      	cmp	r3, r1
 8004b1a:	d819      	bhi.n	8004b50 <HAL_I2C_Init+0x13c>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	1e59      	subs	r1, r3, #1
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b2a:	1c59      	adds	r1, r3, #1
 8004b2c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004b30:	400b      	ands	r3, r1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_I2C_Init+0x138>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1e59      	subs	r1, r3, #1
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b44:	3301      	adds	r3, #1
 8004b46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b4a:	e051      	b.n	8004bf0 <HAL_I2C_Init+0x1dc>
 8004b4c:	2304      	movs	r3, #4
 8004b4e:	e04f      	b.n	8004bf0 <HAL_I2C_Init+0x1dc>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d111      	bne.n	8004b7c <HAL_I2C_Init+0x168>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	1e58      	subs	r0, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6859      	ldr	r1, [r3, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	440b      	add	r3, r1
 8004b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf0c      	ite	eq
 8004b74:	2301      	moveq	r3, #1
 8004b76:	2300      	movne	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	e012      	b.n	8004ba2 <HAL_I2C_Init+0x18e>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	1e58      	subs	r0, r3, #1
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6859      	ldr	r1, [r3, #4]
 8004b84:	460b      	mov	r3, r1
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	440b      	add	r3, r1
 8004b8a:	0099      	lsls	r1, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b92:	3301      	adds	r3, #1
 8004b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bf0c      	ite	eq
 8004b9c:	2301      	moveq	r3, #1
 8004b9e:	2300      	movne	r3, #0
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <HAL_I2C_Init+0x196>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e022      	b.n	8004bf0 <HAL_I2C_Init+0x1dc>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10e      	bne.n	8004bd0 <HAL_I2C_Init+0x1bc>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	1e58      	subs	r0, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6859      	ldr	r1, [r3, #4]
 8004bba:	460b      	mov	r3, r1
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	440b      	add	r3, r1
 8004bc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bce:	e00f      	b.n	8004bf0 <HAL_I2C_Init+0x1dc>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	1e58      	subs	r0, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6859      	ldr	r1, [r3, #4]
 8004bd8:	460b      	mov	r3, r1
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	0099      	lsls	r1, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004be6:	3301      	adds	r3, #1
 8004be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	6809      	ldr	r1, [r1, #0]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69da      	ldr	r2, [r3, #28]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c1e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6911      	ldr	r1, [r2, #16]
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	68d2      	ldr	r2, [r2, #12]
 8004c2a:	4311      	orrs	r1, r2
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	6812      	ldr	r2, [r2, #0]
 8004c30:	430b      	orrs	r3, r1
 8004c32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	695a      	ldr	r2, [r3, #20]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	431a      	orrs	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	000186a0 	.word	0x000186a0
 8004c8c:	001e847f 	.word	0x001e847f
 8004c90:	003d08ff 	.word	0x003d08ff
 8004c94:	431bde83 	.word	0x431bde83
 8004c98:	10624dd3 	.word	0x10624dd3

08004c9c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b088      	sub	sp, #32
 8004ca0:	af02      	add	r7, sp, #8
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	4608      	mov	r0, r1
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	461a      	mov	r2, r3
 8004caa:	4603      	mov	r3, r0
 8004cac:	817b      	strh	r3, [r7, #10]
 8004cae:	460b      	mov	r3, r1
 8004cb0:	813b      	strh	r3, [r7, #8]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cb6:	f7fe fbeb 	bl	8003490 <HAL_GetTick>
 8004cba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	2b20      	cmp	r3, #32
 8004cc6:	f040 80d9 	bne.w	8004e7c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	2319      	movs	r3, #25
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	496d      	ldr	r1, [pc, #436]	; (8004e88 <HAL_I2C_Mem_Write+0x1ec>)
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 fc7f 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d001      	beq.n	8004ce4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	e0cc      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d101      	bne.n	8004cf2 <HAL_I2C_Mem_Write+0x56>
 8004cee:	2302      	movs	r3, #2
 8004cf0:	e0c5      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d007      	beq.n	8004d18 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2221      	movs	r2, #33	; 0x21
 8004d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2240      	movs	r2, #64	; 0x40
 8004d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a3a      	ldr	r2, [r7, #32]
 8004d42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004d48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	4a4d      	ldr	r2, [pc, #308]	; (8004e8c <HAL_I2C_Mem_Write+0x1f0>)
 8004d58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d5a:	88f8      	ldrh	r0, [r7, #6]
 8004d5c:	893a      	ldrh	r2, [r7, #8]
 8004d5e:	8979      	ldrh	r1, [r7, #10]
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	9301      	str	r3, [sp, #4]
 8004d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	4603      	mov	r3, r0
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 fab6 	bl	80052dc <I2C_RequestMemoryWrite>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d052      	beq.n	8004e1c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e081      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 fd00 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00d      	beq.n	8004da6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d107      	bne.n	8004da2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e06b      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004daa:	781a      	ldrb	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f003 0304 	and.w	r3, r3, #4
 8004de0:	2b04      	cmp	r3, #4
 8004de2:	d11b      	bne.n	8004e1c <HAL_I2C_Mem_Write+0x180>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d017      	beq.n	8004e1c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	781a      	ldrb	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	1c5a      	adds	r2, r3, #1
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1aa      	bne.n	8004d7a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f000 fcec 	bl	8005806 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00d      	beq.n	8004e50 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	d107      	bne.n	8004e4c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e016      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2220      	movs	r2, #32
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	e000      	b.n	8004e7e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004e7c:	2302      	movs	r3, #2
  }
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3718      	adds	r7, #24
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	00100002 	.word	0x00100002
 8004e8c:	ffff0000 	.word	0xffff0000

08004e90 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08c      	sub	sp, #48	; 0x30
 8004e94:	af02      	add	r7, sp, #8
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	4608      	mov	r0, r1
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	817b      	strh	r3, [r7, #10]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	813b      	strh	r3, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004eaa:	f7fe faf1 	bl	8003490 <HAL_GetTick>
 8004eae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	f040 8208 	bne.w	80052ce <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	2319      	movs	r3, #25
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	497b      	ldr	r1, [pc, #492]	; (80050b4 <HAL_I2C_Mem_Read+0x224>)
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 fb85 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	e1fb      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_I2C_Mem_Read+0x56>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e1f4      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d007      	beq.n	8004f0c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2222      	movs	r2, #34	; 0x22
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2240      	movs	r2, #64	; 0x40
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004f3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4a5b      	ldr	r2, [pc, #364]	; (80050b8 <HAL_I2C_Mem_Read+0x228>)
 8004f4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f4e:	88f8      	ldrh	r0, [r7, #6]
 8004f50:	893a      	ldrh	r2, [r7, #8]
 8004f52:	8979      	ldrh	r1, [r7, #10]
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	9301      	str	r3, [sp, #4]
 8004f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fa52 	bl	8005408 <I2C_RequestMemoryRead>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e1b0      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d113      	bne.n	8004f9e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f76:	2300      	movs	r3, #0
 8004f78:	623b      	str	r3, [r7, #32]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	623b      	str	r3, [r7, #32]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	623b      	str	r3, [r7, #32]
 8004f8a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	e184      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d11b      	bne.n	8004fde <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	61fb      	str	r3, [r7, #28]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	61fb      	str	r3, [r7, #28]
 8004fca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	e164      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d11b      	bne.n	800501e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ff4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005004:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005006:	2300      	movs	r3, #0
 8005008:	61bb      	str	r3, [r7, #24]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	61bb      	str	r3, [r7, #24]
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	e144      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501e:	2300      	movs	r3, #0
 8005020:	617b      	str	r3, [r7, #20]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	617b      	str	r3, [r7, #20]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005034:	e138      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503a:	2b03      	cmp	r3, #3
 800503c:	f200 80f1 	bhi.w	8005222 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005044:	2b01      	cmp	r3, #1
 8005046:	d123      	bne.n	8005090 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800504a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f000 fc1b 	bl	8005888 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d001      	beq.n	800505c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e139      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691a      	ldr	r2, [r3, #16]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	b2d2      	uxtb	r2, r2
 8005068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	1c5a      	adds	r2, r3, #1
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800508e:	e10b      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005094:	2b02      	cmp	r3, #2
 8005096:	d14e      	bne.n	8005136 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509e:	2200      	movs	r2, #0
 80050a0:	4906      	ldr	r1, [pc, #24]	; (80050bc <HAL_I2C_Mem_Read+0x22c>)
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 fa98 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d008      	beq.n	80050c0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e10e      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
 80050b2:	bf00      	nop
 80050b4:	00100002 	.word	0x00100002
 80050b8:	ffff0000 	.word	0xffff0000
 80050bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	691a      	ldr	r2, [r3, #16]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050da:	b2d2      	uxtb	r2, r2
 80050dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b01      	subs	r3, #1
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005114:	1c5a      	adds	r2, r3, #1
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005134:	e0b8      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513c:	2200      	movs	r2, #0
 800513e:	4966      	ldr	r1, [pc, #408]	; (80052d8 <HAL_I2C_Mem_Read+0x448>)
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fa49 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e0bf      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800515e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691a      	ldr	r2, [r3, #16]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	b2d2      	uxtb	r2, r2
 800516c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005172:	1c5a      	adds	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800517c:	3b01      	subs	r3, #1
 800517e:	b29a      	uxth	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005198:	2200      	movs	r2, #0
 800519a:	494f      	ldr	r1, [pc, #316]	; (80052d8 <HAL_I2C_Mem_Read+0x448>)
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 fa1b 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d001      	beq.n	80051ac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e091      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	691a      	ldr	r2, [r3, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ce:	1c5a      	adds	r2, r3, #1
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d8:	3b01      	subs	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800520a:	3b01      	subs	r3, #1
 800520c:	b29a      	uxth	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005216:	b29b      	uxth	r3, r3
 8005218:	3b01      	subs	r3, #1
 800521a:	b29a      	uxth	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005220:	e042      	b.n	80052a8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005224:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fb2e 	bl	8005888 <I2C_WaitOnRXNEFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e04c      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	691a      	ldr	r2, [r3, #16]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	f003 0304 	and.w	r3, r3, #4
 8005272:	2b04      	cmp	r3, #4
 8005274:	d118      	bne.n	80052a8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005280:	b2d2      	uxtb	r2, r2
 8005282:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	1c5a      	adds	r2, r3, #1
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005292:	3b01      	subs	r3, #1
 8005294:	b29a      	uxth	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800529e:	b29b      	uxth	r3, r3
 80052a0:	3b01      	subs	r3, #1
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f47f aec2 	bne.w	8005036 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	e000      	b.n	80052d0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80052ce:	2302      	movs	r3, #2
  }
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3728      	adds	r7, #40	; 0x28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	00010004 	.word	0x00010004

080052dc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	4608      	mov	r0, r1
 80052e6:	4611      	mov	r1, r2
 80052e8:	461a      	mov	r2, r3
 80052ea:	4603      	mov	r3, r0
 80052ec:	817b      	strh	r3, [r7, #10]
 80052ee:	460b      	mov	r3, r1
 80052f0:	813b      	strh	r3, [r7, #8]
 80052f2:	4613      	mov	r3, r2
 80052f4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005304:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	2200      	movs	r2, #0
 800530e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 f960 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00d      	beq.n	800533a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800532c:	d103      	bne.n	8005336 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005334:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e05f      	b.n	80053fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800533a:	897b      	ldrh	r3, [r7, #10]
 800533c:	b2db      	uxtb	r3, r3
 800533e:	461a      	mov	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005348:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800534a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534c:	6a3a      	ldr	r2, [r7, #32]
 800534e:	492d      	ldr	r1, [pc, #180]	; (8005404 <I2C_RequestMemoryWrite+0x128>)
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 f998 	bl	8005686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e04c      	b.n	80053fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005360:	2300      	movs	r3, #0
 8005362:	617b      	str	r3, [r7, #20]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005378:	6a39      	ldr	r1, [r7, #32]
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fa02 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 8005380:	4603      	mov	r3, r0
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00d      	beq.n	80053a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538a:	2b04      	cmp	r3, #4
 800538c:	d107      	bne.n	800539e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800539c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e02b      	b.n	80053fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053a2:	88fb      	ldrh	r3, [r7, #6]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d105      	bne.n	80053b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053a8:	893b      	ldrh	r3, [r7, #8]
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	611a      	str	r2, [r3, #16]
 80053b2:	e021      	b.n	80053f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053b4:	893b      	ldrh	r3, [r7, #8]
 80053b6:	0a1b      	lsrs	r3, r3, #8
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	b2da      	uxtb	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c4:	6a39      	ldr	r1, [r7, #32]
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f000 f9dc 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00d      	beq.n	80053ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	2b04      	cmp	r3, #4
 80053d8:	d107      	bne.n	80053ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e005      	b.n	80053fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053ee:	893b      	ldrh	r3, [r7, #8]
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	00010002 	.word	0x00010002

08005408 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	4608      	mov	r0, r1
 8005412:	4611      	mov	r1, r2
 8005414:	461a      	mov	r2, r3
 8005416:	4603      	mov	r3, r0
 8005418:	817b      	strh	r3, [r7, #10]
 800541a:	460b      	mov	r3, r1
 800541c:	813b      	strh	r3, [r7, #8]
 800541e:	4613      	mov	r3, r2
 8005420:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005430:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005440:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	2200      	movs	r2, #0
 800544a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 f8c2 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00d      	beq.n	8005476 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005464:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005468:	d103      	bne.n	8005472 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005470:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005472:	2303      	movs	r3, #3
 8005474:	e0aa      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005476:	897b      	ldrh	r3, [r7, #10]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	461a      	mov	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005484:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005488:	6a3a      	ldr	r2, [r7, #32]
 800548a:	4952      	ldr	r1, [pc, #328]	; (80055d4 <I2C_RequestMemoryRead+0x1cc>)
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 f8fa 	bl	8005686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d001      	beq.n	800549c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e097      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800549c:	2300      	movs	r3, #0
 800549e:	617b      	str	r3, [r7, #20]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	617b      	str	r3, [r7, #20]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	617b      	str	r3, [r7, #20]
 80054b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054b4:	6a39      	ldr	r1, [r7, #32]
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f000 f964 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00d      	beq.n	80054de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d107      	bne.n	80054da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e076      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054de:	88fb      	ldrh	r3, [r7, #6]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d105      	bne.n	80054f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054e4:	893b      	ldrh	r3, [r7, #8]
 80054e6:	b2da      	uxtb	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	611a      	str	r2, [r3, #16]
 80054ee:	e021      	b.n	8005534 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054f0:	893b      	ldrh	r3, [r7, #8]
 80054f2:	0a1b      	lsrs	r3, r3, #8
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	b2da      	uxtb	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005500:	6a39      	ldr	r1, [r7, #32]
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f000 f93e 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00d      	beq.n	800552a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	2b04      	cmp	r3, #4
 8005514:	d107      	bne.n	8005526 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005524:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e050      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800552a:	893b      	ldrh	r3, [r7, #8]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005536:	6a39      	ldr	r1, [r7, #32]
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f923 	bl	8005784 <I2C_WaitOnTXEFlagUntilTimeout>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	2b04      	cmp	r3, #4
 800554a:	d107      	bne.n	800555c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e035      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800556e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	2200      	movs	r2, #0
 8005578:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 f82b 	bl	80055d8 <I2C_WaitOnFlagUntilTimeout>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00d      	beq.n	80055a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005592:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005596:	d103      	bne.n	80055a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800559e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e013      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80055a4:	897b      	ldrh	r3, [r7, #10]
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f043 0301 	orr.w	r3, r3, #1
 80055ac:	b2da      	uxtb	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b6:	6a3a      	ldr	r2, [r7, #32]
 80055b8:	4906      	ldr	r1, [pc, #24]	; (80055d4 <I2C_RequestMemoryRead+0x1cc>)
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f000 f863 	bl	8005686 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d001      	beq.n	80055ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e000      	b.n	80055cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3718      	adds	r7, #24
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	00010002 	.word	0x00010002

080055d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	4613      	mov	r3, r2
 80055e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055e8:	e025      	b.n	8005636 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d021      	beq.n	8005636 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055f2:	f7fd ff4d 	bl	8003490 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d302      	bcc.n	8005608 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d116      	bne.n	8005636 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005622:	f043 0220 	orr.w	r2, r3, #32
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e023      	b.n	800567e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	0c1b      	lsrs	r3, r3, #16
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b01      	cmp	r3, #1
 800563e:	d10d      	bne.n	800565c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	43da      	mvns	r2, r3
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	4013      	ands	r3, r2
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b00      	cmp	r3, #0
 8005650:	bf0c      	ite	eq
 8005652:	2301      	moveq	r3, #1
 8005654:	2300      	movne	r3, #0
 8005656:	b2db      	uxtb	r3, r3
 8005658:	461a      	mov	r2, r3
 800565a:	e00c      	b.n	8005676 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	43da      	mvns	r2, r3
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	4013      	ands	r3, r2
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	461a      	mov	r2, r3
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	429a      	cmp	r2, r3
 800567a:	d0b6      	beq.n	80055ea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b084      	sub	sp, #16
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
 8005692:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005694:	e051      	b.n	800573a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056a4:	d123      	bne.n	80056ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056be:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2220      	movs	r2, #32
 80056ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	f043 0204 	orr.w	r2, r3, #4
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e046      	b.n	800577c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f4:	d021      	beq.n	800573a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f6:	f7fd fecb 	bl	8003490 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	429a      	cmp	r2, r3
 8005704:	d302      	bcc.n	800570c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d116      	bne.n	800573a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2220      	movs	r2, #32
 8005716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005726:	f043 0220 	orr.w	r2, r3, #32
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e020      	b.n	800577c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	0c1b      	lsrs	r3, r3, #16
 800573e:	b2db      	uxtb	r3, r3
 8005740:	2b01      	cmp	r3, #1
 8005742:	d10c      	bne.n	800575e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	43da      	mvns	r2, r3
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	4013      	ands	r3, r2
 8005750:	b29b      	uxth	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	bf14      	ite	ne
 8005756:	2301      	movne	r3, #1
 8005758:	2300      	moveq	r3, #0
 800575a:	b2db      	uxtb	r3, r3
 800575c:	e00b      	b.n	8005776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	43da      	mvns	r2, r3
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	4013      	ands	r3, r2
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	bf14      	ite	ne
 8005770:	2301      	movne	r3, #1
 8005772:	2300      	moveq	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d18d      	bne.n	8005696 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005790:	e02d      	b.n	80057ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f8ce 	bl	8005934 <I2C_IsAcknowledgeFailed>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e02d      	b.n	80057fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057a8:	d021      	beq.n	80057ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057aa:	f7fd fe71 	bl	8003490 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	68ba      	ldr	r2, [r7, #8]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d302      	bcc.n	80057c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d116      	bne.n	80057ee <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	f043 0220 	orr.w	r2, r3, #32
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e007      	b.n	80057fe <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f8:	2b80      	cmp	r3, #128	; 0x80
 80057fa:	d1ca      	bne.n	8005792 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}

08005806 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005806:	b580      	push	{r7, lr}
 8005808:	b084      	sub	sp, #16
 800580a:	af00      	add	r7, sp, #0
 800580c:	60f8      	str	r0, [r7, #12]
 800580e:	60b9      	str	r1, [r7, #8]
 8005810:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005812:	e02d      	b.n	8005870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f88d 	bl	8005934 <I2C_IsAcknowledgeFailed>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e02d      	b.n	8005880 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582a:	d021      	beq.n	8005870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800582c:	f7fd fe30 	bl	8003490 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	429a      	cmp	r2, r3
 800583a:	d302      	bcc.n	8005842 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d116      	bne.n	8005870 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585c:	f043 0220 	orr.w	r2, r3, #32
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e007      	b.n	8005880 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	f003 0304 	and.w	r3, r3, #4
 800587a:	2b04      	cmp	r3, #4
 800587c:	d1ca      	bne.n	8005814 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005894:	e042      	b.n	800591c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f003 0310 	and.w	r3, r3, #16
 80058a0:	2b10      	cmp	r3, #16
 80058a2:	d119      	bne.n	80058d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0210 	mvn.w	r2, #16
 80058ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e029      	b.n	800592c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d8:	f7fd fdda 	bl	8003490 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d302      	bcc.n	80058ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d116      	bne.n	800591c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005908:	f043 0220 	orr.w	r2, r3, #32
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e007      	b.n	800592c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005926:	2b40      	cmp	r3, #64	; 0x40
 8005928:	d1b5      	bne.n	8005896 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005946:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800594a:	d11b      	bne.n	8005984 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005954:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	f043 0204 	orr.w	r2, r3, #4
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e000      	b.n	8005986 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
	...

08005994 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e264      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d075      	beq.n	8005a9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059b2:	4ba3      	ldr	r3, [pc, #652]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f003 030c 	and.w	r3, r3, #12
 80059ba:	2b04      	cmp	r3, #4
 80059bc:	d00c      	beq.n	80059d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059be:	4ba0      	ldr	r3, [pc, #640]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059c6:	2b08      	cmp	r3, #8
 80059c8:	d112      	bne.n	80059f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ca:	4b9d      	ldr	r3, [pc, #628]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059d6:	d10b      	bne.n	80059f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059d8:	4b99      	ldr	r3, [pc, #612]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d05b      	beq.n	8005a9c <HAL_RCC_OscConfig+0x108>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d157      	bne.n	8005a9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e23f      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f8:	d106      	bne.n	8005a08 <HAL_RCC_OscConfig+0x74>
 80059fa:	4b91      	ldr	r3, [pc, #580]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a90      	ldr	r2, [pc, #576]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	e01d      	b.n	8005a44 <HAL_RCC_OscConfig+0xb0>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a10:	d10c      	bne.n	8005a2c <HAL_RCC_OscConfig+0x98>
 8005a12:	4b8b      	ldr	r3, [pc, #556]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a8a      	ldr	r2, [pc, #552]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a1c:	6013      	str	r3, [r2, #0]
 8005a1e:	4b88      	ldr	r3, [pc, #544]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a87      	ldr	r2, [pc, #540]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a28:	6013      	str	r3, [r2, #0]
 8005a2a:	e00b      	b.n	8005a44 <HAL_RCC_OscConfig+0xb0>
 8005a2c:	4b84      	ldr	r3, [pc, #528]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a83      	ldr	r2, [pc, #524]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a36:	6013      	str	r3, [r2, #0]
 8005a38:	4b81      	ldr	r3, [pc, #516]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a80      	ldr	r2, [pc, #512]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d013      	beq.n	8005a74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4c:	f7fd fd20 	bl	8003490 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a54:	f7fd fd1c 	bl	8003490 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b64      	cmp	r3, #100	; 0x64
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e204      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a66:	4b76      	ldr	r3, [pc, #472]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0f0      	beq.n	8005a54 <HAL_RCC_OscConfig+0xc0>
 8005a72:	e014      	b.n	8005a9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a74:	f7fd fd0c 	bl	8003490 <HAL_GetTick>
 8005a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a7a:	e008      	b.n	8005a8e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a7c:	f7fd fd08 	bl	8003490 <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	2b64      	cmp	r3, #100	; 0x64
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e1f0      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8e:	4b6c      	ldr	r3, [pc, #432]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d1f0      	bne.n	8005a7c <HAL_RCC_OscConfig+0xe8>
 8005a9a:	e000      	b.n	8005a9e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d063      	beq.n	8005b72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005aaa:	4b65      	ldr	r3, [pc, #404]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 030c 	and.w	r3, r3, #12
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00b      	beq.n	8005ace <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ab6:	4b62      	ldr	r3, [pc, #392]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005abe:	2b08      	cmp	r3, #8
 8005ac0:	d11c      	bne.n	8005afc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ac2:	4b5f      	ldr	r3, [pc, #380]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d116      	bne.n	8005afc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ace:	4b5c      	ldr	r3, [pc, #368]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d005      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x152>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d001      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e1c4      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ae6:	4b56      	ldr	r3, [pc, #344]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	00db      	lsls	r3, r3, #3
 8005af4:	4952      	ldr	r1, [pc, #328]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005afa:	e03a      	b.n	8005b72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d020      	beq.n	8005b46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b04:	4b4f      	ldr	r3, [pc, #316]	; (8005c44 <HAL_RCC_OscConfig+0x2b0>)
 8005b06:	2201      	movs	r2, #1
 8005b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b0a:	f7fd fcc1 	bl	8003490 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b10:	e008      	b.n	8005b24 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b12:	f7fd fcbd 	bl	8003490 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e1a5      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b24:	4b46      	ldr	r3, [pc, #280]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d0f0      	beq.n	8005b12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b30:	4b43      	ldr	r3, [pc, #268]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	00db      	lsls	r3, r3, #3
 8005b3e:	4940      	ldr	r1, [pc, #256]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	600b      	str	r3, [r1, #0]
 8005b44:	e015      	b.n	8005b72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b46:	4b3f      	ldr	r3, [pc, #252]	; (8005c44 <HAL_RCC_OscConfig+0x2b0>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b4c:	f7fd fca0 	bl	8003490 <HAL_GetTick>
 8005b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b52:	e008      	b.n	8005b66 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b54:	f7fd fc9c 	bl	8003490 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e184      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b66:	4b36      	ldr	r3, [pc, #216]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1f0      	bne.n	8005b54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d030      	beq.n	8005be0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d016      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b86:	4b30      	ldr	r3, [pc, #192]	; (8005c48 <HAL_RCC_OscConfig+0x2b4>)
 8005b88:	2201      	movs	r2, #1
 8005b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b8c:	f7fd fc80 	bl	8003490 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b94:	f7fd fc7c 	bl	8003490 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e164      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba6:	4b26      	ldr	r3, [pc, #152]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005ba8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0f0      	beq.n	8005b94 <HAL_RCC_OscConfig+0x200>
 8005bb2:	e015      	b.n	8005be0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bb4:	4b24      	ldr	r3, [pc, #144]	; (8005c48 <HAL_RCC_OscConfig+0x2b4>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bba:	f7fd fc69 	bl	8003490 <HAL_GetTick>
 8005bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bc2:	f7fd fc65 	bl	8003490 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e14d      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd4:	4b1a      	ldr	r3, [pc, #104]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bd8:	f003 0302 	and.w	r3, r3, #2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1f0      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0304 	and.w	r3, r3, #4
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 80a0 	beq.w	8005d2e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bf2:	4b13      	ldr	r3, [pc, #76]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10f      	bne.n	8005c1e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bfe:	2300      	movs	r3, #0
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	4b0f      	ldr	r3, [pc, #60]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	4a0e      	ldr	r2, [pc, #56]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c0e:	4b0c      	ldr	r3, [pc, #48]	; (8005c40 <HAL_RCC_OscConfig+0x2ac>)
 8005c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c16:	60bb      	str	r3, [r7, #8]
 8005c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c1e:	4b0b      	ldr	r3, [pc, #44]	; (8005c4c <HAL_RCC_OscConfig+0x2b8>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d121      	bne.n	8005c6e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c2a:	4b08      	ldr	r3, [pc, #32]	; (8005c4c <HAL_RCC_OscConfig+0x2b8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a07      	ldr	r2, [pc, #28]	; (8005c4c <HAL_RCC_OscConfig+0x2b8>)
 8005c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c36:	f7fd fc2b 	bl	8003490 <HAL_GetTick>
 8005c3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3c:	e011      	b.n	8005c62 <HAL_RCC_OscConfig+0x2ce>
 8005c3e:	bf00      	nop
 8005c40:	40023800 	.word	0x40023800
 8005c44:	42470000 	.word	0x42470000
 8005c48:	42470e80 	.word	0x42470e80
 8005c4c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c50:	f7fd fc1e 	bl	8003490 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e106      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c62:	4b85      	ldr	r3, [pc, #532]	; (8005e78 <HAL_RCC_OscConfig+0x4e4>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0f0      	beq.n	8005c50 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d106      	bne.n	8005c84 <HAL_RCC_OscConfig+0x2f0>
 8005c76:	4b81      	ldr	r3, [pc, #516]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c7a:	4a80      	ldr	r2, [pc, #512]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	6713      	str	r3, [r2, #112]	; 0x70
 8005c82:	e01c      	b.n	8005cbe <HAL_RCC_OscConfig+0x32a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	2b05      	cmp	r3, #5
 8005c8a:	d10c      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x312>
 8005c8c:	4b7b      	ldr	r3, [pc, #492]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c90:	4a7a      	ldr	r2, [pc, #488]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c92:	f043 0304 	orr.w	r3, r3, #4
 8005c96:	6713      	str	r3, [r2, #112]	; 0x70
 8005c98:	4b78      	ldr	r3, [pc, #480]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9c:	4a77      	ldr	r2, [pc, #476]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005c9e:	f043 0301 	orr.w	r3, r3, #1
 8005ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ca4:	e00b      	b.n	8005cbe <HAL_RCC_OscConfig+0x32a>
 8005ca6:	4b75      	ldr	r3, [pc, #468]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005caa:	4a74      	ldr	r2, [pc, #464]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005cac:	f023 0301 	bic.w	r3, r3, #1
 8005cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8005cb2:	4b72      	ldr	r3, [pc, #456]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb6:	4a71      	ldr	r2, [pc, #452]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005cb8:	f023 0304 	bic.w	r3, r3, #4
 8005cbc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d015      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc6:	f7fd fbe3 	bl	8003490 <HAL_GetTick>
 8005cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ccc:	e00a      	b.n	8005ce4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cce:	f7fd fbdf 	bl	8003490 <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e0c5      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce4:	4b65      	ldr	r3, [pc, #404]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce8:	f003 0302 	and.w	r3, r3, #2
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d0ee      	beq.n	8005cce <HAL_RCC_OscConfig+0x33a>
 8005cf0:	e014      	b.n	8005d1c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf2:	f7fd fbcd 	bl	8003490 <HAL_GetTick>
 8005cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf8:	e00a      	b.n	8005d10 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cfa:	f7fd fbc9 	bl	8003490 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d901      	bls.n	8005d10 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e0af      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d10:	4b5a      	ldr	r3, [pc, #360]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1ee      	bne.n	8005cfa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d1c:	7dfb      	ldrb	r3, [r7, #23]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d105      	bne.n	8005d2e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d22:	4b56      	ldr	r3, [pc, #344]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	4a55      	ldr	r2, [pc, #340]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d2c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	699b      	ldr	r3, [r3, #24]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f000 809b 	beq.w	8005e6e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d38:	4b50      	ldr	r3, [pc, #320]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 030c 	and.w	r3, r3, #12
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d05c      	beq.n	8005dfe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d141      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d4c:	4b4c      	ldr	r3, [pc, #304]	; (8005e80 <HAL_RCC_OscConfig+0x4ec>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d52:	f7fd fb9d 	bl	8003490 <HAL_GetTick>
 8005d56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d58:	e008      	b.n	8005d6c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d5a:	f7fd fb99 	bl	8003490 <HAL_GetTick>
 8005d5e:	4602      	mov	r2, r0
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	1ad3      	subs	r3, r2, r3
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d901      	bls.n	8005d6c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e081      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d6c:	4b43      	ldr	r3, [pc, #268]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1f0      	bne.n	8005d5a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	69da      	ldr	r2, [r3, #28]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d86:	019b      	lsls	r3, r3, #6
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8e:	085b      	lsrs	r3, r3, #1
 8005d90:	3b01      	subs	r3, #1
 8005d92:	041b      	lsls	r3, r3, #16
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9a:	061b      	lsls	r3, r3, #24
 8005d9c:	4937      	ldr	r1, [pc, #220]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da2:	4b37      	ldr	r3, [pc, #220]	; (8005e80 <HAL_RCC_OscConfig+0x4ec>)
 8005da4:	2201      	movs	r2, #1
 8005da6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da8:	f7fd fb72 	bl	8003490 <HAL_GetTick>
 8005dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dae:	e008      	b.n	8005dc2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005db0:	f7fd fb6e 	bl	8003490 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b02      	cmp	r3, #2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e056      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc2:	4b2e      	ldr	r3, [pc, #184]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d0f0      	beq.n	8005db0 <HAL_RCC_OscConfig+0x41c>
 8005dce:	e04e      	b.n	8005e6e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dd0:	4b2b      	ldr	r3, [pc, #172]	; (8005e80 <HAL_RCC_OscConfig+0x4ec>)
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd6:	f7fd fb5b 	bl	8003490 <HAL_GetTick>
 8005dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dde:	f7fd fb57 	bl	8003490 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e03f      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005df0:	4b22      	ldr	r3, [pc, #136]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1f0      	bne.n	8005dde <HAL_RCC_OscConfig+0x44a>
 8005dfc:	e037      	b.n	8005e6e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d101      	bne.n	8005e0a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e032      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e0a:	4b1c      	ldr	r3, [pc, #112]	; (8005e7c <HAL_RCC_OscConfig+0x4e8>)
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d028      	beq.n	8005e6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d121      	bne.n	8005e6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d11a      	bne.n	8005e6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e40:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d111      	bne.n	8005e6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e50:	085b      	lsrs	r3, r3, #1
 8005e52:	3b01      	subs	r3, #1
 8005e54:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d107      	bne.n	8005e6a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e64:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d001      	beq.n	8005e6e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3718      	adds	r7, #24
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}
 8005e78:	40007000 	.word	0x40007000
 8005e7c:	40023800 	.word	0x40023800
 8005e80:	42470060 	.word	0x42470060

08005e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b084      	sub	sp, #16
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e0cc      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e98:	4b68      	ldr	r3, [pc, #416]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d90c      	bls.n	8005ec0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea6:	4b65      	ldr	r3, [pc, #404]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	b2d2      	uxtb	r2, r2
 8005eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eae:	4b63      	ldr	r3, [pc, #396]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0307 	and.w	r3, r3, #7
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d001      	beq.n	8005ec0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e0b8      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d020      	beq.n	8005f0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d005      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ed8:	4b59      	ldr	r3, [pc, #356]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a58      	ldr	r2, [pc, #352]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005ede:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ee2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ef0:	4b53      	ldr	r3, [pc, #332]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	4a52      	ldr	r2, [pc, #328]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005efa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005efc:	4b50      	ldr	r3, [pc, #320]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	494d      	ldr	r1, [pc, #308]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d044      	beq.n	8005fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d107      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f22:	4b47      	ldr	r3, [pc, #284]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d119      	bne.n	8005f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e07f      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d003      	beq.n	8005f42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	d107      	bne.n	8005f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f42:	4b3f      	ldr	r3, [pc, #252]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d109      	bne.n	8005f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e06f      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f52:	4b3b      	ldr	r3, [pc, #236]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0302 	and.w	r3, r3, #2
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e067      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f62:	4b37      	ldr	r3, [pc, #220]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f023 0203 	bic.w	r2, r3, #3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	4934      	ldr	r1, [pc, #208]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f74:	f7fd fa8c 	bl	8003490 <HAL_GetTick>
 8005f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f7a:	e00a      	b.n	8005f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f7c:	f7fd fa88 	bl	8003490 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e04f      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f92:	4b2b      	ldr	r3, [pc, #172]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f003 020c 	and.w	r2, r3, #12
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d1eb      	bne.n	8005f7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fa4:	4b25      	ldr	r3, [pc, #148]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0307 	and.w	r3, r3, #7
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d20c      	bcs.n	8005fcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fb2:	4b22      	ldr	r3, [pc, #136]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005fb4:	683a      	ldr	r2, [r7, #0]
 8005fb6:	b2d2      	uxtb	r2, r2
 8005fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fba:	4b20      	ldr	r3, [pc, #128]	; (800603c <HAL_RCC_ClockConfig+0x1b8>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d001      	beq.n	8005fcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e032      	b.n	8006032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d008      	beq.n	8005fea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fd8:	4b19      	ldr	r3, [pc, #100]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	4916      	ldr	r1, [pc, #88]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0308 	and.w	r3, r3, #8
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d009      	beq.n	800600a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ff6:	4b12      	ldr	r3, [pc, #72]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	00db      	lsls	r3, r3, #3
 8006004:	490e      	ldr	r1, [pc, #56]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8006006:	4313      	orrs	r3, r2
 8006008:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800600a:	f000 f821 	bl	8006050 <HAL_RCC_GetSysClockFreq>
 800600e:	4602      	mov	r2, r0
 8006010:	4b0b      	ldr	r3, [pc, #44]	; (8006040 <HAL_RCC_ClockConfig+0x1bc>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	091b      	lsrs	r3, r3, #4
 8006016:	f003 030f 	and.w	r3, r3, #15
 800601a:	490a      	ldr	r1, [pc, #40]	; (8006044 <HAL_RCC_ClockConfig+0x1c0>)
 800601c:	5ccb      	ldrb	r3, [r1, r3]
 800601e:	fa22 f303 	lsr.w	r3, r2, r3
 8006022:	4a09      	ldr	r2, [pc, #36]	; (8006048 <HAL_RCC_ClockConfig+0x1c4>)
 8006024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006026:	4b09      	ldr	r3, [pc, #36]	; (800604c <HAL_RCC_ClockConfig+0x1c8>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f7fd f9ec 	bl	8003408 <HAL_InitTick>

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40023c00 	.word	0x40023c00
 8006040:	40023800 	.word	0x40023800
 8006044:	0800b4a8 	.word	0x0800b4a8
 8006048:	20000000 	.word	0x20000000
 800604c:	20000004 	.word	0x20000004

08006050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006050:	b5b0      	push	{r4, r5, r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006056:	2100      	movs	r1, #0
 8006058:	6079      	str	r1, [r7, #4]
 800605a:	2100      	movs	r1, #0
 800605c:	60f9      	str	r1, [r7, #12]
 800605e:	2100      	movs	r1, #0
 8006060:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006062:	2100      	movs	r1, #0
 8006064:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006066:	4952      	ldr	r1, [pc, #328]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006068:	6889      	ldr	r1, [r1, #8]
 800606a:	f001 010c 	and.w	r1, r1, #12
 800606e:	2908      	cmp	r1, #8
 8006070:	d00d      	beq.n	800608e <HAL_RCC_GetSysClockFreq+0x3e>
 8006072:	2908      	cmp	r1, #8
 8006074:	f200 8094 	bhi.w	80061a0 <HAL_RCC_GetSysClockFreq+0x150>
 8006078:	2900      	cmp	r1, #0
 800607a:	d002      	beq.n	8006082 <HAL_RCC_GetSysClockFreq+0x32>
 800607c:	2904      	cmp	r1, #4
 800607e:	d003      	beq.n	8006088 <HAL_RCC_GetSysClockFreq+0x38>
 8006080:	e08e      	b.n	80061a0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006082:	4b4c      	ldr	r3, [pc, #304]	; (80061b4 <HAL_RCC_GetSysClockFreq+0x164>)
 8006084:	60bb      	str	r3, [r7, #8]
       break;
 8006086:	e08e      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006088:	4b4b      	ldr	r3, [pc, #300]	; (80061b8 <HAL_RCC_GetSysClockFreq+0x168>)
 800608a:	60bb      	str	r3, [r7, #8]
      break;
 800608c:	e08b      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800608e:	4948      	ldr	r1, [pc, #288]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006090:	6849      	ldr	r1, [r1, #4]
 8006092:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006096:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006098:	4945      	ldr	r1, [pc, #276]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 800609a:	6849      	ldr	r1, [r1, #4]
 800609c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80060a0:	2900      	cmp	r1, #0
 80060a2:	d024      	beq.n	80060ee <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060a4:	4942      	ldr	r1, [pc, #264]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80060a6:	6849      	ldr	r1, [r1, #4]
 80060a8:	0989      	lsrs	r1, r1, #6
 80060aa:	4608      	mov	r0, r1
 80060ac:	f04f 0100 	mov.w	r1, #0
 80060b0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80060b4:	f04f 0500 	mov.w	r5, #0
 80060b8:	ea00 0204 	and.w	r2, r0, r4
 80060bc:	ea01 0305 	and.w	r3, r1, r5
 80060c0:	493d      	ldr	r1, [pc, #244]	; (80061b8 <HAL_RCC_GetSysClockFreq+0x168>)
 80060c2:	fb01 f003 	mul.w	r0, r1, r3
 80060c6:	2100      	movs	r1, #0
 80060c8:	fb01 f102 	mul.w	r1, r1, r2
 80060cc:	1844      	adds	r4, r0, r1
 80060ce:	493a      	ldr	r1, [pc, #232]	; (80061b8 <HAL_RCC_GetSysClockFreq+0x168>)
 80060d0:	fba2 0101 	umull	r0, r1, r2, r1
 80060d4:	1863      	adds	r3, r4, r1
 80060d6:	4619      	mov	r1, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	461a      	mov	r2, r3
 80060dc:	f04f 0300 	mov.w	r3, #0
 80060e0:	f7fa fdba 	bl	8000c58 <__aeabi_uldivmod>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	4613      	mov	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	e04a      	b.n	8006184 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ee:	4b30      	ldr	r3, [pc, #192]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	099b      	lsrs	r3, r3, #6
 80060f4:	461a      	mov	r2, r3
 80060f6:	f04f 0300 	mov.w	r3, #0
 80060fa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80060fe:	f04f 0100 	mov.w	r1, #0
 8006102:	ea02 0400 	and.w	r4, r2, r0
 8006106:	ea03 0501 	and.w	r5, r3, r1
 800610a:	4620      	mov	r0, r4
 800610c:	4629      	mov	r1, r5
 800610e:	f04f 0200 	mov.w	r2, #0
 8006112:	f04f 0300 	mov.w	r3, #0
 8006116:	014b      	lsls	r3, r1, #5
 8006118:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800611c:	0142      	lsls	r2, r0, #5
 800611e:	4610      	mov	r0, r2
 8006120:	4619      	mov	r1, r3
 8006122:	1b00      	subs	r0, r0, r4
 8006124:	eb61 0105 	sbc.w	r1, r1, r5
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	018b      	lsls	r3, r1, #6
 8006132:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006136:	0182      	lsls	r2, r0, #6
 8006138:	1a12      	subs	r2, r2, r0
 800613a:	eb63 0301 	sbc.w	r3, r3, r1
 800613e:	f04f 0000 	mov.w	r0, #0
 8006142:	f04f 0100 	mov.w	r1, #0
 8006146:	00d9      	lsls	r1, r3, #3
 8006148:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800614c:	00d0      	lsls	r0, r2, #3
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	1912      	adds	r2, r2, r4
 8006154:	eb45 0303 	adc.w	r3, r5, r3
 8006158:	f04f 0000 	mov.w	r0, #0
 800615c:	f04f 0100 	mov.w	r1, #0
 8006160:	0299      	lsls	r1, r3, #10
 8006162:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006166:	0290      	lsls	r0, r2, #10
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4610      	mov	r0, r2
 800616e:	4619      	mov	r1, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	461a      	mov	r2, r3
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	f7fa fd6e 	bl	8000c58 <__aeabi_uldivmod>
 800617c:	4602      	mov	r2, r0
 800617e:	460b      	mov	r3, r1
 8006180:	4613      	mov	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006184:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <HAL_RCC_GetSysClockFreq+0x160>)
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	0c1b      	lsrs	r3, r3, #16
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	3301      	adds	r3, #1
 8006190:	005b      	lsls	r3, r3, #1
 8006192:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	fbb2 f3f3 	udiv	r3, r2, r3
 800619c:	60bb      	str	r3, [r7, #8]
      break;
 800619e:	e002      	b.n	80061a6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061a0:	4b04      	ldr	r3, [pc, #16]	; (80061b4 <HAL_RCC_GetSysClockFreq+0x164>)
 80061a2:	60bb      	str	r3, [r7, #8]
      break;
 80061a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061a6:	68bb      	ldr	r3, [r7, #8]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bdb0      	pop	{r4, r5, r7, pc}
 80061b0:	40023800 	.word	0x40023800
 80061b4:	00f42400 	.word	0x00f42400
 80061b8:	017d7840 	.word	0x017d7840

080061bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061bc:	b480      	push	{r7}
 80061be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061c0:	4b03      	ldr	r3, [pc, #12]	; (80061d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80061c2:	681b      	ldr	r3, [r3, #0]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	20000000 	.word	0x20000000

080061d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061d8:	f7ff fff0 	bl	80061bc <HAL_RCC_GetHCLKFreq>
 80061dc:	4602      	mov	r2, r0
 80061de:	4b05      	ldr	r3, [pc, #20]	; (80061f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	0a9b      	lsrs	r3, r3, #10
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	4903      	ldr	r1, [pc, #12]	; (80061f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061ea:	5ccb      	ldrb	r3, [r1, r3]
 80061ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40023800 	.word	0x40023800
 80061f8:	0800b4b8 	.word	0x0800b4b8

080061fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006200:	f7ff ffdc 	bl	80061bc <HAL_RCC_GetHCLKFreq>
 8006204:	4602      	mov	r2, r0
 8006206:	4b05      	ldr	r3, [pc, #20]	; (800621c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	0b5b      	lsrs	r3, r3, #13
 800620c:	f003 0307 	and.w	r3, r3, #7
 8006210:	4903      	ldr	r1, [pc, #12]	; (8006220 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006212:	5ccb      	ldrb	r3, [r1, r3]
 8006214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006218:	4618      	mov	r0, r3
 800621a:	bd80      	pop	{r7, pc}
 800621c:	40023800 	.word	0x40023800
 8006220:	0800b4b8 	.word	0x0800b4b8

08006224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e041      	b.n	80062ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b00      	cmp	r3, #0
 8006240:	d106      	bne.n	8006250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7fc fe8a 	bl	8002f64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2202      	movs	r2, #2
 8006254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3304      	adds	r3, #4
 8006260:	4619      	mov	r1, r3
 8006262:	4610      	mov	r0, r2
 8006264:	f000 fac0 	bl	80067e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b082      	sub	sp, #8
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e041      	b.n	8006358 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d106      	bne.n	80062ee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f839 	bl	8006360 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	3304      	adds	r3, #4
 80062fe:	4619      	mov	r1, r3
 8006300:	4610      	mov	r0, r2
 8006302:	f000 fa71 	bl	80067e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d109      	bne.n	8006398 <HAL_TIM_PWM_Start+0x24>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b01      	cmp	r3, #1
 800638e:	bf14      	ite	ne
 8006390:	2301      	movne	r3, #1
 8006392:	2300      	moveq	r3, #0
 8006394:	b2db      	uxtb	r3, r3
 8006396:	e022      	b.n	80063de <HAL_TIM_PWM_Start+0x6a>
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b04      	cmp	r3, #4
 800639c:	d109      	bne.n	80063b2 <HAL_TIM_PWM_Start+0x3e>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	bf14      	ite	ne
 80063aa:	2301      	movne	r3, #1
 80063ac:	2300      	moveq	r3, #0
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	e015      	b.n	80063de <HAL_TIM_PWM_Start+0x6a>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d109      	bne.n	80063cc <HAL_TIM_PWM_Start+0x58>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	bf14      	ite	ne
 80063c4:	2301      	movne	r3, #1
 80063c6:	2300      	moveq	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	e008      	b.n	80063de <HAL_TIM_PWM_Start+0x6a>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	bf14      	ite	ne
 80063d8:	2301      	movne	r3, #1
 80063da:	2300      	moveq	r3, #0
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e068      	b.n	80064b8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d104      	bne.n	80063f6 <HAL_TIM_PWM_Start+0x82>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2202      	movs	r2, #2
 80063f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063f4:	e013      	b.n	800641e <HAL_TIM_PWM_Start+0xaa>
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b04      	cmp	r3, #4
 80063fa:	d104      	bne.n	8006406 <HAL_TIM_PWM_Start+0x92>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006404:	e00b      	b.n	800641e <HAL_TIM_PWM_Start+0xaa>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b08      	cmp	r3, #8
 800640a:	d104      	bne.n	8006416 <HAL_TIM_PWM_Start+0xa2>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2202      	movs	r2, #2
 8006410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006414:	e003      	b.n	800641e <HAL_TIM_PWM_Start+0xaa>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2202      	movs	r2, #2
 800641a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2201      	movs	r2, #1
 8006424:	6839      	ldr	r1, [r7, #0]
 8006426:	4618      	mov	r0, r3
 8006428:	f000 fc84 	bl	8006d34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a23      	ldr	r2, [pc, #140]	; (80064c0 <HAL_TIM_PWM_Start+0x14c>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d107      	bne.n	8006446 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006444:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a1d      	ldr	r2, [pc, #116]	; (80064c0 <HAL_TIM_PWM_Start+0x14c>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d018      	beq.n	8006482 <HAL_TIM_PWM_Start+0x10e>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006458:	d013      	beq.n	8006482 <HAL_TIM_PWM_Start+0x10e>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a19      	ldr	r2, [pc, #100]	; (80064c4 <HAL_TIM_PWM_Start+0x150>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d00e      	beq.n	8006482 <HAL_TIM_PWM_Start+0x10e>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a17      	ldr	r2, [pc, #92]	; (80064c8 <HAL_TIM_PWM_Start+0x154>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d009      	beq.n	8006482 <HAL_TIM_PWM_Start+0x10e>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a16      	ldr	r2, [pc, #88]	; (80064cc <HAL_TIM_PWM_Start+0x158>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d004      	beq.n	8006482 <HAL_TIM_PWM_Start+0x10e>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a14      	ldr	r2, [pc, #80]	; (80064d0 <HAL_TIM_PWM_Start+0x15c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d111      	bne.n	80064a6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0307 	and.w	r3, r3, #7
 800648c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b06      	cmp	r3, #6
 8006492:	d010      	beq.n	80064b6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f042 0201 	orr.w	r2, r2, #1
 80064a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064a4:	e007      	b.n	80064b6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f042 0201 	orr.w	r2, r2, #1
 80064b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3710      	adds	r7, #16
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}
 80064c0:	40010000 	.word	0x40010000
 80064c4:	40000400 	.word	0x40000400
 80064c8:	40000800 	.word	0x40000800
 80064cc:	40000c00 	.word	0x40000c00
 80064d0:	40014000 	.word	0x40014000

080064d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064e0:	2300      	movs	r3, #0
 80064e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d101      	bne.n	80064f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064ee:	2302      	movs	r3, #2
 80064f0:	e0ae      	b.n	8006650 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b0c      	cmp	r3, #12
 80064fe:	f200 809f 	bhi.w	8006640 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006502:	a201      	add	r2, pc, #4	; (adr r2, 8006508 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006508:	0800653d 	.word	0x0800653d
 800650c:	08006641 	.word	0x08006641
 8006510:	08006641 	.word	0x08006641
 8006514:	08006641 	.word	0x08006641
 8006518:	0800657d 	.word	0x0800657d
 800651c:	08006641 	.word	0x08006641
 8006520:	08006641 	.word	0x08006641
 8006524:	08006641 	.word	0x08006641
 8006528:	080065bf 	.word	0x080065bf
 800652c:	08006641 	.word	0x08006641
 8006530:	08006641 	.word	0x08006641
 8006534:	08006641 	.word	0x08006641
 8006538:	080065ff 	.word	0x080065ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68b9      	ldr	r1, [r7, #8]
 8006542:	4618      	mov	r0, r3
 8006544:	f000 f9d0 	bl	80068e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f042 0208 	orr.w	r2, r2, #8
 8006556:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	699a      	ldr	r2, [r3, #24]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0204 	bic.w	r2, r2, #4
 8006566:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6999      	ldr	r1, [r3, #24]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	691a      	ldr	r2, [r3, #16]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	430a      	orrs	r2, r1
 8006578:	619a      	str	r2, [r3, #24]
      break;
 800657a:	e064      	b.n	8006646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68b9      	ldr	r1, [r7, #8]
 8006582:	4618      	mov	r0, r3
 8006584:	f000 fa16 	bl	80069b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006596:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699a      	ldr	r2, [r3, #24]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6999      	ldr	r1, [r3, #24]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	021a      	lsls	r2, r3, #8
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	430a      	orrs	r2, r1
 80065ba:	619a      	str	r2, [r3, #24]
      break;
 80065bc:	e043      	b.n	8006646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68b9      	ldr	r1, [r7, #8]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fa61 	bl	8006a8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69da      	ldr	r2, [r3, #28]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0208 	orr.w	r2, r2, #8
 80065d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	69da      	ldr	r2, [r3, #28]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0204 	bic.w	r2, r2, #4
 80065e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69d9      	ldr	r1, [r3, #28]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	61da      	str	r2, [r3, #28]
      break;
 80065fc:	e023      	b.n	8006646 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	68b9      	ldr	r1, [r7, #8]
 8006604:	4618      	mov	r0, r3
 8006606:	f000 faab 	bl	8006b60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69da      	ldr	r2, [r3, #28]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006618:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	69da      	ldr	r2, [r3, #28]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006628:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	69d9      	ldr	r1, [r3, #28]
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	021a      	lsls	r2, r3, #8
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	61da      	str	r2, [r3, #28]
      break;
 800663e:	e002      	b.n	8006646 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	75fb      	strb	r3, [r7, #23]
      break;
 8006644:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800664e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006650:	4618      	mov	r0, r3
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800666c:	2b01      	cmp	r3, #1
 800666e:	d101      	bne.n	8006674 <HAL_TIM_ConfigClockSource+0x1c>
 8006670:	2302      	movs	r3, #2
 8006672:	e0b4      	b.n	80067de <HAL_TIM_ConfigClockSource+0x186>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800669a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066ac:	d03e      	beq.n	800672c <HAL_TIM_ConfigClockSource+0xd4>
 80066ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066b2:	f200 8087 	bhi.w	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ba:	f000 8086 	beq.w	80067ca <HAL_TIM_ConfigClockSource+0x172>
 80066be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c2:	d87f      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066c4:	2b70      	cmp	r3, #112	; 0x70
 80066c6:	d01a      	beq.n	80066fe <HAL_TIM_ConfigClockSource+0xa6>
 80066c8:	2b70      	cmp	r3, #112	; 0x70
 80066ca:	d87b      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066cc:	2b60      	cmp	r3, #96	; 0x60
 80066ce:	d050      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0x11a>
 80066d0:	2b60      	cmp	r3, #96	; 0x60
 80066d2:	d877      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066d4:	2b50      	cmp	r3, #80	; 0x50
 80066d6:	d03c      	beq.n	8006752 <HAL_TIM_ConfigClockSource+0xfa>
 80066d8:	2b50      	cmp	r3, #80	; 0x50
 80066da:	d873      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066dc:	2b40      	cmp	r3, #64	; 0x40
 80066de:	d058      	beq.n	8006792 <HAL_TIM_ConfigClockSource+0x13a>
 80066e0:	2b40      	cmp	r3, #64	; 0x40
 80066e2:	d86f      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066e4:	2b30      	cmp	r3, #48	; 0x30
 80066e6:	d064      	beq.n	80067b2 <HAL_TIM_ConfigClockSource+0x15a>
 80066e8:	2b30      	cmp	r3, #48	; 0x30
 80066ea:	d86b      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066ec:	2b20      	cmp	r3, #32
 80066ee:	d060      	beq.n	80067b2 <HAL_TIM_ConfigClockSource+0x15a>
 80066f0:	2b20      	cmp	r3, #32
 80066f2:	d867      	bhi.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d05c      	beq.n	80067b2 <HAL_TIM_ConfigClockSource+0x15a>
 80066f8:	2b10      	cmp	r3, #16
 80066fa:	d05a      	beq.n	80067b2 <HAL_TIM_ConfigClockSource+0x15a>
 80066fc:	e062      	b.n	80067c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6818      	ldr	r0, [r3, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	6899      	ldr	r1, [r3, #8]
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f000 faf1 	bl	8006cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006720:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	609a      	str	r2, [r3, #8]
      break;
 800672a:	e04f      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	6899      	ldr	r1, [r3, #8]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685a      	ldr	r2, [r3, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f000 fada 	bl	8006cf4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689a      	ldr	r2, [r3, #8]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800674e:	609a      	str	r2, [r3, #8]
      break;
 8006750:	e03c      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6859      	ldr	r1, [r3, #4]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	461a      	mov	r2, r3
 8006760:	f000 fa4e 	bl	8006c00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2150      	movs	r1, #80	; 0x50
 800676a:	4618      	mov	r0, r3
 800676c:	f000 faa7 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 8006770:	e02c      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6818      	ldr	r0, [r3, #0]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	6859      	ldr	r1, [r3, #4]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	461a      	mov	r2, r3
 8006780:	f000 fa6d 	bl	8006c5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2160      	movs	r1, #96	; 0x60
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fa97 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 8006790:	e01c      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6818      	ldr	r0, [r3, #0]
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	6859      	ldr	r1, [r3, #4]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	461a      	mov	r2, r3
 80067a0:	f000 fa2e 	bl	8006c00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2140      	movs	r1, #64	; 0x40
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 fa87 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80067b0:	e00c      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4619      	mov	r1, r3
 80067bc:	4610      	mov	r0, r2
 80067be:	f000 fa7e 	bl	8006cbe <TIM_ITRx_SetConfig>
      break;
 80067c2:	e003      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	73fb      	strb	r3, [r7, #15]
      break;
 80067c8:	e000      	b.n	80067cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3710      	adds	r7, #16
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
	...

080067e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a34      	ldr	r2, [pc, #208]	; (80068cc <TIM_Base_SetConfig+0xe4>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d00f      	beq.n	8006820 <TIM_Base_SetConfig+0x38>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006806:	d00b      	beq.n	8006820 <TIM_Base_SetConfig+0x38>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a31      	ldr	r2, [pc, #196]	; (80068d0 <TIM_Base_SetConfig+0xe8>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d007      	beq.n	8006820 <TIM_Base_SetConfig+0x38>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a30      	ldr	r2, [pc, #192]	; (80068d4 <TIM_Base_SetConfig+0xec>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d003      	beq.n	8006820 <TIM_Base_SetConfig+0x38>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a2f      	ldr	r2, [pc, #188]	; (80068d8 <TIM_Base_SetConfig+0xf0>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d108      	bne.n	8006832 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	4313      	orrs	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a25      	ldr	r2, [pc, #148]	; (80068cc <TIM_Base_SetConfig+0xe4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d01b      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006840:	d017      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a22      	ldr	r2, [pc, #136]	; (80068d0 <TIM_Base_SetConfig+0xe8>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d013      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a21      	ldr	r2, [pc, #132]	; (80068d4 <TIM_Base_SetConfig+0xec>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d00f      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a20      	ldr	r2, [pc, #128]	; (80068d8 <TIM_Base_SetConfig+0xf0>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00b      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a1f      	ldr	r2, [pc, #124]	; (80068dc <TIM_Base_SetConfig+0xf4>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d007      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a1e      	ldr	r2, [pc, #120]	; (80068e0 <TIM_Base_SetConfig+0xf8>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d003      	beq.n	8006872 <TIM_Base_SetConfig+0x8a>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a1d      	ldr	r2, [pc, #116]	; (80068e4 <TIM_Base_SetConfig+0xfc>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d108      	bne.n	8006884 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	4313      	orrs	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	4313      	orrs	r3, r2
 8006890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	689a      	ldr	r2, [r3, #8]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a08      	ldr	r2, [pc, #32]	; (80068cc <TIM_Base_SetConfig+0xe4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d103      	bne.n	80068b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	691a      	ldr	r2, [r3, #16]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	615a      	str	r2, [r3, #20]
}
 80068be:	bf00      	nop
 80068c0:	3714      	adds	r7, #20
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr
 80068ca:	bf00      	nop
 80068cc:	40010000 	.word	0x40010000
 80068d0:	40000400 	.word	0x40000400
 80068d4:	40000800 	.word	0x40000800
 80068d8:	40000c00 	.word	0x40000c00
 80068dc:	40014000 	.word	0x40014000
 80068e0:	40014400 	.word	0x40014400
 80068e4:	40014800 	.word	0x40014800

080068e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b087      	sub	sp, #28
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	f023 0201 	bic.w	r2, r3, #1
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0303 	bic.w	r3, r3, #3
 800691e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	4313      	orrs	r3, r2
 8006928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f023 0302 	bic.w	r3, r3, #2
 8006930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	4313      	orrs	r3, r2
 800693a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a1c      	ldr	r2, [pc, #112]	; (80069b0 <TIM_OC1_SetConfig+0xc8>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d10c      	bne.n	800695e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	f023 0308 	bic.w	r3, r3, #8
 800694a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	68db      	ldr	r3, [r3, #12]
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f023 0304 	bic.w	r3, r3, #4
 800695c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a13      	ldr	r2, [pc, #76]	; (80069b0 <TIM_OC1_SetConfig+0xc8>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d111      	bne.n	800698a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800696c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	4313      	orrs	r3, r2
 800697e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	699b      	ldr	r3, [r3, #24]
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	621a      	str	r2, [r3, #32]
}
 80069a4:	bf00      	nop
 80069a6:	371c      	adds	r7, #28
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	40010000 	.word	0x40010000

080069b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b087      	sub	sp, #28
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	f023 0210 	bic.w	r2, r3, #16
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	021b      	lsls	r3, r3, #8
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f023 0320 	bic.w	r3, r3, #32
 80069fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	011b      	lsls	r3, r3, #4
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a1e      	ldr	r2, [pc, #120]	; (8006a88 <TIM_OC2_SetConfig+0xd4>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d10d      	bne.n	8006a30 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	011b      	lsls	r3, r3, #4
 8006a22:	697a      	ldr	r2, [r7, #20]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a15      	ldr	r2, [pc, #84]	; (8006a88 <TIM_OC2_SetConfig+0xd4>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d113      	bne.n	8006a60 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	695b      	ldr	r3, [r3, #20]
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	693a      	ldr	r2, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	68fa      	ldr	r2, [r7, #12]
 8006a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	621a      	str	r2, [r3, #32]
}
 8006a7a:	bf00      	nop
 8006a7c:	371c      	adds	r7, #28
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	40010000 	.word	0x40010000

08006a8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b087      	sub	sp, #28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a1b      	ldr	r3, [r3, #32]
 8006a9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 0303 	bic.w	r3, r3, #3
 8006ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	021b      	lsls	r3, r3, #8
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a1d      	ldr	r2, [pc, #116]	; (8006b5c <TIM_OC3_SetConfig+0xd0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d10d      	bne.n	8006b06 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006af0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a14      	ldr	r2, [pc, #80]	; (8006b5c <TIM_OC3_SetConfig+0xd0>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d113      	bne.n	8006b36 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	695b      	ldr	r3, [r3, #20]
 8006b22:	011b      	lsls	r3, r3, #4
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	011b      	lsls	r3, r3, #4
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	621a      	str	r2, [r3, #32]
}
 8006b50:	bf00      	nop
 8006b52:	371c      	adds	r7, #28
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	40010000 	.word	0x40010000

08006b60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	021b      	lsls	r3, r3, #8
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006baa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	031b      	lsls	r3, r3, #12
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a10      	ldr	r2, [pc, #64]	; (8006bfc <TIM_OC4_SetConfig+0x9c>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d109      	bne.n	8006bd4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	695b      	ldr	r3, [r3, #20]
 8006bcc:	019b      	lsls	r3, r3, #6
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	621a      	str	r2, [r3, #32]
}
 8006bee:	bf00      	nop
 8006bf0:	371c      	adds	r7, #28
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	40010000 	.word	0x40010000

08006c00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b087      	sub	sp, #28
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	f023 0201 	bic.w	r2, r3, #1
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	699b      	ldr	r3, [r3, #24]
 8006c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	011b      	lsls	r3, r3, #4
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f023 030a 	bic.w	r3, r3, #10
 8006c3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c3e:	697a      	ldr	r2, [r7, #20]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	697a      	ldr	r2, [r7, #20]
 8006c50:	621a      	str	r2, [r3, #32]
}
 8006c52:	bf00      	nop
 8006c54:	371c      	adds	r7, #28
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr

08006c5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c5e:	b480      	push	{r7}
 8006c60:	b087      	sub	sp, #28
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	60f8      	str	r0, [r7, #12]
 8006c66:	60b9      	str	r1, [r7, #8]
 8006c68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f023 0210 	bic.w	r2, r3, #16
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	699b      	ldr	r3, [r3, #24]
 8006c7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	031b      	lsls	r3, r3, #12
 8006c8e:	697a      	ldr	r2, [r7, #20]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	011b      	lsls	r3, r3, #4
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	621a      	str	r2, [r3, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr

08006cbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cbe:	b480      	push	{r7}
 8006cc0:	b085      	sub	sp, #20
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	f043 0307 	orr.w	r3, r3, #7
 8006ce0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	609a      	str	r2, [r3, #8]
}
 8006ce8:	bf00      	nop
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
 8006d00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	021a      	lsls	r2, r3, #8
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	431a      	orrs	r2, r3
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	609a      	str	r2, [r3, #8]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f003 031f 	and.w	r3, r3, #31
 8006d46:	2201      	movs	r2, #1
 8006d48:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1a      	ldr	r2, [r3, #32]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	43db      	mvns	r3, r3
 8006d56:	401a      	ands	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6a1a      	ldr	r2, [r3, #32]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f003 031f 	and.w	r3, r3, #31
 8006d66:	6879      	ldr	r1, [r7, #4]
 8006d68:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6c:	431a      	orrs	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	621a      	str	r2, [r3, #32]
}
 8006d72:	bf00      	nop
 8006d74:	371c      	adds	r7, #28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
	...

08006d80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d101      	bne.n	8006d98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d94:	2302      	movs	r3, #2
 8006d96:	e050      	b.n	8006e3a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a1c      	ldr	r2, [pc, #112]	; (8006e48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d018      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006de4:	d013      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a18      	ldr	r2, [pc, #96]	; (8006e4c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d00e      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a16      	ldr	r2, [pc, #88]	; (8006e50 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d009      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a15      	ldr	r2, [pc, #84]	; (8006e54 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d004      	beq.n	8006e0e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a13      	ldr	r2, [pc, #76]	; (8006e58 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d10c      	bne.n	8006e28 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	40010000 	.word	0x40010000
 8006e4c:	40000400 	.word	0x40000400
 8006e50:	40000800 	.word	0x40000800
 8006e54:	40000c00 	.word	0x40000c00
 8006e58:	40014000 	.word	0x40014000

08006e5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e03f      	b.n	8006eee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d106      	bne.n	8006e88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fc f986 	bl	8003194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2224      	movs	r2, #36	; 0x24
 8006e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68da      	ldr	r2, [r3, #12]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 ffcf 	bl	8007e44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	691a      	ldr	r2, [r3, #16]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006eb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	695a      	ldr	r2, [r3, #20]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ec4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68da      	ldr	r2, [r3, #12]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ed4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b08a      	sub	sp, #40	; 0x28
 8006efa:	af02      	add	r7, sp, #8
 8006efc:	60f8      	str	r0, [r7, #12]
 8006efe:	60b9      	str	r1, [r7, #8]
 8006f00:	603b      	str	r3, [r7, #0]
 8006f02:	4613      	mov	r3, r2
 8006f04:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b20      	cmp	r3, #32
 8006f14:	d17c      	bne.n	8007010 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <HAL_UART_Transmit+0x2c>
 8006f1c:	88fb      	ldrh	r3, [r7, #6]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e075      	b.n	8007012 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d101      	bne.n	8006f34 <HAL_UART_Transmit+0x3e>
 8006f30:	2302      	movs	r3, #2
 8006f32:	e06e      	b.n	8007012 <HAL_UART_Transmit+0x11c>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2221      	movs	r2, #33	; 0x21
 8006f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f4a:	f7fc faa1 	bl	8003490 <HAL_GetTick>
 8006f4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	88fa      	ldrh	r2, [r7, #6]
 8006f54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	88fa      	ldrh	r2, [r7, #6]
 8006f5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f64:	d108      	bne.n	8006f78 <HAL_UART_Transmit+0x82>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d104      	bne.n	8006f78 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	61bb      	str	r3, [r7, #24]
 8006f76:	e003      	b.n	8006f80 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2200      	movs	r2, #0
 8006f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006f88:	e02a      	b.n	8006fe0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2200      	movs	r2, #0
 8006f92:	2180      	movs	r1, #128	; 0x80
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 fc51 	bl	800783c <UART_WaitOnFlagUntilTimeout>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e036      	b.n	8007012 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10b      	bne.n	8006fc2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	881b      	ldrh	r3, [r3, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006fba:	69bb      	ldr	r3, [r7, #24]
 8006fbc:	3302      	adds	r3, #2
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	e007      	b.n	8006fd2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	781a      	ldrb	r2, [r3, #0]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	b29a      	uxth	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1cf      	bne.n	8006f8a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2140      	movs	r1, #64	; 0x40
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fc21 	bl	800783c <UART_WaitOnFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e006      	b.n	8007012 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2220      	movs	r2, #32
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800700c:	2300      	movs	r3, #0
 800700e:	e000      	b.n	8007012 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007010:	2302      	movs	r3, #2
  }
}
 8007012:	4618      	mov	r0, r3
 8007014:	3720      	adds	r7, #32
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	60f8      	str	r0, [r7, #12]
 8007022:	60b9      	str	r1, [r7, #8]
 8007024:	4613      	mov	r3, r2
 8007026:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b20      	cmp	r3, #32
 8007032:	d11d      	bne.n	8007070 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d002      	beq.n	8007040 <HAL_UART_Receive_IT+0x26>
 800703a:	88fb      	ldrh	r3, [r7, #6]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d101      	bne.n	8007044 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e016      	b.n	8007072 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800704a:	2b01      	cmp	r3, #1
 800704c:	d101      	bne.n	8007052 <HAL_UART_Receive_IT+0x38>
 800704e:	2302      	movs	r3, #2
 8007050:	e00f      	b.n	8007072 <HAL_UART_Receive_IT+0x58>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007060:	88fb      	ldrh	r3, [r7, #6]
 8007062:	461a      	mov	r2, r3
 8007064:	68b9      	ldr	r1, [r7, #8]
 8007066:	68f8      	ldr	r0, [r7, #12]
 8007068:	f000 fc56 	bl	8007918 <UART_Start_Receive_IT>
 800706c:	4603      	mov	r3, r0
 800706e:	e000      	b.n	8007072 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007070:	2302      	movs	r3, #2
  }
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	4613      	mov	r3, r2
 8007086:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b20      	cmp	r3, #32
 8007092:	d11d      	bne.n	80070d0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <HAL_UART_Receive_DMA+0x26>
 800709a:	88fb      	ldrh	r3, [r7, #6]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e016      	b.n	80070d2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d101      	bne.n	80070b2 <HAL_UART_Receive_DMA+0x38>
 80070ae:	2302      	movs	r3, #2
 80070b0:	e00f      	b.n	80070d2 <HAL_UART_Receive_DMA+0x58>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80070c0:	88fb      	ldrh	r3, [r7, #6]
 80070c2:	461a      	mov	r2, r3
 80070c4:	68b9      	ldr	r1, [r7, #8]
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 fc60 	bl	800798c <UART_Start_Receive_DMA>
 80070cc:	4603      	mov	r3, r0
 80070ce:	e000      	b.n	80070d2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80070d0:	2302      	movs	r3, #2
  }
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b0ba      	sub	sp, #232	; 0xe8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68db      	ldr	r3, [r3, #12]
 80070f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007102:	2300      	movs	r3, #0
 8007104:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007108:	2300      	movs	r3, #0
 800710a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800710e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007112:	f003 030f 	and.w	r3, r3, #15
 8007116:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800711a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800711e:	2b00      	cmp	r3, #0
 8007120:	d10f      	bne.n	8007142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b00      	cmp	r3, #0
 800712c:	d009      	beq.n	8007142 <HAL_UART_IRQHandler+0x66>
 800712e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007132:	f003 0320 	and.w	r3, r3, #32
 8007136:	2b00      	cmp	r3, #0
 8007138:	d003      	beq.n	8007142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fdc7 	bl	8007cce <UART_Receive_IT>
      return;
 8007140:	e256      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 80de 	beq.w	8007308 <HAL_UART_IRQHandler+0x22c>
 800714c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007150:	f003 0301 	and.w	r3, r3, #1
 8007154:	2b00      	cmp	r3, #0
 8007156:	d106      	bne.n	8007166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800715c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007160:	2b00      	cmp	r3, #0
 8007162:	f000 80d1 	beq.w	8007308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <HAL_UART_IRQHandler+0xae>
 8007172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	f043 0201 	orr.w	r2, r3, #1
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800718a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00b      	beq.n	80071ae <HAL_UART_IRQHandler+0xd2>
 8007196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d005      	beq.n	80071ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a6:	f043 0202 	orr.w	r2, r3, #2
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d00b      	beq.n	80071d2 <HAL_UART_IRQHandler+0xf6>
 80071ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ca:	f043 0204 	orr.w	r2, r3, #4
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80071d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d011      	beq.n	8007202 <HAL_UART_IRQHandler+0x126>
 80071de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d105      	bne.n	80071f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80071ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d005      	beq.n	8007202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fa:	f043 0208 	orr.w	r2, r3, #8
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	f000 81ed 	beq.w	80075e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800720c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007210:	f003 0320 	and.w	r3, r3, #32
 8007214:	2b00      	cmp	r3, #0
 8007216:	d008      	beq.n	800722a <HAL_UART_IRQHandler+0x14e>
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800721c:	f003 0320 	and.w	r3, r3, #32
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 fd52 	bl	8007cce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007234:	2b40      	cmp	r3, #64	; 0x40
 8007236:	bf0c      	ite	eq
 8007238:	2301      	moveq	r3, #1
 800723a:	2300      	movne	r3, #0
 800723c:	b2db      	uxtb	r3, r3
 800723e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	f003 0308 	and.w	r3, r3, #8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <HAL_UART_IRQHandler+0x17a>
 800724e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007252:	2b00      	cmp	r3, #0
 8007254:	d04f      	beq.n	80072f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fc5a 	bl	8007b10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007266:	2b40      	cmp	r3, #64	; 0x40
 8007268:	d141      	bne.n	80072ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3314      	adds	r3, #20
 8007270:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007274:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007278:	e853 3f00 	ldrex	r3, [r3]
 800727c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007280:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3314      	adds	r3, #20
 8007292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007296:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800729a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80072a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80072a6:	e841 2300 	strex	r3, r2, [r1]
 80072aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80072ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1d9      	bne.n	800726a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d013      	beq.n	80072e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c2:	4a7d      	ldr	r2, [pc, #500]	; (80074b8 <HAL_UART_IRQHandler+0x3dc>)
 80072c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fc ff46 	bl	800415c <HAL_DMA_Abort_IT>
 80072d0:	4603      	mov	r3, r0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d016      	beq.n	8007304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80072e0:	4610      	mov	r0, r2
 80072e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072e4:	e00e      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f99a 	bl	8007620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ec:	e00a      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f996 	bl	8007620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f4:	e006      	b.n	8007304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f992 	bl	8007620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007302:	e170      	b.n	80075e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007304:	bf00      	nop
    return;
 8007306:	e16e      	b.n	80075e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730c:	2b01      	cmp	r3, #1
 800730e:	f040 814a 	bne.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 8143 	beq.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007324:	f003 0310 	and.w	r3, r3, #16
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 813c 	beq.w	80075a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800732e:	2300      	movs	r3, #0
 8007330:	60bb      	str	r3, [r7, #8]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	60bb      	str	r3, [r7, #8]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	60bb      	str	r3, [r7, #8]
 8007342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	695b      	ldr	r3, [r3, #20]
 800734a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734e:	2b40      	cmp	r3, #64	; 0x40
 8007350:	f040 80b4 	bne.w	80074bc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 8140 	beq.w	80075ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800736e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007372:	429a      	cmp	r2, r3
 8007374:	f080 8139 	bcs.w	80075ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800737e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800738a:	f000 8088 	beq.w	800749e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	330c      	adds	r3, #12
 8007394:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80073a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	330c      	adds	r3, #12
 80073b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80073ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80073be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80073c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80073d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1d9      	bne.n	800738e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3314      	adds	r3, #20
 80073e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073e4:	e853 3f00 	ldrex	r3, [r3]
 80073e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80073ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073ec:	f023 0301 	bic.w	r3, r3, #1
 80073f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3314      	adds	r3, #20
 80073fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80073fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007402:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007406:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800740a:	e841 2300 	strex	r3, r2, [r1]
 800740e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007410:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1e1      	bne.n	80073da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	3314      	adds	r3, #20
 800741c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007420:	e853 3f00 	ldrex	r3, [r3]
 8007424:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007426:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800742c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3314      	adds	r3, #20
 8007436:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800743a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800743c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007440:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007442:	e841 2300 	strex	r3, r2, [r1]
 8007446:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1e3      	bne.n	8007416 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2220      	movs	r2, #32
 8007452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	330c      	adds	r3, #12
 8007462:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800746c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800746e:	f023 0310 	bic.w	r3, r3, #16
 8007472:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	330c      	adds	r3, #12
 800747c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007480:	65ba      	str	r2, [r7, #88]	; 0x58
 8007482:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007486:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800748e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e3      	bne.n	800745c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007498:	4618      	mov	r0, r3
 800749a:	f7fc fdef 	bl	800407c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	4619      	mov	r1, r3
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8c0 	bl	8007634 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80074b4:	e099      	b.n	80075ea <HAL_UART_IRQHandler+0x50e>
 80074b6:	bf00      	nop
 80074b8:	08007bd7 	.word	0x08007bd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	1ad3      	subs	r3, r2, r3
 80074c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 808b 	beq.w	80075ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80074d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 8086 	beq.w	80075ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	330c      	adds	r3, #12
 80074e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ec:	e853 3f00 	ldrex	r3, [r3]
 80074f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	330c      	adds	r3, #12
 8007502:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007506:	647a      	str	r2, [r7, #68]	; 0x44
 8007508:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800750c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800750e:	e841 2300 	strex	r3, r2, [r1]
 8007512:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1e3      	bne.n	80074e2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3314      	adds	r3, #20
 8007520:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	623b      	str	r3, [r7, #32]
   return(result);
 800752a:	6a3b      	ldr	r3, [r7, #32]
 800752c:	f023 0301 	bic.w	r3, r3, #1
 8007530:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3314      	adds	r3, #20
 800753a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800753e:	633a      	str	r2, [r7, #48]	; 0x30
 8007540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800754c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e3      	bne.n	800751a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	330c      	adds	r3, #12
 8007566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	e853 3f00 	ldrex	r3, [r3]
 800756e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f023 0310 	bic.w	r3, r3, #16
 8007576:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	330c      	adds	r3, #12
 8007580:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007584:	61fa      	str	r2, [r7, #28]
 8007586:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007588:	69b9      	ldr	r1, [r7, #24]
 800758a:	69fa      	ldr	r2, [r7, #28]
 800758c:	e841 2300 	strex	r3, r2, [r1]
 8007590:	617b      	str	r3, [r7, #20]
   return(result);
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1e3      	bne.n	8007560 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f848 	bl	8007634 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80075a4:	e023      	b.n	80075ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d009      	beq.n	80075c6 <HAL_UART_IRQHandler+0x4ea>
 80075b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 fb1d 	bl	8007bfe <UART_Transmit_IT>
    return;
 80075c4:	e014      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80075c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00e      	beq.n	80075f0 <HAL_UART_IRQHandler+0x514>
 80075d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d008      	beq.n	80075f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 fb5d 	bl	8007c9e <UART_EndTransmit_IT>
    return;
 80075e4:	e004      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
    return;
 80075e6:	bf00      	nop
 80075e8:	e002      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
      return;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <HAL_UART_IRQHandler+0x514>
      return;
 80075ee:	bf00      	nop
  }
}
 80075f0:	37e8      	adds	r7, #232	; 0xe8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop

080075f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007620:	b480      	push	{r7}
 8007622:	b083      	sub	sp, #12
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007628:	bf00      	nop
 800762a:	370c      	adds	r7, #12
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr

08007634 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007634:	b480      	push	{r7}
 8007636:	b083      	sub	sp, #12
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	460b      	mov	r3, r1
 800763e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr

0800764c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b09c      	sub	sp, #112	; 0x70
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007658:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007664:	2b00      	cmp	r3, #0
 8007666:	d172      	bne.n	800774e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800766a:	2200      	movs	r2, #0
 800766c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800766e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	330c      	adds	r3, #12
 8007674:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800767e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007684:	66bb      	str	r3, [r7, #104]	; 0x68
 8007686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	330c      	adds	r3, #12
 800768c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800768e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007690:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007694:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800769c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e5      	bne.n	800766e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3314      	adds	r3, #20
 80076a8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80076b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b4:	f023 0301 	bic.w	r3, r3, #1
 80076b8:	667b      	str	r3, [r7, #100]	; 0x64
 80076ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3314      	adds	r3, #20
 80076c0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80076c2:	647a      	str	r2, [r7, #68]	; 0x44
 80076c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e5      	bne.n	80076a2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3314      	adds	r3, #20
 80076dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	623b      	str	r3, [r7, #32]
   return(result);
 80076e6:	6a3b      	ldr	r3, [r7, #32]
 80076e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076ec:	663b      	str	r3, [r7, #96]	; 0x60
 80076ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3314      	adds	r3, #20
 80076f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076f6:	633a      	str	r2, [r7, #48]	; 0x30
 80076f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80076fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e5      	bne.n	80076d6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800770a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800770c:	2220      	movs	r2, #32
 800770e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007716:	2b01      	cmp	r3, #1
 8007718:	d119      	bne.n	800774e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800771a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	330c      	adds	r3, #12
 8007720:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	60fb      	str	r3, [r7, #12]
   return(result);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	f023 0310 	bic.w	r3, r3, #16
 8007730:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007732:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	330c      	adds	r3, #12
 8007738:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800773a:	61fa      	str	r2, [r7, #28]
 800773c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	69b9      	ldr	r1, [r7, #24]
 8007740:	69fa      	ldr	r2, [r7, #28]
 8007742:	e841 2300 	strex	r3, r2, [r1]
 8007746:	617b      	str	r3, [r7, #20]
   return(result);
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e5      	bne.n	800771a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800774e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007752:	2b01      	cmp	r3, #1
 8007754:	d106      	bne.n	8007764 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007758:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800775a:	4619      	mov	r1, r3
 800775c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800775e:	f7ff ff69 	bl	8007634 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007762:	e002      	b.n	800776a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007764:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007766:	f7fa fb9f 	bl	8001ea8 <HAL_UART_RxCpltCallback>
}
 800776a:	bf00      	nop
 800776c:	3770      	adds	r7, #112	; 0x70
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b084      	sub	sp, #16
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007784:	2b01      	cmp	r3, #1
 8007786:	d108      	bne.n	800779a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800778c:	085b      	lsrs	r3, r3, #1
 800778e:	b29b      	uxth	r3, r3
 8007790:	4619      	mov	r1, r3
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f7ff ff4e 	bl	8007634 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007798:	e002      	b.n	80077a0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f7ff ff36 	bl	800760c <HAL_UART_RxHalfCpltCallback>
}
 80077a0:	bf00      	nop
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80077b0:	2300      	movs	r3, #0
 80077b2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	695b      	ldr	r3, [r3, #20]
 80077c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077c4:	2b80      	cmp	r3, #128	; 0x80
 80077c6:	bf0c      	ite	eq
 80077c8:	2301      	moveq	r3, #1
 80077ca:	2300      	movne	r3, #0
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	2b21      	cmp	r3, #33	; 0x21
 80077da:	d108      	bne.n	80077ee <UART_DMAError+0x46>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d005      	beq.n	80077ee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	2200      	movs	r2, #0
 80077e6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80077e8:	68b8      	ldr	r0, [r7, #8]
 80077ea:	f000 f969 	bl	8007ac0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	695b      	ldr	r3, [r3, #20]
 80077f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f8:	2b40      	cmp	r3, #64	; 0x40
 80077fa:	bf0c      	ite	eq
 80077fc:	2301      	moveq	r3, #1
 80077fe:	2300      	movne	r3, #0
 8007800:	b2db      	uxtb	r3, r3
 8007802:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b22      	cmp	r3, #34	; 0x22
 800780e:	d108      	bne.n	8007822 <UART_DMAError+0x7a>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d005      	beq.n	8007822 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	2200      	movs	r2, #0
 800781a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800781c:	68b8      	ldr	r0, [r7, #8]
 800781e:	f000 f977 	bl	8007b10 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007826:	f043 0210 	orr.w	r2, r3, #16
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800782e:	68b8      	ldr	r0, [r7, #8]
 8007830:	f7ff fef6 	bl	8007620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007834:	bf00      	nop
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b090      	sub	sp, #64	; 0x40
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	603b      	str	r3, [r7, #0]
 8007848:	4613      	mov	r3, r2
 800784a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800784c:	e050      	b.n	80078f0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800784e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007854:	d04c      	beq.n	80078f0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007856:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007858:	2b00      	cmp	r3, #0
 800785a:	d007      	beq.n	800786c <UART_WaitOnFlagUntilTimeout+0x30>
 800785c:	f7fb fe18 	bl	8003490 <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007868:	429a      	cmp	r2, r3
 800786a:	d241      	bcs.n	80078f0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	330c      	adds	r3, #12
 8007872:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007876:	e853 3f00 	ldrex	r3, [r3]
 800787a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007882:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	330c      	adds	r3, #12
 800788a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800788c:	637a      	str	r2, [r7, #52]	; 0x34
 800788e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007892:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800789a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e5      	bne.n	800786c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3314      	adds	r3, #20
 80078a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	e853 3f00 	ldrex	r3, [r3]
 80078ae:	613b      	str	r3, [r7, #16]
   return(result);
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	f023 0301 	bic.w	r3, r3, #1
 80078b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3314      	adds	r3, #20
 80078be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078c0:	623a      	str	r2, [r7, #32]
 80078c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c4:	69f9      	ldr	r1, [r7, #28]
 80078c6:	6a3a      	ldr	r2, [r7, #32]
 80078c8:	e841 2300 	strex	r3, r2, [r1]
 80078cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1e5      	bne.n	80078a0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2220      	movs	r2, #32
 80078d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2220      	movs	r2, #32
 80078e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e00f      	b.n	8007910 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	4013      	ands	r3, r2
 80078fa:	68ba      	ldr	r2, [r7, #8]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	bf0c      	ite	eq
 8007900:	2301      	moveq	r3, #1
 8007902:	2300      	movne	r3, #0
 8007904:	b2db      	uxtb	r3, r3
 8007906:	461a      	mov	r2, r3
 8007908:	79fb      	ldrb	r3, [r7, #7]
 800790a:	429a      	cmp	r2, r3
 800790c:	d09f      	beq.n	800784e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	3740      	adds	r7, #64	; 0x40
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	4613      	mov	r3, r2
 8007924:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	88fa      	ldrh	r2, [r7, #6]
 8007930:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	88fa      	ldrh	r2, [r7, #6]
 8007936:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2222      	movs	r2, #34	; 0x22
 8007942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68da      	ldr	r2, [r3, #12]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800795c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	695a      	ldr	r2, [r3, #20]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f042 0201 	orr.w	r2, r2, #1
 800796c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68da      	ldr	r2, [r3, #12]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f042 0220 	orr.w	r2, r2, #32
 800797c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3714      	adds	r7, #20
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b098      	sub	sp, #96	; 0x60
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	4613      	mov	r3, r2
 8007998:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800799a:	68ba      	ldr	r2, [r7, #8]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	88fa      	ldrh	r2, [r7, #6]
 80079a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2222      	movs	r2, #34	; 0x22
 80079b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b8:	4a3e      	ldr	r2, [pc, #248]	; (8007ab4 <UART_Start_Receive_DMA+0x128>)
 80079ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c0:	4a3d      	ldr	r2, [pc, #244]	; (8007ab8 <UART_Start_Receive_DMA+0x12c>)
 80079c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c8:	4a3c      	ldr	r2, [pc, #240]	; (8007abc <UART_Start_Receive_DMA+0x130>)
 80079ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d0:	2200      	movs	r2, #0
 80079d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80079d4:	f107 0308 	add.w	r3, r7, #8
 80079d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3304      	adds	r3, #4
 80079e4:	4619      	mov	r1, r3
 80079e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	88fb      	ldrh	r3, [r7, #6]
 80079ec:	f7fc faee 	bl	8003fcc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80079f0:	2300      	movs	r3, #0
 80079f2:	613b      	str	r3, [r7, #16]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	613b      	str	r3, [r7, #16]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	613b      	str	r3, [r7, #16]
 8007a04:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	330c      	adds	r3, #12
 8007a14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a18:	e853 3f00 	ldrex	r3, [r3]
 8007a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a24:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	330c      	adds	r3, #12
 8007a2c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a2e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007a30:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a32:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007a34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007a36:	e841 2300 	strex	r3, r2, [r1]
 8007a3a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007a3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1e5      	bne.n	8007a0e <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	3314      	adds	r3, #20
 8007a48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a4c:	e853 3f00 	ldrex	r3, [r3]
 8007a50:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a54:	f043 0301 	orr.w	r3, r3, #1
 8007a58:	657b      	str	r3, [r7, #84]	; 0x54
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	3314      	adds	r3, #20
 8007a60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a62:	63ba      	str	r2, [r7, #56]	; 0x38
 8007a64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007a68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a6a:	e841 2300 	strex	r3, r2, [r1]
 8007a6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1e5      	bne.n	8007a42 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3314      	adds	r3, #20
 8007a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	e853 3f00 	ldrex	r3, [r3]
 8007a84:	617b      	str	r3, [r7, #20]
   return(result);
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a8c:	653b      	str	r3, [r7, #80]	; 0x50
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	3314      	adds	r3, #20
 8007a94:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a96:	627a      	str	r2, [r7, #36]	; 0x24
 8007a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a9a:	6a39      	ldr	r1, [r7, #32]
 8007a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a9e:	e841 2300 	strex	r3, r2, [r1]
 8007aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1e5      	bne.n	8007a76 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3760      	adds	r7, #96	; 0x60
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	0800764d 	.word	0x0800764d
 8007ab8:	08007773 	.word	0x08007773
 8007abc:	080077a9 	.word	0x080077a9

08007ac0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b089      	sub	sp, #36	; 0x24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	330c      	adds	r3, #12
 8007ace:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	e853 3f00 	ldrex	r3, [r3]
 8007ad6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007ade:	61fb      	str	r3, [r7, #28]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	330c      	adds	r3, #12
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	61ba      	str	r2, [r7, #24]
 8007aea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aec:	6979      	ldr	r1, [r7, #20]
 8007aee:	69ba      	ldr	r2, [r7, #24]
 8007af0:	e841 2300 	strex	r3, r2, [r1]
 8007af4:	613b      	str	r3, [r7, #16]
   return(result);
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1e5      	bne.n	8007ac8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2220      	movs	r2, #32
 8007b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007b04:	bf00      	nop
 8007b06:	3724      	adds	r7, #36	; 0x24
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b095      	sub	sp, #84	; 0x54
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	330c      	adds	r3, #12
 8007b1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b22:	e853 3f00 	ldrex	r3, [r3]
 8007b26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	330c      	adds	r3, #12
 8007b36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b38:	643a      	str	r2, [r7, #64]	; 0x40
 8007b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b40:	e841 2300 	strex	r3, r2, [r1]
 8007b44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1e5      	bne.n	8007b18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	3314      	adds	r3, #20
 8007b52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	6a3b      	ldr	r3, [r7, #32]
 8007b56:	e853 3f00 	ldrex	r3, [r3]
 8007b5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	f023 0301 	bic.w	r3, r3, #1
 8007b62:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3314      	adds	r3, #20
 8007b6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b74:	e841 2300 	strex	r3, r2, [r1]
 8007b78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1e5      	bne.n	8007b4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d119      	bne.n	8007bbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	330c      	adds	r3, #12
 8007b8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	e853 3f00 	ldrex	r3, [r3]
 8007b96:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	f023 0310 	bic.w	r3, r3, #16
 8007b9e:	647b      	str	r3, [r7, #68]	; 0x44
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	330c      	adds	r3, #12
 8007ba6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ba8:	61ba      	str	r2, [r7, #24]
 8007baa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	6979      	ldr	r1, [r7, #20]
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	e841 2300 	strex	r3, r2, [r1]
 8007bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d1e5      	bne.n	8007b88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2220      	movs	r2, #32
 8007bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007bca:	bf00      	nop
 8007bcc:	3754      	adds	r7, #84	; 0x54
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr

08007bd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b084      	sub	sp, #16
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f7ff fd15 	bl	8007620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bf6:	bf00      	nop
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}

08007bfe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b085      	sub	sp, #20
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	2b21      	cmp	r3, #33	; 0x21
 8007c10:	d13e      	bne.n	8007c90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c1a:	d114      	bne.n	8007c46 <UART_Transmit_IT+0x48>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d110      	bne.n	8007c46 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	881b      	ldrh	r3, [r3, #0]
 8007c2e:	461a      	mov	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6a1b      	ldr	r3, [r3, #32]
 8007c3e:	1c9a      	adds	r2, r3, #2
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	621a      	str	r2, [r3, #32]
 8007c44:	e008      	b.n	8007c58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	1c59      	adds	r1, r3, #1
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	6211      	str	r1, [r2, #32]
 8007c50:	781a      	ldrb	r2, [r3, #0]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	4619      	mov	r1, r3
 8007c66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10f      	bne.n	8007c8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68da      	ldr	r2, [r3, #12]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e000      	b.n	8007c92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c90:	2302      	movs	r3, #2
  }
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68da      	ldr	r2, [r3, #12]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cb4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2220      	movs	r2, #32
 8007cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f7ff fc9a 	bl	80075f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3708      	adds	r7, #8
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b08c      	sub	sp, #48	; 0x30
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b22      	cmp	r3, #34	; 0x22
 8007ce0:	f040 80ab 	bne.w	8007e3a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cec:	d117      	bne.n	8007d1e <UART_Receive_IT+0x50>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d113      	bne.n	8007d1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d16:	1c9a      	adds	r2, r3, #2
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	629a      	str	r2, [r3, #40]	; 0x28
 8007d1c:	e026      	b.n	8007d6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007d24:	2300      	movs	r3, #0
 8007d26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d30:	d007      	beq.n	8007d42 <UART_Receive_IT+0x74>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10a      	bne.n	8007d50 <UART_Receive_IT+0x82>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d106      	bne.n	8007d50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d4c:	701a      	strb	r2, [r3, #0]
 8007d4e:	e008      	b.n	8007d62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d5c:	b2da      	uxtb	r2, r3
 8007d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	3b01      	subs	r3, #1
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	4619      	mov	r1, r3
 8007d7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d15a      	bne.n	8007e36 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0220 	bic.w	r2, r2, #32
 8007d8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	68da      	ldr	r2, [r3, #12]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	695a      	ldr	r2, [r3, #20]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f022 0201 	bic.w	r2, r2, #1
 8007dae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2220      	movs	r2, #32
 8007db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d135      	bne.n	8007e2c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	330c      	adds	r3, #12
 8007dcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	e853 3f00 	ldrex	r3, [r3]
 8007dd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f023 0310 	bic.w	r3, r3, #16
 8007ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	330c      	adds	r3, #12
 8007de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007de6:	623a      	str	r2, [r7, #32]
 8007de8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dea:	69f9      	ldr	r1, [r7, #28]
 8007dec:	6a3a      	ldr	r2, [r7, #32]
 8007dee:	e841 2300 	strex	r3, r2, [r1]
 8007df2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007df4:	69bb      	ldr	r3, [r7, #24]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d1e5      	bne.n	8007dc6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0310 	and.w	r3, r3, #16
 8007e04:	2b10      	cmp	r3, #16
 8007e06:	d10a      	bne.n	8007e1e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007e08:	2300      	movs	r3, #0
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	60fb      	str	r3, [r7, #12]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	60fb      	str	r3, [r7, #12]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e22:	4619      	mov	r1, r3
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f7ff fc05 	bl	8007634 <HAL_UARTEx_RxEventCallback>
 8007e2a:	e002      	b.n	8007e32 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f7fa f83b 	bl	8001ea8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e32:	2300      	movs	r3, #0
 8007e34:	e002      	b.n	8007e3c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	e000      	b.n	8007e3c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007e3a:	2302      	movs	r3, #2
  }
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3730      	adds	r7, #48	; 0x30
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	b09f      	sub	sp, #124	; 0x7c
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5a:	68d9      	ldr	r1, [r3, #12]
 8007e5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	ea40 0301 	orr.w	r3, r0, r1
 8007e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e68:	689a      	ldr	r2, [r3, #8]
 8007e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e72:	695b      	ldr	r3, [r3, #20]
 8007e74:	431a      	orrs	r2, r3
 8007e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e78:	69db      	ldr	r3, [r3, #28]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e88:	f021 010c 	bic.w	r1, r1, #12
 8007e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e92:	430b      	orrs	r3, r1
 8007e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea2:	6999      	ldr	r1, [r3, #24]
 8007ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	ea40 0301 	orr.w	r3, r0, r1
 8007eac:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	4bc5      	ldr	r3, [pc, #788]	; (80081c8 <UART_SetConfig+0x384>)
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d004      	beq.n	8007ec2 <UART_SetConfig+0x7e>
 8007eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	4bc3      	ldr	r3, [pc, #780]	; (80081cc <UART_SetConfig+0x388>)
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d103      	bne.n	8007eca <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ec2:	f7fe f99b 	bl	80061fc <HAL_RCC_GetPCLK2Freq>
 8007ec6:	6778      	str	r0, [r7, #116]	; 0x74
 8007ec8:	e002      	b.n	8007ed0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007eca:	f7fe f983 	bl	80061d4 <HAL_RCC_GetPCLK1Freq>
 8007ece:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ed8:	f040 80b6 	bne.w	8008048 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ede:	461c      	mov	r4, r3
 8007ee0:	f04f 0500 	mov.w	r5, #0
 8007ee4:	4622      	mov	r2, r4
 8007ee6:	462b      	mov	r3, r5
 8007ee8:	1891      	adds	r1, r2, r2
 8007eea:	6439      	str	r1, [r7, #64]	; 0x40
 8007eec:	415b      	adcs	r3, r3
 8007eee:	647b      	str	r3, [r7, #68]	; 0x44
 8007ef0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007ef4:	1912      	adds	r2, r2, r4
 8007ef6:	eb45 0303 	adc.w	r3, r5, r3
 8007efa:	f04f 0000 	mov.w	r0, #0
 8007efe:	f04f 0100 	mov.w	r1, #0
 8007f02:	00d9      	lsls	r1, r3, #3
 8007f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f08:	00d0      	lsls	r0, r2, #3
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	1911      	adds	r1, r2, r4
 8007f10:	6639      	str	r1, [r7, #96]	; 0x60
 8007f12:	416b      	adcs	r3, r5
 8007f14:	667b      	str	r3, [r7, #100]	; 0x64
 8007f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	f04f 0300 	mov.w	r3, #0
 8007f20:	1891      	adds	r1, r2, r2
 8007f22:	63b9      	str	r1, [r7, #56]	; 0x38
 8007f24:	415b      	adcs	r3, r3
 8007f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007f28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007f2c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007f30:	f7f8 fe92 	bl	8000c58 <__aeabi_uldivmod>
 8007f34:	4602      	mov	r2, r0
 8007f36:	460b      	mov	r3, r1
 8007f38:	4ba5      	ldr	r3, [pc, #660]	; (80081d0 <UART_SetConfig+0x38c>)
 8007f3a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f3e:	095b      	lsrs	r3, r3, #5
 8007f40:	011e      	lsls	r6, r3, #4
 8007f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007f44:	461c      	mov	r4, r3
 8007f46:	f04f 0500 	mov.w	r5, #0
 8007f4a:	4622      	mov	r2, r4
 8007f4c:	462b      	mov	r3, r5
 8007f4e:	1891      	adds	r1, r2, r2
 8007f50:	6339      	str	r1, [r7, #48]	; 0x30
 8007f52:	415b      	adcs	r3, r3
 8007f54:	637b      	str	r3, [r7, #52]	; 0x34
 8007f56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007f5a:	1912      	adds	r2, r2, r4
 8007f5c:	eb45 0303 	adc.w	r3, r5, r3
 8007f60:	f04f 0000 	mov.w	r0, #0
 8007f64:	f04f 0100 	mov.w	r1, #0
 8007f68:	00d9      	lsls	r1, r3, #3
 8007f6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f6e:	00d0      	lsls	r0, r2, #3
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	1911      	adds	r1, r2, r4
 8007f76:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f78:	416b      	adcs	r3, r5
 8007f7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	461a      	mov	r2, r3
 8007f82:	f04f 0300 	mov.w	r3, #0
 8007f86:	1891      	adds	r1, r2, r2
 8007f88:	62b9      	str	r1, [r7, #40]	; 0x28
 8007f8a:	415b      	adcs	r3, r3
 8007f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007f92:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007f96:	f7f8 fe5f 	bl	8000c58 <__aeabi_uldivmod>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4b8c      	ldr	r3, [pc, #560]	; (80081d0 <UART_SetConfig+0x38c>)
 8007fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8007fa4:	095b      	lsrs	r3, r3, #5
 8007fa6:	2164      	movs	r1, #100	; 0x64
 8007fa8:	fb01 f303 	mul.w	r3, r1, r3
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	00db      	lsls	r3, r3, #3
 8007fb0:	3332      	adds	r3, #50	; 0x32
 8007fb2:	4a87      	ldr	r2, [pc, #540]	; (80081d0 <UART_SetConfig+0x38c>)
 8007fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fb8:	095b      	lsrs	r3, r3, #5
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007fc0:	441e      	add	r6, r3
 8007fc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f04f 0100 	mov.w	r1, #0
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	1894      	adds	r4, r2, r2
 8007fd0:	623c      	str	r4, [r7, #32]
 8007fd2:	415b      	adcs	r3, r3
 8007fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8007fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007fda:	1812      	adds	r2, r2, r0
 8007fdc:	eb41 0303 	adc.w	r3, r1, r3
 8007fe0:	f04f 0400 	mov.w	r4, #0
 8007fe4:	f04f 0500 	mov.w	r5, #0
 8007fe8:	00dd      	lsls	r5, r3, #3
 8007fea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007fee:	00d4      	lsls	r4, r2, #3
 8007ff0:	4622      	mov	r2, r4
 8007ff2:	462b      	mov	r3, r5
 8007ff4:	1814      	adds	r4, r2, r0
 8007ff6:	653c      	str	r4, [r7, #80]	; 0x50
 8007ff8:	414b      	adcs	r3, r1
 8007ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8007ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	461a      	mov	r2, r3
 8008002:	f04f 0300 	mov.w	r3, #0
 8008006:	1891      	adds	r1, r2, r2
 8008008:	61b9      	str	r1, [r7, #24]
 800800a:	415b      	adcs	r3, r3
 800800c:	61fb      	str	r3, [r7, #28]
 800800e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008012:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008016:	f7f8 fe1f 	bl	8000c58 <__aeabi_uldivmod>
 800801a:	4602      	mov	r2, r0
 800801c:	460b      	mov	r3, r1
 800801e:	4b6c      	ldr	r3, [pc, #432]	; (80081d0 <UART_SetConfig+0x38c>)
 8008020:	fba3 1302 	umull	r1, r3, r3, r2
 8008024:	095b      	lsrs	r3, r3, #5
 8008026:	2164      	movs	r1, #100	; 0x64
 8008028:	fb01 f303 	mul.w	r3, r1, r3
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	00db      	lsls	r3, r3, #3
 8008030:	3332      	adds	r3, #50	; 0x32
 8008032:	4a67      	ldr	r2, [pc, #412]	; (80081d0 <UART_SetConfig+0x38c>)
 8008034:	fba2 2303 	umull	r2, r3, r2, r3
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	f003 0207 	and.w	r2, r3, #7
 800803e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4432      	add	r2, r6
 8008044:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008046:	e0b9      	b.n	80081bc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008048:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800804a:	461c      	mov	r4, r3
 800804c:	f04f 0500 	mov.w	r5, #0
 8008050:	4622      	mov	r2, r4
 8008052:	462b      	mov	r3, r5
 8008054:	1891      	adds	r1, r2, r2
 8008056:	6139      	str	r1, [r7, #16]
 8008058:	415b      	adcs	r3, r3
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008060:	1912      	adds	r2, r2, r4
 8008062:	eb45 0303 	adc.w	r3, r5, r3
 8008066:	f04f 0000 	mov.w	r0, #0
 800806a:	f04f 0100 	mov.w	r1, #0
 800806e:	00d9      	lsls	r1, r3, #3
 8008070:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008074:	00d0      	lsls	r0, r2, #3
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	eb12 0804 	adds.w	r8, r2, r4
 800807e:	eb43 0905 	adc.w	r9, r3, r5
 8008082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4618      	mov	r0, r3
 8008088:	f04f 0100 	mov.w	r1, #0
 800808c:	f04f 0200 	mov.w	r2, #0
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	008b      	lsls	r3, r1, #2
 8008096:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800809a:	0082      	lsls	r2, r0, #2
 800809c:	4640      	mov	r0, r8
 800809e:	4649      	mov	r1, r9
 80080a0:	f7f8 fdda 	bl	8000c58 <__aeabi_uldivmod>
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4b49      	ldr	r3, [pc, #292]	; (80081d0 <UART_SetConfig+0x38c>)
 80080aa:	fba3 2302 	umull	r2, r3, r3, r2
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	011e      	lsls	r6, r3, #4
 80080b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080b4:	4618      	mov	r0, r3
 80080b6:	f04f 0100 	mov.w	r1, #0
 80080ba:	4602      	mov	r2, r0
 80080bc:	460b      	mov	r3, r1
 80080be:	1894      	adds	r4, r2, r2
 80080c0:	60bc      	str	r4, [r7, #8]
 80080c2:	415b      	adcs	r3, r3
 80080c4:	60fb      	str	r3, [r7, #12]
 80080c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80080ca:	1812      	adds	r2, r2, r0
 80080cc:	eb41 0303 	adc.w	r3, r1, r3
 80080d0:	f04f 0400 	mov.w	r4, #0
 80080d4:	f04f 0500 	mov.w	r5, #0
 80080d8:	00dd      	lsls	r5, r3, #3
 80080da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080de:	00d4      	lsls	r4, r2, #3
 80080e0:	4622      	mov	r2, r4
 80080e2:	462b      	mov	r3, r5
 80080e4:	1814      	adds	r4, r2, r0
 80080e6:	64bc      	str	r4, [r7, #72]	; 0x48
 80080e8:	414b      	adcs	r3, r1
 80080ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80080ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f04f 0100 	mov.w	r1, #0
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	f04f 0300 	mov.w	r3, #0
 80080fe:	008b      	lsls	r3, r1, #2
 8008100:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008104:	0082      	lsls	r2, r0, #2
 8008106:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800810a:	f7f8 fda5 	bl	8000c58 <__aeabi_uldivmod>
 800810e:	4602      	mov	r2, r0
 8008110:	460b      	mov	r3, r1
 8008112:	4b2f      	ldr	r3, [pc, #188]	; (80081d0 <UART_SetConfig+0x38c>)
 8008114:	fba3 1302 	umull	r1, r3, r3, r2
 8008118:	095b      	lsrs	r3, r3, #5
 800811a:	2164      	movs	r1, #100	; 0x64
 800811c:	fb01 f303 	mul.w	r3, r1, r3
 8008120:	1ad3      	subs	r3, r2, r3
 8008122:	011b      	lsls	r3, r3, #4
 8008124:	3332      	adds	r3, #50	; 0x32
 8008126:	4a2a      	ldr	r2, [pc, #168]	; (80081d0 <UART_SetConfig+0x38c>)
 8008128:	fba2 2303 	umull	r2, r3, r2, r3
 800812c:	095b      	lsrs	r3, r3, #5
 800812e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008132:	441e      	add	r6, r3
 8008134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008136:	4618      	mov	r0, r3
 8008138:	f04f 0100 	mov.w	r1, #0
 800813c:	4602      	mov	r2, r0
 800813e:	460b      	mov	r3, r1
 8008140:	1894      	adds	r4, r2, r2
 8008142:	603c      	str	r4, [r7, #0]
 8008144:	415b      	adcs	r3, r3
 8008146:	607b      	str	r3, [r7, #4]
 8008148:	e9d7 2300 	ldrd	r2, r3, [r7]
 800814c:	1812      	adds	r2, r2, r0
 800814e:	eb41 0303 	adc.w	r3, r1, r3
 8008152:	f04f 0400 	mov.w	r4, #0
 8008156:	f04f 0500 	mov.w	r5, #0
 800815a:	00dd      	lsls	r5, r3, #3
 800815c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008160:	00d4      	lsls	r4, r2, #3
 8008162:	4622      	mov	r2, r4
 8008164:	462b      	mov	r3, r5
 8008166:	eb12 0a00 	adds.w	sl, r2, r0
 800816a:	eb43 0b01 	adc.w	fp, r3, r1
 800816e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	4618      	mov	r0, r3
 8008174:	f04f 0100 	mov.w	r1, #0
 8008178:	f04f 0200 	mov.w	r2, #0
 800817c:	f04f 0300 	mov.w	r3, #0
 8008180:	008b      	lsls	r3, r1, #2
 8008182:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008186:	0082      	lsls	r2, r0, #2
 8008188:	4650      	mov	r0, sl
 800818a:	4659      	mov	r1, fp
 800818c:	f7f8 fd64 	bl	8000c58 <__aeabi_uldivmod>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4b0e      	ldr	r3, [pc, #56]	; (80081d0 <UART_SetConfig+0x38c>)
 8008196:	fba3 1302 	umull	r1, r3, r3, r2
 800819a:	095b      	lsrs	r3, r3, #5
 800819c:	2164      	movs	r1, #100	; 0x64
 800819e:	fb01 f303 	mul.w	r3, r1, r3
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	3332      	adds	r3, #50	; 0x32
 80081a8:	4a09      	ldr	r2, [pc, #36]	; (80081d0 <UART_SetConfig+0x38c>)
 80081aa:	fba2 2303 	umull	r2, r3, r2, r3
 80081ae:	095b      	lsrs	r3, r3, #5
 80081b0:	f003 020f 	and.w	r2, r3, #15
 80081b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4432      	add	r2, r6
 80081ba:	609a      	str	r2, [r3, #8]
}
 80081bc:	bf00      	nop
 80081be:	377c      	adds	r7, #124	; 0x7c
 80081c0:	46bd      	mov	sp, r7
 80081c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c6:	bf00      	nop
 80081c8:	40011000 	.word	0x40011000
 80081cc:	40011400 	.word	0x40011400
 80081d0:	51eb851f 	.word	0x51eb851f

080081d4 <__errno>:
 80081d4:	4b01      	ldr	r3, [pc, #4]	; (80081dc <__errno+0x8>)
 80081d6:	6818      	ldr	r0, [r3, #0]
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	2000000c 	.word	0x2000000c

080081e0 <__libc_init_array>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	4d0d      	ldr	r5, [pc, #52]	; (8008218 <__libc_init_array+0x38>)
 80081e4:	4c0d      	ldr	r4, [pc, #52]	; (800821c <__libc_init_array+0x3c>)
 80081e6:	1b64      	subs	r4, r4, r5
 80081e8:	10a4      	asrs	r4, r4, #2
 80081ea:	2600      	movs	r6, #0
 80081ec:	42a6      	cmp	r6, r4
 80081ee:	d109      	bne.n	8008204 <__libc_init_array+0x24>
 80081f0:	4d0b      	ldr	r5, [pc, #44]	; (8008220 <__libc_init_array+0x40>)
 80081f2:	4c0c      	ldr	r4, [pc, #48]	; (8008224 <__libc_init_array+0x44>)
 80081f4:	f003 f92e 	bl	800b454 <_init>
 80081f8:	1b64      	subs	r4, r4, r5
 80081fa:	10a4      	asrs	r4, r4, #2
 80081fc:	2600      	movs	r6, #0
 80081fe:	42a6      	cmp	r6, r4
 8008200:	d105      	bne.n	800820e <__libc_init_array+0x2e>
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	f855 3b04 	ldr.w	r3, [r5], #4
 8008208:	4798      	blx	r3
 800820a:	3601      	adds	r6, #1
 800820c:	e7ee      	b.n	80081ec <__libc_init_array+0xc>
 800820e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008212:	4798      	blx	r3
 8008214:	3601      	adds	r6, #1
 8008216:	e7f2      	b.n	80081fe <__libc_init_array+0x1e>
 8008218:	0800b928 	.word	0x0800b928
 800821c:	0800b928 	.word	0x0800b928
 8008220:	0800b928 	.word	0x0800b928
 8008224:	0800b92c 	.word	0x0800b92c

08008228 <memset>:
 8008228:	4402      	add	r2, r0
 800822a:	4603      	mov	r3, r0
 800822c:	4293      	cmp	r3, r2
 800822e:	d100      	bne.n	8008232 <memset+0xa>
 8008230:	4770      	bx	lr
 8008232:	f803 1b01 	strb.w	r1, [r3], #1
 8008236:	e7f9      	b.n	800822c <memset+0x4>

08008238 <__cvt>:
 8008238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	ec55 4b10 	vmov	r4, r5, d0
 8008240:	2d00      	cmp	r5, #0
 8008242:	460e      	mov	r6, r1
 8008244:	4619      	mov	r1, r3
 8008246:	462b      	mov	r3, r5
 8008248:	bfbb      	ittet	lt
 800824a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800824e:	461d      	movlt	r5, r3
 8008250:	2300      	movge	r3, #0
 8008252:	232d      	movlt	r3, #45	; 0x2d
 8008254:	700b      	strb	r3, [r1, #0]
 8008256:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008258:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800825c:	4691      	mov	r9, r2
 800825e:	f023 0820 	bic.w	r8, r3, #32
 8008262:	bfbc      	itt	lt
 8008264:	4622      	movlt	r2, r4
 8008266:	4614      	movlt	r4, r2
 8008268:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800826c:	d005      	beq.n	800827a <__cvt+0x42>
 800826e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008272:	d100      	bne.n	8008276 <__cvt+0x3e>
 8008274:	3601      	adds	r6, #1
 8008276:	2102      	movs	r1, #2
 8008278:	e000      	b.n	800827c <__cvt+0x44>
 800827a:	2103      	movs	r1, #3
 800827c:	ab03      	add	r3, sp, #12
 800827e:	9301      	str	r3, [sp, #4]
 8008280:	ab02      	add	r3, sp, #8
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	ec45 4b10 	vmov	d0, r4, r5
 8008288:	4653      	mov	r3, sl
 800828a:	4632      	mov	r2, r6
 800828c:	f000 fcec 	bl	8008c68 <_dtoa_r>
 8008290:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008294:	4607      	mov	r7, r0
 8008296:	d102      	bne.n	800829e <__cvt+0x66>
 8008298:	f019 0f01 	tst.w	r9, #1
 800829c:	d022      	beq.n	80082e4 <__cvt+0xac>
 800829e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082a2:	eb07 0906 	add.w	r9, r7, r6
 80082a6:	d110      	bne.n	80082ca <__cvt+0x92>
 80082a8:	783b      	ldrb	r3, [r7, #0]
 80082aa:	2b30      	cmp	r3, #48	; 0x30
 80082ac:	d10a      	bne.n	80082c4 <__cvt+0x8c>
 80082ae:	2200      	movs	r2, #0
 80082b0:	2300      	movs	r3, #0
 80082b2:	4620      	mov	r0, r4
 80082b4:	4629      	mov	r1, r5
 80082b6:	f7f8 fc0f 	bl	8000ad8 <__aeabi_dcmpeq>
 80082ba:	b918      	cbnz	r0, 80082c4 <__cvt+0x8c>
 80082bc:	f1c6 0601 	rsb	r6, r6, #1
 80082c0:	f8ca 6000 	str.w	r6, [sl]
 80082c4:	f8da 3000 	ldr.w	r3, [sl]
 80082c8:	4499      	add	r9, r3
 80082ca:	2200      	movs	r2, #0
 80082cc:	2300      	movs	r3, #0
 80082ce:	4620      	mov	r0, r4
 80082d0:	4629      	mov	r1, r5
 80082d2:	f7f8 fc01 	bl	8000ad8 <__aeabi_dcmpeq>
 80082d6:	b108      	cbz	r0, 80082dc <__cvt+0xa4>
 80082d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80082dc:	2230      	movs	r2, #48	; 0x30
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	454b      	cmp	r3, r9
 80082e2:	d307      	bcc.n	80082f4 <__cvt+0xbc>
 80082e4:	9b03      	ldr	r3, [sp, #12]
 80082e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082e8:	1bdb      	subs	r3, r3, r7
 80082ea:	4638      	mov	r0, r7
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	b004      	add	sp, #16
 80082f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082f4:	1c59      	adds	r1, r3, #1
 80082f6:	9103      	str	r1, [sp, #12]
 80082f8:	701a      	strb	r2, [r3, #0]
 80082fa:	e7f0      	b.n	80082de <__cvt+0xa6>

080082fc <__exponent>:
 80082fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082fe:	4603      	mov	r3, r0
 8008300:	2900      	cmp	r1, #0
 8008302:	bfb8      	it	lt
 8008304:	4249      	neglt	r1, r1
 8008306:	f803 2b02 	strb.w	r2, [r3], #2
 800830a:	bfb4      	ite	lt
 800830c:	222d      	movlt	r2, #45	; 0x2d
 800830e:	222b      	movge	r2, #43	; 0x2b
 8008310:	2909      	cmp	r1, #9
 8008312:	7042      	strb	r2, [r0, #1]
 8008314:	dd2a      	ble.n	800836c <__exponent+0x70>
 8008316:	f10d 0407 	add.w	r4, sp, #7
 800831a:	46a4      	mov	ip, r4
 800831c:	270a      	movs	r7, #10
 800831e:	46a6      	mov	lr, r4
 8008320:	460a      	mov	r2, r1
 8008322:	fb91 f6f7 	sdiv	r6, r1, r7
 8008326:	fb07 1516 	mls	r5, r7, r6, r1
 800832a:	3530      	adds	r5, #48	; 0x30
 800832c:	2a63      	cmp	r2, #99	; 0x63
 800832e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008332:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008336:	4631      	mov	r1, r6
 8008338:	dcf1      	bgt.n	800831e <__exponent+0x22>
 800833a:	3130      	adds	r1, #48	; 0x30
 800833c:	f1ae 0502 	sub.w	r5, lr, #2
 8008340:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008344:	1c44      	adds	r4, r0, #1
 8008346:	4629      	mov	r1, r5
 8008348:	4561      	cmp	r1, ip
 800834a:	d30a      	bcc.n	8008362 <__exponent+0x66>
 800834c:	f10d 0209 	add.w	r2, sp, #9
 8008350:	eba2 020e 	sub.w	r2, r2, lr
 8008354:	4565      	cmp	r5, ip
 8008356:	bf88      	it	hi
 8008358:	2200      	movhi	r2, #0
 800835a:	4413      	add	r3, r2
 800835c:	1a18      	subs	r0, r3, r0
 800835e:	b003      	add	sp, #12
 8008360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008362:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008366:	f804 2f01 	strb.w	r2, [r4, #1]!
 800836a:	e7ed      	b.n	8008348 <__exponent+0x4c>
 800836c:	2330      	movs	r3, #48	; 0x30
 800836e:	3130      	adds	r1, #48	; 0x30
 8008370:	7083      	strb	r3, [r0, #2]
 8008372:	70c1      	strb	r1, [r0, #3]
 8008374:	1d03      	adds	r3, r0, #4
 8008376:	e7f1      	b.n	800835c <__exponent+0x60>

08008378 <_printf_float>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	ed2d 8b02 	vpush	{d8}
 8008380:	b08d      	sub	sp, #52	; 0x34
 8008382:	460c      	mov	r4, r1
 8008384:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008388:	4616      	mov	r6, r2
 800838a:	461f      	mov	r7, r3
 800838c:	4605      	mov	r5, r0
 800838e:	f001 fa57 	bl	8009840 <_localeconv_r>
 8008392:	f8d0 a000 	ldr.w	sl, [r0]
 8008396:	4650      	mov	r0, sl
 8008398:	f7f7 ff22 	bl	80001e0 <strlen>
 800839c:	2300      	movs	r3, #0
 800839e:	930a      	str	r3, [sp, #40]	; 0x28
 80083a0:	6823      	ldr	r3, [r4, #0]
 80083a2:	9305      	str	r3, [sp, #20]
 80083a4:	f8d8 3000 	ldr.w	r3, [r8]
 80083a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80083ac:	3307      	adds	r3, #7
 80083ae:	f023 0307 	bic.w	r3, r3, #7
 80083b2:	f103 0208 	add.w	r2, r3, #8
 80083b6:	f8c8 2000 	str.w	r2, [r8]
 80083ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083be:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80083c2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80083c6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083ca:	9307      	str	r3, [sp, #28]
 80083cc:	f8cd 8018 	str.w	r8, [sp, #24]
 80083d0:	ee08 0a10 	vmov	s16, r0
 80083d4:	4b9f      	ldr	r3, [pc, #636]	; (8008654 <_printf_float+0x2dc>)
 80083d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083da:	f04f 32ff 	mov.w	r2, #4294967295
 80083de:	f7f8 fbad 	bl	8000b3c <__aeabi_dcmpun>
 80083e2:	bb88      	cbnz	r0, 8008448 <_printf_float+0xd0>
 80083e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083e8:	4b9a      	ldr	r3, [pc, #616]	; (8008654 <_printf_float+0x2dc>)
 80083ea:	f04f 32ff 	mov.w	r2, #4294967295
 80083ee:	f7f8 fb87 	bl	8000b00 <__aeabi_dcmple>
 80083f2:	bb48      	cbnz	r0, 8008448 <_printf_float+0xd0>
 80083f4:	2200      	movs	r2, #0
 80083f6:	2300      	movs	r3, #0
 80083f8:	4640      	mov	r0, r8
 80083fa:	4649      	mov	r1, r9
 80083fc:	f7f8 fb76 	bl	8000aec <__aeabi_dcmplt>
 8008400:	b110      	cbz	r0, 8008408 <_printf_float+0x90>
 8008402:	232d      	movs	r3, #45	; 0x2d
 8008404:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008408:	4b93      	ldr	r3, [pc, #588]	; (8008658 <_printf_float+0x2e0>)
 800840a:	4894      	ldr	r0, [pc, #592]	; (800865c <_printf_float+0x2e4>)
 800840c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008410:	bf94      	ite	ls
 8008412:	4698      	movls	r8, r3
 8008414:	4680      	movhi	r8, r0
 8008416:	2303      	movs	r3, #3
 8008418:	6123      	str	r3, [r4, #16]
 800841a:	9b05      	ldr	r3, [sp, #20]
 800841c:	f023 0204 	bic.w	r2, r3, #4
 8008420:	6022      	str	r2, [r4, #0]
 8008422:	f04f 0900 	mov.w	r9, #0
 8008426:	9700      	str	r7, [sp, #0]
 8008428:	4633      	mov	r3, r6
 800842a:	aa0b      	add	r2, sp, #44	; 0x2c
 800842c:	4621      	mov	r1, r4
 800842e:	4628      	mov	r0, r5
 8008430:	f000 f9d8 	bl	80087e4 <_printf_common>
 8008434:	3001      	adds	r0, #1
 8008436:	f040 8090 	bne.w	800855a <_printf_float+0x1e2>
 800843a:	f04f 30ff 	mov.w	r0, #4294967295
 800843e:	b00d      	add	sp, #52	; 0x34
 8008440:	ecbd 8b02 	vpop	{d8}
 8008444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008448:	4642      	mov	r2, r8
 800844a:	464b      	mov	r3, r9
 800844c:	4640      	mov	r0, r8
 800844e:	4649      	mov	r1, r9
 8008450:	f7f8 fb74 	bl	8000b3c <__aeabi_dcmpun>
 8008454:	b140      	cbz	r0, 8008468 <_printf_float+0xf0>
 8008456:	464b      	mov	r3, r9
 8008458:	2b00      	cmp	r3, #0
 800845a:	bfbc      	itt	lt
 800845c:	232d      	movlt	r3, #45	; 0x2d
 800845e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008462:	487f      	ldr	r0, [pc, #508]	; (8008660 <_printf_float+0x2e8>)
 8008464:	4b7f      	ldr	r3, [pc, #508]	; (8008664 <_printf_float+0x2ec>)
 8008466:	e7d1      	b.n	800840c <_printf_float+0x94>
 8008468:	6863      	ldr	r3, [r4, #4]
 800846a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800846e:	9206      	str	r2, [sp, #24]
 8008470:	1c5a      	adds	r2, r3, #1
 8008472:	d13f      	bne.n	80084f4 <_printf_float+0x17c>
 8008474:	2306      	movs	r3, #6
 8008476:	6063      	str	r3, [r4, #4]
 8008478:	9b05      	ldr	r3, [sp, #20]
 800847a:	6861      	ldr	r1, [r4, #4]
 800847c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008480:	2300      	movs	r3, #0
 8008482:	9303      	str	r3, [sp, #12]
 8008484:	ab0a      	add	r3, sp, #40	; 0x28
 8008486:	e9cd b301 	strd	fp, r3, [sp, #4]
 800848a:	ab09      	add	r3, sp, #36	; 0x24
 800848c:	ec49 8b10 	vmov	d0, r8, r9
 8008490:	9300      	str	r3, [sp, #0]
 8008492:	6022      	str	r2, [r4, #0]
 8008494:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008498:	4628      	mov	r0, r5
 800849a:	f7ff fecd 	bl	8008238 <__cvt>
 800849e:	9b06      	ldr	r3, [sp, #24]
 80084a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084a2:	2b47      	cmp	r3, #71	; 0x47
 80084a4:	4680      	mov	r8, r0
 80084a6:	d108      	bne.n	80084ba <_printf_float+0x142>
 80084a8:	1cc8      	adds	r0, r1, #3
 80084aa:	db02      	blt.n	80084b2 <_printf_float+0x13a>
 80084ac:	6863      	ldr	r3, [r4, #4]
 80084ae:	4299      	cmp	r1, r3
 80084b0:	dd41      	ble.n	8008536 <_printf_float+0x1be>
 80084b2:	f1ab 0b02 	sub.w	fp, fp, #2
 80084b6:	fa5f fb8b 	uxtb.w	fp, fp
 80084ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084be:	d820      	bhi.n	8008502 <_printf_float+0x18a>
 80084c0:	3901      	subs	r1, #1
 80084c2:	465a      	mov	r2, fp
 80084c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80084c8:	9109      	str	r1, [sp, #36]	; 0x24
 80084ca:	f7ff ff17 	bl	80082fc <__exponent>
 80084ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084d0:	1813      	adds	r3, r2, r0
 80084d2:	2a01      	cmp	r2, #1
 80084d4:	4681      	mov	r9, r0
 80084d6:	6123      	str	r3, [r4, #16]
 80084d8:	dc02      	bgt.n	80084e0 <_printf_float+0x168>
 80084da:	6822      	ldr	r2, [r4, #0]
 80084dc:	07d2      	lsls	r2, r2, #31
 80084de:	d501      	bpl.n	80084e4 <_printf_float+0x16c>
 80084e0:	3301      	adds	r3, #1
 80084e2:	6123      	str	r3, [r4, #16]
 80084e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d09c      	beq.n	8008426 <_printf_float+0xae>
 80084ec:	232d      	movs	r3, #45	; 0x2d
 80084ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084f2:	e798      	b.n	8008426 <_printf_float+0xae>
 80084f4:	9a06      	ldr	r2, [sp, #24]
 80084f6:	2a47      	cmp	r2, #71	; 0x47
 80084f8:	d1be      	bne.n	8008478 <_printf_float+0x100>
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1bc      	bne.n	8008478 <_printf_float+0x100>
 80084fe:	2301      	movs	r3, #1
 8008500:	e7b9      	b.n	8008476 <_printf_float+0xfe>
 8008502:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008506:	d118      	bne.n	800853a <_printf_float+0x1c2>
 8008508:	2900      	cmp	r1, #0
 800850a:	6863      	ldr	r3, [r4, #4]
 800850c:	dd0b      	ble.n	8008526 <_printf_float+0x1ae>
 800850e:	6121      	str	r1, [r4, #16]
 8008510:	b913      	cbnz	r3, 8008518 <_printf_float+0x1a0>
 8008512:	6822      	ldr	r2, [r4, #0]
 8008514:	07d0      	lsls	r0, r2, #31
 8008516:	d502      	bpl.n	800851e <_printf_float+0x1a6>
 8008518:	3301      	adds	r3, #1
 800851a:	440b      	add	r3, r1
 800851c:	6123      	str	r3, [r4, #16]
 800851e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008520:	f04f 0900 	mov.w	r9, #0
 8008524:	e7de      	b.n	80084e4 <_printf_float+0x16c>
 8008526:	b913      	cbnz	r3, 800852e <_printf_float+0x1b6>
 8008528:	6822      	ldr	r2, [r4, #0]
 800852a:	07d2      	lsls	r2, r2, #31
 800852c:	d501      	bpl.n	8008532 <_printf_float+0x1ba>
 800852e:	3302      	adds	r3, #2
 8008530:	e7f4      	b.n	800851c <_printf_float+0x1a4>
 8008532:	2301      	movs	r3, #1
 8008534:	e7f2      	b.n	800851c <_printf_float+0x1a4>
 8008536:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800853a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800853c:	4299      	cmp	r1, r3
 800853e:	db05      	blt.n	800854c <_printf_float+0x1d4>
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	6121      	str	r1, [r4, #16]
 8008544:	07d8      	lsls	r0, r3, #31
 8008546:	d5ea      	bpl.n	800851e <_printf_float+0x1a6>
 8008548:	1c4b      	adds	r3, r1, #1
 800854a:	e7e7      	b.n	800851c <_printf_float+0x1a4>
 800854c:	2900      	cmp	r1, #0
 800854e:	bfd4      	ite	le
 8008550:	f1c1 0202 	rsble	r2, r1, #2
 8008554:	2201      	movgt	r2, #1
 8008556:	4413      	add	r3, r2
 8008558:	e7e0      	b.n	800851c <_printf_float+0x1a4>
 800855a:	6823      	ldr	r3, [r4, #0]
 800855c:	055a      	lsls	r2, r3, #21
 800855e:	d407      	bmi.n	8008570 <_printf_float+0x1f8>
 8008560:	6923      	ldr	r3, [r4, #16]
 8008562:	4642      	mov	r2, r8
 8008564:	4631      	mov	r1, r6
 8008566:	4628      	mov	r0, r5
 8008568:	47b8      	blx	r7
 800856a:	3001      	adds	r0, #1
 800856c:	d12c      	bne.n	80085c8 <_printf_float+0x250>
 800856e:	e764      	b.n	800843a <_printf_float+0xc2>
 8008570:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008574:	f240 80e0 	bls.w	8008738 <_printf_float+0x3c0>
 8008578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800857c:	2200      	movs	r2, #0
 800857e:	2300      	movs	r3, #0
 8008580:	f7f8 faaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8008584:	2800      	cmp	r0, #0
 8008586:	d034      	beq.n	80085f2 <_printf_float+0x27a>
 8008588:	4a37      	ldr	r2, [pc, #220]	; (8008668 <_printf_float+0x2f0>)
 800858a:	2301      	movs	r3, #1
 800858c:	4631      	mov	r1, r6
 800858e:	4628      	mov	r0, r5
 8008590:	47b8      	blx	r7
 8008592:	3001      	adds	r0, #1
 8008594:	f43f af51 	beq.w	800843a <_printf_float+0xc2>
 8008598:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800859c:	429a      	cmp	r2, r3
 800859e:	db02      	blt.n	80085a6 <_printf_float+0x22e>
 80085a0:	6823      	ldr	r3, [r4, #0]
 80085a2:	07d8      	lsls	r0, r3, #31
 80085a4:	d510      	bpl.n	80085c8 <_printf_float+0x250>
 80085a6:	ee18 3a10 	vmov	r3, s16
 80085aa:	4652      	mov	r2, sl
 80085ac:	4631      	mov	r1, r6
 80085ae:	4628      	mov	r0, r5
 80085b0:	47b8      	blx	r7
 80085b2:	3001      	adds	r0, #1
 80085b4:	f43f af41 	beq.w	800843a <_printf_float+0xc2>
 80085b8:	f04f 0800 	mov.w	r8, #0
 80085bc:	f104 091a 	add.w	r9, r4, #26
 80085c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085c2:	3b01      	subs	r3, #1
 80085c4:	4543      	cmp	r3, r8
 80085c6:	dc09      	bgt.n	80085dc <_printf_float+0x264>
 80085c8:	6823      	ldr	r3, [r4, #0]
 80085ca:	079b      	lsls	r3, r3, #30
 80085cc:	f100 8105 	bmi.w	80087da <_printf_float+0x462>
 80085d0:	68e0      	ldr	r0, [r4, #12]
 80085d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085d4:	4298      	cmp	r0, r3
 80085d6:	bfb8      	it	lt
 80085d8:	4618      	movlt	r0, r3
 80085da:	e730      	b.n	800843e <_printf_float+0xc6>
 80085dc:	2301      	movs	r3, #1
 80085de:	464a      	mov	r2, r9
 80085e0:	4631      	mov	r1, r6
 80085e2:	4628      	mov	r0, r5
 80085e4:	47b8      	blx	r7
 80085e6:	3001      	adds	r0, #1
 80085e8:	f43f af27 	beq.w	800843a <_printf_float+0xc2>
 80085ec:	f108 0801 	add.w	r8, r8, #1
 80085f0:	e7e6      	b.n	80085c0 <_printf_float+0x248>
 80085f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	dc39      	bgt.n	800866c <_printf_float+0x2f4>
 80085f8:	4a1b      	ldr	r2, [pc, #108]	; (8008668 <_printf_float+0x2f0>)
 80085fa:	2301      	movs	r3, #1
 80085fc:	4631      	mov	r1, r6
 80085fe:	4628      	mov	r0, r5
 8008600:	47b8      	blx	r7
 8008602:	3001      	adds	r0, #1
 8008604:	f43f af19 	beq.w	800843a <_printf_float+0xc2>
 8008608:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800860c:	4313      	orrs	r3, r2
 800860e:	d102      	bne.n	8008616 <_printf_float+0x29e>
 8008610:	6823      	ldr	r3, [r4, #0]
 8008612:	07d9      	lsls	r1, r3, #31
 8008614:	d5d8      	bpl.n	80085c8 <_printf_float+0x250>
 8008616:	ee18 3a10 	vmov	r3, s16
 800861a:	4652      	mov	r2, sl
 800861c:	4631      	mov	r1, r6
 800861e:	4628      	mov	r0, r5
 8008620:	47b8      	blx	r7
 8008622:	3001      	adds	r0, #1
 8008624:	f43f af09 	beq.w	800843a <_printf_float+0xc2>
 8008628:	f04f 0900 	mov.w	r9, #0
 800862c:	f104 0a1a 	add.w	sl, r4, #26
 8008630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008632:	425b      	negs	r3, r3
 8008634:	454b      	cmp	r3, r9
 8008636:	dc01      	bgt.n	800863c <_printf_float+0x2c4>
 8008638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800863a:	e792      	b.n	8008562 <_printf_float+0x1ea>
 800863c:	2301      	movs	r3, #1
 800863e:	4652      	mov	r2, sl
 8008640:	4631      	mov	r1, r6
 8008642:	4628      	mov	r0, r5
 8008644:	47b8      	blx	r7
 8008646:	3001      	adds	r0, #1
 8008648:	f43f aef7 	beq.w	800843a <_printf_float+0xc2>
 800864c:	f109 0901 	add.w	r9, r9, #1
 8008650:	e7ee      	b.n	8008630 <_printf_float+0x2b8>
 8008652:	bf00      	nop
 8008654:	7fefffff 	.word	0x7fefffff
 8008658:	0800b4cc 	.word	0x0800b4cc
 800865c:	0800b4d0 	.word	0x0800b4d0
 8008660:	0800b4d8 	.word	0x0800b4d8
 8008664:	0800b4d4 	.word	0x0800b4d4
 8008668:	0800b4dc 	.word	0x0800b4dc
 800866c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800866e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008670:	429a      	cmp	r2, r3
 8008672:	bfa8      	it	ge
 8008674:	461a      	movge	r2, r3
 8008676:	2a00      	cmp	r2, #0
 8008678:	4691      	mov	r9, r2
 800867a:	dc37      	bgt.n	80086ec <_printf_float+0x374>
 800867c:	f04f 0b00 	mov.w	fp, #0
 8008680:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008684:	f104 021a 	add.w	r2, r4, #26
 8008688:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800868a:	9305      	str	r3, [sp, #20]
 800868c:	eba3 0309 	sub.w	r3, r3, r9
 8008690:	455b      	cmp	r3, fp
 8008692:	dc33      	bgt.n	80086fc <_printf_float+0x384>
 8008694:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008698:	429a      	cmp	r2, r3
 800869a:	db3b      	blt.n	8008714 <_printf_float+0x39c>
 800869c:	6823      	ldr	r3, [r4, #0]
 800869e:	07da      	lsls	r2, r3, #31
 80086a0:	d438      	bmi.n	8008714 <_printf_float+0x39c>
 80086a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086a4:	9b05      	ldr	r3, [sp, #20]
 80086a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086a8:	1ad3      	subs	r3, r2, r3
 80086aa:	eba2 0901 	sub.w	r9, r2, r1
 80086ae:	4599      	cmp	r9, r3
 80086b0:	bfa8      	it	ge
 80086b2:	4699      	movge	r9, r3
 80086b4:	f1b9 0f00 	cmp.w	r9, #0
 80086b8:	dc35      	bgt.n	8008726 <_printf_float+0x3ae>
 80086ba:	f04f 0800 	mov.w	r8, #0
 80086be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086c2:	f104 0a1a 	add.w	sl, r4, #26
 80086c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086ca:	1a9b      	subs	r3, r3, r2
 80086cc:	eba3 0309 	sub.w	r3, r3, r9
 80086d0:	4543      	cmp	r3, r8
 80086d2:	f77f af79 	ble.w	80085c8 <_printf_float+0x250>
 80086d6:	2301      	movs	r3, #1
 80086d8:	4652      	mov	r2, sl
 80086da:	4631      	mov	r1, r6
 80086dc:	4628      	mov	r0, r5
 80086de:	47b8      	blx	r7
 80086e0:	3001      	adds	r0, #1
 80086e2:	f43f aeaa 	beq.w	800843a <_printf_float+0xc2>
 80086e6:	f108 0801 	add.w	r8, r8, #1
 80086ea:	e7ec      	b.n	80086c6 <_printf_float+0x34e>
 80086ec:	4613      	mov	r3, r2
 80086ee:	4631      	mov	r1, r6
 80086f0:	4642      	mov	r2, r8
 80086f2:	4628      	mov	r0, r5
 80086f4:	47b8      	blx	r7
 80086f6:	3001      	adds	r0, #1
 80086f8:	d1c0      	bne.n	800867c <_printf_float+0x304>
 80086fa:	e69e      	b.n	800843a <_printf_float+0xc2>
 80086fc:	2301      	movs	r3, #1
 80086fe:	4631      	mov	r1, r6
 8008700:	4628      	mov	r0, r5
 8008702:	9205      	str	r2, [sp, #20]
 8008704:	47b8      	blx	r7
 8008706:	3001      	adds	r0, #1
 8008708:	f43f ae97 	beq.w	800843a <_printf_float+0xc2>
 800870c:	9a05      	ldr	r2, [sp, #20]
 800870e:	f10b 0b01 	add.w	fp, fp, #1
 8008712:	e7b9      	b.n	8008688 <_printf_float+0x310>
 8008714:	ee18 3a10 	vmov	r3, s16
 8008718:	4652      	mov	r2, sl
 800871a:	4631      	mov	r1, r6
 800871c:	4628      	mov	r0, r5
 800871e:	47b8      	blx	r7
 8008720:	3001      	adds	r0, #1
 8008722:	d1be      	bne.n	80086a2 <_printf_float+0x32a>
 8008724:	e689      	b.n	800843a <_printf_float+0xc2>
 8008726:	9a05      	ldr	r2, [sp, #20]
 8008728:	464b      	mov	r3, r9
 800872a:	4442      	add	r2, r8
 800872c:	4631      	mov	r1, r6
 800872e:	4628      	mov	r0, r5
 8008730:	47b8      	blx	r7
 8008732:	3001      	adds	r0, #1
 8008734:	d1c1      	bne.n	80086ba <_printf_float+0x342>
 8008736:	e680      	b.n	800843a <_printf_float+0xc2>
 8008738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800873a:	2a01      	cmp	r2, #1
 800873c:	dc01      	bgt.n	8008742 <_printf_float+0x3ca>
 800873e:	07db      	lsls	r3, r3, #31
 8008740:	d538      	bpl.n	80087b4 <_printf_float+0x43c>
 8008742:	2301      	movs	r3, #1
 8008744:	4642      	mov	r2, r8
 8008746:	4631      	mov	r1, r6
 8008748:	4628      	mov	r0, r5
 800874a:	47b8      	blx	r7
 800874c:	3001      	adds	r0, #1
 800874e:	f43f ae74 	beq.w	800843a <_printf_float+0xc2>
 8008752:	ee18 3a10 	vmov	r3, s16
 8008756:	4652      	mov	r2, sl
 8008758:	4631      	mov	r1, r6
 800875a:	4628      	mov	r0, r5
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f ae6b 	beq.w	800843a <_printf_float+0xc2>
 8008764:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008768:	2200      	movs	r2, #0
 800876a:	2300      	movs	r3, #0
 800876c:	f7f8 f9b4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008770:	b9d8      	cbnz	r0, 80087aa <_printf_float+0x432>
 8008772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008774:	f108 0201 	add.w	r2, r8, #1
 8008778:	3b01      	subs	r3, #1
 800877a:	4631      	mov	r1, r6
 800877c:	4628      	mov	r0, r5
 800877e:	47b8      	blx	r7
 8008780:	3001      	adds	r0, #1
 8008782:	d10e      	bne.n	80087a2 <_printf_float+0x42a>
 8008784:	e659      	b.n	800843a <_printf_float+0xc2>
 8008786:	2301      	movs	r3, #1
 8008788:	4652      	mov	r2, sl
 800878a:	4631      	mov	r1, r6
 800878c:	4628      	mov	r0, r5
 800878e:	47b8      	blx	r7
 8008790:	3001      	adds	r0, #1
 8008792:	f43f ae52 	beq.w	800843a <_printf_float+0xc2>
 8008796:	f108 0801 	add.w	r8, r8, #1
 800879a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800879c:	3b01      	subs	r3, #1
 800879e:	4543      	cmp	r3, r8
 80087a0:	dcf1      	bgt.n	8008786 <_printf_float+0x40e>
 80087a2:	464b      	mov	r3, r9
 80087a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80087a8:	e6dc      	b.n	8008564 <_printf_float+0x1ec>
 80087aa:	f04f 0800 	mov.w	r8, #0
 80087ae:	f104 0a1a 	add.w	sl, r4, #26
 80087b2:	e7f2      	b.n	800879a <_printf_float+0x422>
 80087b4:	2301      	movs	r3, #1
 80087b6:	4642      	mov	r2, r8
 80087b8:	e7df      	b.n	800877a <_printf_float+0x402>
 80087ba:	2301      	movs	r3, #1
 80087bc:	464a      	mov	r2, r9
 80087be:	4631      	mov	r1, r6
 80087c0:	4628      	mov	r0, r5
 80087c2:	47b8      	blx	r7
 80087c4:	3001      	adds	r0, #1
 80087c6:	f43f ae38 	beq.w	800843a <_printf_float+0xc2>
 80087ca:	f108 0801 	add.w	r8, r8, #1
 80087ce:	68e3      	ldr	r3, [r4, #12]
 80087d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087d2:	1a5b      	subs	r3, r3, r1
 80087d4:	4543      	cmp	r3, r8
 80087d6:	dcf0      	bgt.n	80087ba <_printf_float+0x442>
 80087d8:	e6fa      	b.n	80085d0 <_printf_float+0x258>
 80087da:	f04f 0800 	mov.w	r8, #0
 80087de:	f104 0919 	add.w	r9, r4, #25
 80087e2:	e7f4      	b.n	80087ce <_printf_float+0x456>

080087e4 <_printf_common>:
 80087e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e8:	4616      	mov	r6, r2
 80087ea:	4699      	mov	r9, r3
 80087ec:	688a      	ldr	r2, [r1, #8]
 80087ee:	690b      	ldr	r3, [r1, #16]
 80087f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087f4:	4293      	cmp	r3, r2
 80087f6:	bfb8      	it	lt
 80087f8:	4613      	movlt	r3, r2
 80087fa:	6033      	str	r3, [r6, #0]
 80087fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008800:	4607      	mov	r7, r0
 8008802:	460c      	mov	r4, r1
 8008804:	b10a      	cbz	r2, 800880a <_printf_common+0x26>
 8008806:	3301      	adds	r3, #1
 8008808:	6033      	str	r3, [r6, #0]
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	0699      	lsls	r1, r3, #26
 800880e:	bf42      	ittt	mi
 8008810:	6833      	ldrmi	r3, [r6, #0]
 8008812:	3302      	addmi	r3, #2
 8008814:	6033      	strmi	r3, [r6, #0]
 8008816:	6825      	ldr	r5, [r4, #0]
 8008818:	f015 0506 	ands.w	r5, r5, #6
 800881c:	d106      	bne.n	800882c <_printf_common+0x48>
 800881e:	f104 0a19 	add.w	sl, r4, #25
 8008822:	68e3      	ldr	r3, [r4, #12]
 8008824:	6832      	ldr	r2, [r6, #0]
 8008826:	1a9b      	subs	r3, r3, r2
 8008828:	42ab      	cmp	r3, r5
 800882a:	dc26      	bgt.n	800887a <_printf_common+0x96>
 800882c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008830:	1e13      	subs	r3, r2, #0
 8008832:	6822      	ldr	r2, [r4, #0]
 8008834:	bf18      	it	ne
 8008836:	2301      	movne	r3, #1
 8008838:	0692      	lsls	r2, r2, #26
 800883a:	d42b      	bmi.n	8008894 <_printf_common+0xb0>
 800883c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008840:	4649      	mov	r1, r9
 8008842:	4638      	mov	r0, r7
 8008844:	47c0      	blx	r8
 8008846:	3001      	adds	r0, #1
 8008848:	d01e      	beq.n	8008888 <_printf_common+0xa4>
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	68e5      	ldr	r5, [r4, #12]
 800884e:	6832      	ldr	r2, [r6, #0]
 8008850:	f003 0306 	and.w	r3, r3, #6
 8008854:	2b04      	cmp	r3, #4
 8008856:	bf08      	it	eq
 8008858:	1aad      	subeq	r5, r5, r2
 800885a:	68a3      	ldr	r3, [r4, #8]
 800885c:	6922      	ldr	r2, [r4, #16]
 800885e:	bf0c      	ite	eq
 8008860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008864:	2500      	movne	r5, #0
 8008866:	4293      	cmp	r3, r2
 8008868:	bfc4      	itt	gt
 800886a:	1a9b      	subgt	r3, r3, r2
 800886c:	18ed      	addgt	r5, r5, r3
 800886e:	2600      	movs	r6, #0
 8008870:	341a      	adds	r4, #26
 8008872:	42b5      	cmp	r5, r6
 8008874:	d11a      	bne.n	80088ac <_printf_common+0xc8>
 8008876:	2000      	movs	r0, #0
 8008878:	e008      	b.n	800888c <_printf_common+0xa8>
 800887a:	2301      	movs	r3, #1
 800887c:	4652      	mov	r2, sl
 800887e:	4649      	mov	r1, r9
 8008880:	4638      	mov	r0, r7
 8008882:	47c0      	blx	r8
 8008884:	3001      	adds	r0, #1
 8008886:	d103      	bne.n	8008890 <_printf_common+0xac>
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008890:	3501      	adds	r5, #1
 8008892:	e7c6      	b.n	8008822 <_printf_common+0x3e>
 8008894:	18e1      	adds	r1, r4, r3
 8008896:	1c5a      	adds	r2, r3, #1
 8008898:	2030      	movs	r0, #48	; 0x30
 800889a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800889e:	4422      	add	r2, r4
 80088a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088a8:	3302      	adds	r3, #2
 80088aa:	e7c7      	b.n	800883c <_printf_common+0x58>
 80088ac:	2301      	movs	r3, #1
 80088ae:	4622      	mov	r2, r4
 80088b0:	4649      	mov	r1, r9
 80088b2:	4638      	mov	r0, r7
 80088b4:	47c0      	blx	r8
 80088b6:	3001      	adds	r0, #1
 80088b8:	d0e6      	beq.n	8008888 <_printf_common+0xa4>
 80088ba:	3601      	adds	r6, #1
 80088bc:	e7d9      	b.n	8008872 <_printf_common+0x8e>
	...

080088c0 <_printf_i>:
 80088c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088c4:	460c      	mov	r4, r1
 80088c6:	4691      	mov	r9, r2
 80088c8:	7e27      	ldrb	r7, [r4, #24]
 80088ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088cc:	2f78      	cmp	r7, #120	; 0x78
 80088ce:	4680      	mov	r8, r0
 80088d0:	469a      	mov	sl, r3
 80088d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d6:	d807      	bhi.n	80088e8 <_printf_i+0x28>
 80088d8:	2f62      	cmp	r7, #98	; 0x62
 80088da:	d80a      	bhi.n	80088f2 <_printf_i+0x32>
 80088dc:	2f00      	cmp	r7, #0
 80088de:	f000 80d8 	beq.w	8008a92 <_printf_i+0x1d2>
 80088e2:	2f58      	cmp	r7, #88	; 0x58
 80088e4:	f000 80a3 	beq.w	8008a2e <_printf_i+0x16e>
 80088e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088f0:	e03a      	b.n	8008968 <_printf_i+0xa8>
 80088f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088f6:	2b15      	cmp	r3, #21
 80088f8:	d8f6      	bhi.n	80088e8 <_printf_i+0x28>
 80088fa:	a001      	add	r0, pc, #4	; (adr r0, 8008900 <_printf_i+0x40>)
 80088fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008900:	08008959 	.word	0x08008959
 8008904:	0800896d 	.word	0x0800896d
 8008908:	080088e9 	.word	0x080088e9
 800890c:	080088e9 	.word	0x080088e9
 8008910:	080088e9 	.word	0x080088e9
 8008914:	080088e9 	.word	0x080088e9
 8008918:	0800896d 	.word	0x0800896d
 800891c:	080088e9 	.word	0x080088e9
 8008920:	080088e9 	.word	0x080088e9
 8008924:	080088e9 	.word	0x080088e9
 8008928:	080088e9 	.word	0x080088e9
 800892c:	08008a79 	.word	0x08008a79
 8008930:	0800899d 	.word	0x0800899d
 8008934:	08008a5b 	.word	0x08008a5b
 8008938:	080088e9 	.word	0x080088e9
 800893c:	080088e9 	.word	0x080088e9
 8008940:	08008a9b 	.word	0x08008a9b
 8008944:	080088e9 	.word	0x080088e9
 8008948:	0800899d 	.word	0x0800899d
 800894c:	080088e9 	.word	0x080088e9
 8008950:	080088e9 	.word	0x080088e9
 8008954:	08008a63 	.word	0x08008a63
 8008958:	680b      	ldr	r3, [r1, #0]
 800895a:	1d1a      	adds	r2, r3, #4
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	600a      	str	r2, [r1, #0]
 8008960:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008964:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008968:	2301      	movs	r3, #1
 800896a:	e0a3      	b.n	8008ab4 <_printf_i+0x1f4>
 800896c:	6825      	ldr	r5, [r4, #0]
 800896e:	6808      	ldr	r0, [r1, #0]
 8008970:	062e      	lsls	r6, r5, #24
 8008972:	f100 0304 	add.w	r3, r0, #4
 8008976:	d50a      	bpl.n	800898e <_printf_i+0xce>
 8008978:	6805      	ldr	r5, [r0, #0]
 800897a:	600b      	str	r3, [r1, #0]
 800897c:	2d00      	cmp	r5, #0
 800897e:	da03      	bge.n	8008988 <_printf_i+0xc8>
 8008980:	232d      	movs	r3, #45	; 0x2d
 8008982:	426d      	negs	r5, r5
 8008984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008988:	485e      	ldr	r0, [pc, #376]	; (8008b04 <_printf_i+0x244>)
 800898a:	230a      	movs	r3, #10
 800898c:	e019      	b.n	80089c2 <_printf_i+0x102>
 800898e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008992:	6805      	ldr	r5, [r0, #0]
 8008994:	600b      	str	r3, [r1, #0]
 8008996:	bf18      	it	ne
 8008998:	b22d      	sxthne	r5, r5
 800899a:	e7ef      	b.n	800897c <_printf_i+0xbc>
 800899c:	680b      	ldr	r3, [r1, #0]
 800899e:	6825      	ldr	r5, [r4, #0]
 80089a0:	1d18      	adds	r0, r3, #4
 80089a2:	6008      	str	r0, [r1, #0]
 80089a4:	0628      	lsls	r0, r5, #24
 80089a6:	d501      	bpl.n	80089ac <_printf_i+0xec>
 80089a8:	681d      	ldr	r5, [r3, #0]
 80089aa:	e002      	b.n	80089b2 <_printf_i+0xf2>
 80089ac:	0669      	lsls	r1, r5, #25
 80089ae:	d5fb      	bpl.n	80089a8 <_printf_i+0xe8>
 80089b0:	881d      	ldrh	r5, [r3, #0]
 80089b2:	4854      	ldr	r0, [pc, #336]	; (8008b04 <_printf_i+0x244>)
 80089b4:	2f6f      	cmp	r7, #111	; 0x6f
 80089b6:	bf0c      	ite	eq
 80089b8:	2308      	moveq	r3, #8
 80089ba:	230a      	movne	r3, #10
 80089bc:	2100      	movs	r1, #0
 80089be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089c2:	6866      	ldr	r6, [r4, #4]
 80089c4:	60a6      	str	r6, [r4, #8]
 80089c6:	2e00      	cmp	r6, #0
 80089c8:	bfa2      	ittt	ge
 80089ca:	6821      	ldrge	r1, [r4, #0]
 80089cc:	f021 0104 	bicge.w	r1, r1, #4
 80089d0:	6021      	strge	r1, [r4, #0]
 80089d2:	b90d      	cbnz	r5, 80089d8 <_printf_i+0x118>
 80089d4:	2e00      	cmp	r6, #0
 80089d6:	d04d      	beq.n	8008a74 <_printf_i+0x1b4>
 80089d8:	4616      	mov	r6, r2
 80089da:	fbb5 f1f3 	udiv	r1, r5, r3
 80089de:	fb03 5711 	mls	r7, r3, r1, r5
 80089e2:	5dc7      	ldrb	r7, [r0, r7]
 80089e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089e8:	462f      	mov	r7, r5
 80089ea:	42bb      	cmp	r3, r7
 80089ec:	460d      	mov	r5, r1
 80089ee:	d9f4      	bls.n	80089da <_printf_i+0x11a>
 80089f0:	2b08      	cmp	r3, #8
 80089f2:	d10b      	bne.n	8008a0c <_printf_i+0x14c>
 80089f4:	6823      	ldr	r3, [r4, #0]
 80089f6:	07df      	lsls	r7, r3, #31
 80089f8:	d508      	bpl.n	8008a0c <_printf_i+0x14c>
 80089fa:	6923      	ldr	r3, [r4, #16]
 80089fc:	6861      	ldr	r1, [r4, #4]
 80089fe:	4299      	cmp	r1, r3
 8008a00:	bfde      	ittt	le
 8008a02:	2330      	movle	r3, #48	; 0x30
 8008a04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a0c:	1b92      	subs	r2, r2, r6
 8008a0e:	6122      	str	r2, [r4, #16]
 8008a10:	f8cd a000 	str.w	sl, [sp]
 8008a14:	464b      	mov	r3, r9
 8008a16:	aa03      	add	r2, sp, #12
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4640      	mov	r0, r8
 8008a1c:	f7ff fee2 	bl	80087e4 <_printf_common>
 8008a20:	3001      	adds	r0, #1
 8008a22:	d14c      	bne.n	8008abe <_printf_i+0x1fe>
 8008a24:	f04f 30ff 	mov.w	r0, #4294967295
 8008a28:	b004      	add	sp, #16
 8008a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2e:	4835      	ldr	r0, [pc, #212]	; (8008b04 <_printf_i+0x244>)
 8008a30:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	680e      	ldr	r6, [r1, #0]
 8008a38:	061f      	lsls	r7, r3, #24
 8008a3a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a3e:	600e      	str	r6, [r1, #0]
 8008a40:	d514      	bpl.n	8008a6c <_printf_i+0x1ac>
 8008a42:	07d9      	lsls	r1, r3, #31
 8008a44:	bf44      	itt	mi
 8008a46:	f043 0320 	orrmi.w	r3, r3, #32
 8008a4a:	6023      	strmi	r3, [r4, #0]
 8008a4c:	b91d      	cbnz	r5, 8008a56 <_printf_i+0x196>
 8008a4e:	6823      	ldr	r3, [r4, #0]
 8008a50:	f023 0320 	bic.w	r3, r3, #32
 8008a54:	6023      	str	r3, [r4, #0]
 8008a56:	2310      	movs	r3, #16
 8008a58:	e7b0      	b.n	80089bc <_printf_i+0xfc>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	f043 0320 	orr.w	r3, r3, #32
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	2378      	movs	r3, #120	; 0x78
 8008a64:	4828      	ldr	r0, [pc, #160]	; (8008b08 <_printf_i+0x248>)
 8008a66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a6a:	e7e3      	b.n	8008a34 <_printf_i+0x174>
 8008a6c:	065e      	lsls	r6, r3, #25
 8008a6e:	bf48      	it	mi
 8008a70:	b2ad      	uxthmi	r5, r5
 8008a72:	e7e6      	b.n	8008a42 <_printf_i+0x182>
 8008a74:	4616      	mov	r6, r2
 8008a76:	e7bb      	b.n	80089f0 <_printf_i+0x130>
 8008a78:	680b      	ldr	r3, [r1, #0]
 8008a7a:	6826      	ldr	r6, [r4, #0]
 8008a7c:	6960      	ldr	r0, [r4, #20]
 8008a7e:	1d1d      	adds	r5, r3, #4
 8008a80:	600d      	str	r5, [r1, #0]
 8008a82:	0635      	lsls	r5, r6, #24
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	d501      	bpl.n	8008a8c <_printf_i+0x1cc>
 8008a88:	6018      	str	r0, [r3, #0]
 8008a8a:	e002      	b.n	8008a92 <_printf_i+0x1d2>
 8008a8c:	0671      	lsls	r1, r6, #25
 8008a8e:	d5fb      	bpl.n	8008a88 <_printf_i+0x1c8>
 8008a90:	8018      	strh	r0, [r3, #0]
 8008a92:	2300      	movs	r3, #0
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	4616      	mov	r6, r2
 8008a98:	e7ba      	b.n	8008a10 <_printf_i+0x150>
 8008a9a:	680b      	ldr	r3, [r1, #0]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	600a      	str	r2, [r1, #0]
 8008aa0:	681e      	ldr	r6, [r3, #0]
 8008aa2:	6862      	ldr	r2, [r4, #4]
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	f7f7 fba2 	bl	80001f0 <memchr>
 8008aac:	b108      	cbz	r0, 8008ab2 <_printf_i+0x1f2>
 8008aae:	1b80      	subs	r0, r0, r6
 8008ab0:	6060      	str	r0, [r4, #4]
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	6123      	str	r3, [r4, #16]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008abc:	e7a8      	b.n	8008a10 <_printf_i+0x150>
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	4632      	mov	r2, r6
 8008ac2:	4649      	mov	r1, r9
 8008ac4:	4640      	mov	r0, r8
 8008ac6:	47d0      	blx	sl
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d0ab      	beq.n	8008a24 <_printf_i+0x164>
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	079b      	lsls	r3, r3, #30
 8008ad0:	d413      	bmi.n	8008afa <_printf_i+0x23a>
 8008ad2:	68e0      	ldr	r0, [r4, #12]
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	4298      	cmp	r0, r3
 8008ad8:	bfb8      	it	lt
 8008ada:	4618      	movlt	r0, r3
 8008adc:	e7a4      	b.n	8008a28 <_printf_i+0x168>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	47d0      	blx	sl
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d09b      	beq.n	8008a24 <_printf_i+0x164>
 8008aec:	3501      	adds	r5, #1
 8008aee:	68e3      	ldr	r3, [r4, #12]
 8008af0:	9903      	ldr	r1, [sp, #12]
 8008af2:	1a5b      	subs	r3, r3, r1
 8008af4:	42ab      	cmp	r3, r5
 8008af6:	dcf2      	bgt.n	8008ade <_printf_i+0x21e>
 8008af8:	e7eb      	b.n	8008ad2 <_printf_i+0x212>
 8008afa:	2500      	movs	r5, #0
 8008afc:	f104 0619 	add.w	r6, r4, #25
 8008b00:	e7f5      	b.n	8008aee <_printf_i+0x22e>
 8008b02:	bf00      	nop
 8008b04:	0800b4de 	.word	0x0800b4de
 8008b08:	0800b4ef 	.word	0x0800b4ef

08008b0c <siprintf>:
 8008b0c:	b40e      	push	{r1, r2, r3}
 8008b0e:	b500      	push	{lr}
 8008b10:	b09c      	sub	sp, #112	; 0x70
 8008b12:	ab1d      	add	r3, sp, #116	; 0x74
 8008b14:	9002      	str	r0, [sp, #8]
 8008b16:	9006      	str	r0, [sp, #24]
 8008b18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b1c:	4809      	ldr	r0, [pc, #36]	; (8008b44 <siprintf+0x38>)
 8008b1e:	9107      	str	r1, [sp, #28]
 8008b20:	9104      	str	r1, [sp, #16]
 8008b22:	4909      	ldr	r1, [pc, #36]	; (8008b48 <siprintf+0x3c>)
 8008b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b28:	9105      	str	r1, [sp, #20]
 8008b2a:	6800      	ldr	r0, [r0, #0]
 8008b2c:	9301      	str	r3, [sp, #4]
 8008b2e:	a902      	add	r1, sp, #8
 8008b30:	f001 fb34 	bl	800a19c <_svfiprintf_r>
 8008b34:	9b02      	ldr	r3, [sp, #8]
 8008b36:	2200      	movs	r2, #0
 8008b38:	701a      	strb	r2, [r3, #0]
 8008b3a:	b01c      	add	sp, #112	; 0x70
 8008b3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b40:	b003      	add	sp, #12
 8008b42:	4770      	bx	lr
 8008b44:	2000000c 	.word	0x2000000c
 8008b48:	ffff0208 	.word	0xffff0208

08008b4c <quorem>:
 8008b4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b50:	6903      	ldr	r3, [r0, #16]
 8008b52:	690c      	ldr	r4, [r1, #16]
 8008b54:	42a3      	cmp	r3, r4
 8008b56:	4607      	mov	r7, r0
 8008b58:	f2c0 8081 	blt.w	8008c5e <quorem+0x112>
 8008b5c:	3c01      	subs	r4, #1
 8008b5e:	f101 0814 	add.w	r8, r1, #20
 8008b62:	f100 0514 	add.w	r5, r0, #20
 8008b66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b6a:	9301      	str	r3, [sp, #4]
 8008b6c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b74:	3301      	adds	r3, #1
 8008b76:	429a      	cmp	r2, r3
 8008b78:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b80:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b84:	d331      	bcc.n	8008bea <quorem+0x9e>
 8008b86:	f04f 0e00 	mov.w	lr, #0
 8008b8a:	4640      	mov	r0, r8
 8008b8c:	46ac      	mov	ip, r5
 8008b8e:	46f2      	mov	sl, lr
 8008b90:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b94:	b293      	uxth	r3, r2
 8008b96:	fb06 e303 	mla	r3, r6, r3, lr
 8008b9a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	ebaa 0303 	sub.w	r3, sl, r3
 8008ba4:	0c12      	lsrs	r2, r2, #16
 8008ba6:	f8dc a000 	ldr.w	sl, [ip]
 8008baa:	fb06 e202 	mla	r2, r6, r2, lr
 8008bae:	fa13 f38a 	uxtah	r3, r3, sl
 8008bb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008bb6:	fa1f fa82 	uxth.w	sl, r2
 8008bba:	f8dc 2000 	ldr.w	r2, [ip]
 8008bbe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008bc2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bcc:	4581      	cmp	r9, r0
 8008bce:	f84c 3b04 	str.w	r3, [ip], #4
 8008bd2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008bd6:	d2db      	bcs.n	8008b90 <quorem+0x44>
 8008bd8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008bdc:	b92b      	cbnz	r3, 8008bea <quorem+0x9e>
 8008bde:	9b01      	ldr	r3, [sp, #4]
 8008be0:	3b04      	subs	r3, #4
 8008be2:	429d      	cmp	r5, r3
 8008be4:	461a      	mov	r2, r3
 8008be6:	d32e      	bcc.n	8008c46 <quorem+0xfa>
 8008be8:	613c      	str	r4, [r7, #16]
 8008bea:	4638      	mov	r0, r7
 8008bec:	f001 f8c0 	bl	8009d70 <__mcmp>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	db24      	blt.n	8008c3e <quorem+0xf2>
 8008bf4:	3601      	adds	r6, #1
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	f04f 0c00 	mov.w	ip, #0
 8008bfc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c00:	f8d0 e000 	ldr.w	lr, [r0]
 8008c04:	b293      	uxth	r3, r2
 8008c06:	ebac 0303 	sub.w	r3, ip, r3
 8008c0a:	0c12      	lsrs	r2, r2, #16
 8008c0c:	fa13 f38e 	uxtah	r3, r3, lr
 8008c10:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008c14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c1e:	45c1      	cmp	r9, r8
 8008c20:	f840 3b04 	str.w	r3, [r0], #4
 8008c24:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008c28:	d2e8      	bcs.n	8008bfc <quorem+0xb0>
 8008c2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c32:	b922      	cbnz	r2, 8008c3e <quorem+0xf2>
 8008c34:	3b04      	subs	r3, #4
 8008c36:	429d      	cmp	r5, r3
 8008c38:	461a      	mov	r2, r3
 8008c3a:	d30a      	bcc.n	8008c52 <quorem+0x106>
 8008c3c:	613c      	str	r4, [r7, #16]
 8008c3e:	4630      	mov	r0, r6
 8008c40:	b003      	add	sp, #12
 8008c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c46:	6812      	ldr	r2, [r2, #0]
 8008c48:	3b04      	subs	r3, #4
 8008c4a:	2a00      	cmp	r2, #0
 8008c4c:	d1cc      	bne.n	8008be8 <quorem+0x9c>
 8008c4e:	3c01      	subs	r4, #1
 8008c50:	e7c7      	b.n	8008be2 <quorem+0x96>
 8008c52:	6812      	ldr	r2, [r2, #0]
 8008c54:	3b04      	subs	r3, #4
 8008c56:	2a00      	cmp	r2, #0
 8008c58:	d1f0      	bne.n	8008c3c <quorem+0xf0>
 8008c5a:	3c01      	subs	r4, #1
 8008c5c:	e7eb      	b.n	8008c36 <quorem+0xea>
 8008c5e:	2000      	movs	r0, #0
 8008c60:	e7ee      	b.n	8008c40 <quorem+0xf4>
 8008c62:	0000      	movs	r0, r0
 8008c64:	0000      	movs	r0, r0
	...

08008c68 <_dtoa_r>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	ed2d 8b02 	vpush	{d8}
 8008c70:	ec57 6b10 	vmov	r6, r7, d0
 8008c74:	b095      	sub	sp, #84	; 0x54
 8008c76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c7c:	9105      	str	r1, [sp, #20]
 8008c7e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008c82:	4604      	mov	r4, r0
 8008c84:	9209      	str	r2, [sp, #36]	; 0x24
 8008c86:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c88:	b975      	cbnz	r5, 8008ca8 <_dtoa_r+0x40>
 8008c8a:	2010      	movs	r0, #16
 8008c8c:	f000 fddc 	bl	8009848 <malloc>
 8008c90:	4602      	mov	r2, r0
 8008c92:	6260      	str	r0, [r4, #36]	; 0x24
 8008c94:	b920      	cbnz	r0, 8008ca0 <_dtoa_r+0x38>
 8008c96:	4bb2      	ldr	r3, [pc, #712]	; (8008f60 <_dtoa_r+0x2f8>)
 8008c98:	21ea      	movs	r1, #234	; 0xea
 8008c9a:	48b2      	ldr	r0, [pc, #712]	; (8008f64 <_dtoa_r+0x2fc>)
 8008c9c:	f001 fb8e 	bl	800a3bc <__assert_func>
 8008ca0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008ca4:	6005      	str	r5, [r0, #0]
 8008ca6:	60c5      	str	r5, [r0, #12]
 8008ca8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008caa:	6819      	ldr	r1, [r3, #0]
 8008cac:	b151      	cbz	r1, 8008cc4 <_dtoa_r+0x5c>
 8008cae:	685a      	ldr	r2, [r3, #4]
 8008cb0:	604a      	str	r2, [r1, #4]
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	4093      	lsls	r3, r2
 8008cb6:	608b      	str	r3, [r1, #8]
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f000 fe1b 	bl	80098f4 <_Bfree>
 8008cbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	1e3b      	subs	r3, r7, #0
 8008cc6:	bfb9      	ittee	lt
 8008cc8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008ccc:	9303      	strlt	r3, [sp, #12]
 8008cce:	2300      	movge	r3, #0
 8008cd0:	f8c8 3000 	strge.w	r3, [r8]
 8008cd4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008cd8:	4ba3      	ldr	r3, [pc, #652]	; (8008f68 <_dtoa_r+0x300>)
 8008cda:	bfbc      	itt	lt
 8008cdc:	2201      	movlt	r2, #1
 8008cde:	f8c8 2000 	strlt.w	r2, [r8]
 8008ce2:	ea33 0309 	bics.w	r3, r3, r9
 8008ce6:	d11b      	bne.n	8008d20 <_dtoa_r+0xb8>
 8008ce8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cea:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cee:	6013      	str	r3, [r2, #0]
 8008cf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008cf4:	4333      	orrs	r3, r6
 8008cf6:	f000 857a 	beq.w	80097ee <_dtoa_r+0xb86>
 8008cfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cfc:	b963      	cbnz	r3, 8008d18 <_dtoa_r+0xb0>
 8008cfe:	4b9b      	ldr	r3, [pc, #620]	; (8008f6c <_dtoa_r+0x304>)
 8008d00:	e024      	b.n	8008d4c <_dtoa_r+0xe4>
 8008d02:	4b9b      	ldr	r3, [pc, #620]	; (8008f70 <_dtoa_r+0x308>)
 8008d04:	9300      	str	r3, [sp, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d0a:	6013      	str	r3, [r2, #0]
 8008d0c:	9800      	ldr	r0, [sp, #0]
 8008d0e:	b015      	add	sp, #84	; 0x54
 8008d10:	ecbd 8b02 	vpop	{d8}
 8008d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d18:	4b94      	ldr	r3, [pc, #592]	; (8008f6c <_dtoa_r+0x304>)
 8008d1a:	9300      	str	r3, [sp, #0]
 8008d1c:	3303      	adds	r3, #3
 8008d1e:	e7f3      	b.n	8008d08 <_dtoa_r+0xa0>
 8008d20:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008d24:	2200      	movs	r2, #0
 8008d26:	ec51 0b17 	vmov	r0, r1, d7
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008d30:	f7f7 fed2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d34:	4680      	mov	r8, r0
 8008d36:	b158      	cbz	r0, 8008d50 <_dtoa_r+0xe8>
 8008d38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	6013      	str	r3, [r2, #0]
 8008d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f000 8551 	beq.w	80097e8 <_dtoa_r+0xb80>
 8008d46:	488b      	ldr	r0, [pc, #556]	; (8008f74 <_dtoa_r+0x30c>)
 8008d48:	6018      	str	r0, [r3, #0]
 8008d4a:	1e43      	subs	r3, r0, #1
 8008d4c:	9300      	str	r3, [sp, #0]
 8008d4e:	e7dd      	b.n	8008d0c <_dtoa_r+0xa4>
 8008d50:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008d54:	aa12      	add	r2, sp, #72	; 0x48
 8008d56:	a913      	add	r1, sp, #76	; 0x4c
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f001 f8ad 	bl	8009eb8 <__d2b>
 8008d5e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008d62:	4683      	mov	fp, r0
 8008d64:	2d00      	cmp	r5, #0
 8008d66:	d07c      	beq.n	8008e62 <_dtoa_r+0x1fa>
 8008d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d6a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008d6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d72:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008d76:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008d7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008d7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d82:	4b7d      	ldr	r3, [pc, #500]	; (8008f78 <_dtoa_r+0x310>)
 8008d84:	2200      	movs	r2, #0
 8008d86:	4630      	mov	r0, r6
 8008d88:	4639      	mov	r1, r7
 8008d8a:	f7f7 fa85 	bl	8000298 <__aeabi_dsub>
 8008d8e:	a36e      	add	r3, pc, #440	; (adr r3, 8008f48 <_dtoa_r+0x2e0>)
 8008d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d94:	f7f7 fc38 	bl	8000608 <__aeabi_dmul>
 8008d98:	a36d      	add	r3, pc, #436	; (adr r3, 8008f50 <_dtoa_r+0x2e8>)
 8008d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d9e:	f7f7 fa7d 	bl	800029c <__adddf3>
 8008da2:	4606      	mov	r6, r0
 8008da4:	4628      	mov	r0, r5
 8008da6:	460f      	mov	r7, r1
 8008da8:	f7f7 fbc4 	bl	8000534 <__aeabi_i2d>
 8008dac:	a36a      	add	r3, pc, #424	; (adr r3, 8008f58 <_dtoa_r+0x2f0>)
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f7f7 fc29 	bl	8000608 <__aeabi_dmul>
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	4630      	mov	r0, r6
 8008dbc:	4639      	mov	r1, r7
 8008dbe:	f7f7 fa6d 	bl	800029c <__adddf3>
 8008dc2:	4606      	mov	r6, r0
 8008dc4:	460f      	mov	r7, r1
 8008dc6:	f7f7 fecf 	bl	8000b68 <__aeabi_d2iz>
 8008dca:	2200      	movs	r2, #0
 8008dcc:	4682      	mov	sl, r0
 8008dce:	2300      	movs	r3, #0
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	4639      	mov	r1, r7
 8008dd4:	f7f7 fe8a 	bl	8000aec <__aeabi_dcmplt>
 8008dd8:	b148      	cbz	r0, 8008dee <_dtoa_r+0x186>
 8008dda:	4650      	mov	r0, sl
 8008ddc:	f7f7 fbaa 	bl	8000534 <__aeabi_i2d>
 8008de0:	4632      	mov	r2, r6
 8008de2:	463b      	mov	r3, r7
 8008de4:	f7f7 fe78 	bl	8000ad8 <__aeabi_dcmpeq>
 8008de8:	b908      	cbnz	r0, 8008dee <_dtoa_r+0x186>
 8008dea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dee:	f1ba 0f16 	cmp.w	sl, #22
 8008df2:	d854      	bhi.n	8008e9e <_dtoa_r+0x236>
 8008df4:	4b61      	ldr	r3, [pc, #388]	; (8008f7c <_dtoa_r+0x314>)
 8008df6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008e02:	f7f7 fe73 	bl	8000aec <__aeabi_dcmplt>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d04b      	beq.n	8008ea2 <_dtoa_r+0x23a>
 8008e0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008e0e:	2300      	movs	r3, #0
 8008e10:	930e      	str	r3, [sp, #56]	; 0x38
 8008e12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008e14:	1b5d      	subs	r5, r3, r5
 8008e16:	1e6b      	subs	r3, r5, #1
 8008e18:	9304      	str	r3, [sp, #16]
 8008e1a:	bf43      	ittte	mi
 8008e1c:	2300      	movmi	r3, #0
 8008e1e:	f1c5 0801 	rsbmi	r8, r5, #1
 8008e22:	9304      	strmi	r3, [sp, #16]
 8008e24:	f04f 0800 	movpl.w	r8, #0
 8008e28:	f1ba 0f00 	cmp.w	sl, #0
 8008e2c:	db3b      	blt.n	8008ea6 <_dtoa_r+0x23e>
 8008e2e:	9b04      	ldr	r3, [sp, #16]
 8008e30:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008e34:	4453      	add	r3, sl
 8008e36:	9304      	str	r3, [sp, #16]
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9306      	str	r3, [sp, #24]
 8008e3c:	9b05      	ldr	r3, [sp, #20]
 8008e3e:	2b09      	cmp	r3, #9
 8008e40:	d869      	bhi.n	8008f16 <_dtoa_r+0x2ae>
 8008e42:	2b05      	cmp	r3, #5
 8008e44:	bfc4      	itt	gt
 8008e46:	3b04      	subgt	r3, #4
 8008e48:	9305      	strgt	r3, [sp, #20]
 8008e4a:	9b05      	ldr	r3, [sp, #20]
 8008e4c:	f1a3 0302 	sub.w	r3, r3, #2
 8008e50:	bfcc      	ite	gt
 8008e52:	2500      	movgt	r5, #0
 8008e54:	2501      	movle	r5, #1
 8008e56:	2b03      	cmp	r3, #3
 8008e58:	d869      	bhi.n	8008f2e <_dtoa_r+0x2c6>
 8008e5a:	e8df f003 	tbb	[pc, r3]
 8008e5e:	4e2c      	.short	0x4e2c
 8008e60:	5a4c      	.short	0x5a4c
 8008e62:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008e66:	441d      	add	r5, r3
 8008e68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e6c:	2b20      	cmp	r3, #32
 8008e6e:	bfc1      	itttt	gt
 8008e70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e74:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008e78:	fa09 f303 	lslgt.w	r3, r9, r3
 8008e7c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008e80:	bfda      	itte	le
 8008e82:	f1c3 0320 	rsble	r3, r3, #32
 8008e86:	fa06 f003 	lslle.w	r0, r6, r3
 8008e8a:	4318      	orrgt	r0, r3
 8008e8c:	f7f7 fb42 	bl	8000514 <__aeabi_ui2d>
 8008e90:	2301      	movs	r3, #1
 8008e92:	4606      	mov	r6, r0
 8008e94:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008e98:	3d01      	subs	r5, #1
 8008e9a:	9310      	str	r3, [sp, #64]	; 0x40
 8008e9c:	e771      	b.n	8008d82 <_dtoa_r+0x11a>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e7b6      	b.n	8008e10 <_dtoa_r+0x1a8>
 8008ea2:	900e      	str	r0, [sp, #56]	; 0x38
 8008ea4:	e7b5      	b.n	8008e12 <_dtoa_r+0x1aa>
 8008ea6:	f1ca 0300 	rsb	r3, sl, #0
 8008eaa:	9306      	str	r3, [sp, #24]
 8008eac:	2300      	movs	r3, #0
 8008eae:	eba8 080a 	sub.w	r8, r8, sl
 8008eb2:	930d      	str	r3, [sp, #52]	; 0x34
 8008eb4:	e7c2      	b.n	8008e3c <_dtoa_r+0x1d4>
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	9308      	str	r3, [sp, #32]
 8008eba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	dc39      	bgt.n	8008f34 <_dtoa_r+0x2cc>
 8008ec0:	f04f 0901 	mov.w	r9, #1
 8008ec4:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ec8:	464b      	mov	r3, r9
 8008eca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008ece:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	6042      	str	r2, [r0, #4]
 8008ed4:	2204      	movs	r2, #4
 8008ed6:	f102 0614 	add.w	r6, r2, #20
 8008eda:	429e      	cmp	r6, r3
 8008edc:	6841      	ldr	r1, [r0, #4]
 8008ede:	d92f      	bls.n	8008f40 <_dtoa_r+0x2d8>
 8008ee0:	4620      	mov	r0, r4
 8008ee2:	f000 fcc7 	bl	8009874 <_Balloc>
 8008ee6:	9000      	str	r0, [sp, #0]
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d14b      	bne.n	8008f84 <_dtoa_r+0x31c>
 8008eec:	4b24      	ldr	r3, [pc, #144]	; (8008f80 <_dtoa_r+0x318>)
 8008eee:	4602      	mov	r2, r0
 8008ef0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008ef4:	e6d1      	b.n	8008c9a <_dtoa_r+0x32>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	e7de      	b.n	8008eb8 <_dtoa_r+0x250>
 8008efa:	2300      	movs	r3, #0
 8008efc:	9308      	str	r3, [sp, #32]
 8008efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f00:	eb0a 0903 	add.w	r9, sl, r3
 8008f04:	f109 0301 	add.w	r3, r9, #1
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	9301      	str	r3, [sp, #4]
 8008f0c:	bfb8      	it	lt
 8008f0e:	2301      	movlt	r3, #1
 8008f10:	e7dd      	b.n	8008ece <_dtoa_r+0x266>
 8008f12:	2301      	movs	r3, #1
 8008f14:	e7f2      	b.n	8008efc <_dtoa_r+0x294>
 8008f16:	2501      	movs	r5, #1
 8008f18:	2300      	movs	r3, #0
 8008f1a:	9305      	str	r3, [sp, #20]
 8008f1c:	9508      	str	r5, [sp, #32]
 8008f1e:	f04f 39ff 	mov.w	r9, #4294967295
 8008f22:	2200      	movs	r2, #0
 8008f24:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f28:	2312      	movs	r3, #18
 8008f2a:	9209      	str	r2, [sp, #36]	; 0x24
 8008f2c:	e7cf      	b.n	8008ece <_dtoa_r+0x266>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	9308      	str	r3, [sp, #32]
 8008f32:	e7f4      	b.n	8008f1e <_dtoa_r+0x2b6>
 8008f34:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008f38:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f3c:	464b      	mov	r3, r9
 8008f3e:	e7c6      	b.n	8008ece <_dtoa_r+0x266>
 8008f40:	3101      	adds	r1, #1
 8008f42:	6041      	str	r1, [r0, #4]
 8008f44:	0052      	lsls	r2, r2, #1
 8008f46:	e7c6      	b.n	8008ed6 <_dtoa_r+0x26e>
 8008f48:	636f4361 	.word	0x636f4361
 8008f4c:	3fd287a7 	.word	0x3fd287a7
 8008f50:	8b60c8b3 	.word	0x8b60c8b3
 8008f54:	3fc68a28 	.word	0x3fc68a28
 8008f58:	509f79fb 	.word	0x509f79fb
 8008f5c:	3fd34413 	.word	0x3fd34413
 8008f60:	0800b50d 	.word	0x0800b50d
 8008f64:	0800b524 	.word	0x0800b524
 8008f68:	7ff00000 	.word	0x7ff00000
 8008f6c:	0800b509 	.word	0x0800b509
 8008f70:	0800b500 	.word	0x0800b500
 8008f74:	0800b4dd 	.word	0x0800b4dd
 8008f78:	3ff80000 	.word	0x3ff80000
 8008f7c:	0800b620 	.word	0x0800b620
 8008f80:	0800b583 	.word	0x0800b583
 8008f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f86:	9a00      	ldr	r2, [sp, #0]
 8008f88:	601a      	str	r2, [r3, #0]
 8008f8a:	9b01      	ldr	r3, [sp, #4]
 8008f8c:	2b0e      	cmp	r3, #14
 8008f8e:	f200 80ad 	bhi.w	80090ec <_dtoa_r+0x484>
 8008f92:	2d00      	cmp	r5, #0
 8008f94:	f000 80aa 	beq.w	80090ec <_dtoa_r+0x484>
 8008f98:	f1ba 0f00 	cmp.w	sl, #0
 8008f9c:	dd36      	ble.n	800900c <_dtoa_r+0x3a4>
 8008f9e:	4ac3      	ldr	r2, [pc, #780]	; (80092ac <_dtoa_r+0x644>)
 8008fa0:	f00a 030f 	and.w	r3, sl, #15
 8008fa4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008fa8:	ed93 7b00 	vldr	d7, [r3]
 8008fac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008fb0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008fb4:	eeb0 8a47 	vmov.f32	s16, s14
 8008fb8:	eef0 8a67 	vmov.f32	s17, s15
 8008fbc:	d016      	beq.n	8008fec <_dtoa_r+0x384>
 8008fbe:	4bbc      	ldr	r3, [pc, #752]	; (80092b0 <_dtoa_r+0x648>)
 8008fc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008fc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008fc8:	f7f7 fc48 	bl	800085c <__aeabi_ddiv>
 8008fcc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fd0:	f007 070f 	and.w	r7, r7, #15
 8008fd4:	2503      	movs	r5, #3
 8008fd6:	4eb6      	ldr	r6, [pc, #728]	; (80092b0 <_dtoa_r+0x648>)
 8008fd8:	b957      	cbnz	r7, 8008ff0 <_dtoa_r+0x388>
 8008fda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fde:	ec53 2b18 	vmov	r2, r3, d8
 8008fe2:	f7f7 fc3b 	bl	800085c <__aeabi_ddiv>
 8008fe6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fea:	e029      	b.n	8009040 <_dtoa_r+0x3d8>
 8008fec:	2502      	movs	r5, #2
 8008fee:	e7f2      	b.n	8008fd6 <_dtoa_r+0x36e>
 8008ff0:	07f9      	lsls	r1, r7, #31
 8008ff2:	d508      	bpl.n	8009006 <_dtoa_r+0x39e>
 8008ff4:	ec51 0b18 	vmov	r0, r1, d8
 8008ff8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ffc:	f7f7 fb04 	bl	8000608 <__aeabi_dmul>
 8009000:	ec41 0b18 	vmov	d8, r0, r1
 8009004:	3501      	adds	r5, #1
 8009006:	107f      	asrs	r7, r7, #1
 8009008:	3608      	adds	r6, #8
 800900a:	e7e5      	b.n	8008fd8 <_dtoa_r+0x370>
 800900c:	f000 80a6 	beq.w	800915c <_dtoa_r+0x4f4>
 8009010:	f1ca 0600 	rsb	r6, sl, #0
 8009014:	4ba5      	ldr	r3, [pc, #660]	; (80092ac <_dtoa_r+0x644>)
 8009016:	4fa6      	ldr	r7, [pc, #664]	; (80092b0 <_dtoa_r+0x648>)
 8009018:	f006 020f 	and.w	r2, r6, #15
 800901c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009024:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009028:	f7f7 faee 	bl	8000608 <__aeabi_dmul>
 800902c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009030:	1136      	asrs	r6, r6, #4
 8009032:	2300      	movs	r3, #0
 8009034:	2502      	movs	r5, #2
 8009036:	2e00      	cmp	r6, #0
 8009038:	f040 8085 	bne.w	8009146 <_dtoa_r+0x4de>
 800903c:	2b00      	cmp	r3, #0
 800903e:	d1d2      	bne.n	8008fe6 <_dtoa_r+0x37e>
 8009040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 808c 	beq.w	8009160 <_dtoa_r+0x4f8>
 8009048:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800904c:	4b99      	ldr	r3, [pc, #612]	; (80092b4 <_dtoa_r+0x64c>)
 800904e:	2200      	movs	r2, #0
 8009050:	4630      	mov	r0, r6
 8009052:	4639      	mov	r1, r7
 8009054:	f7f7 fd4a 	bl	8000aec <__aeabi_dcmplt>
 8009058:	2800      	cmp	r0, #0
 800905a:	f000 8081 	beq.w	8009160 <_dtoa_r+0x4f8>
 800905e:	9b01      	ldr	r3, [sp, #4]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d07d      	beq.n	8009160 <_dtoa_r+0x4f8>
 8009064:	f1b9 0f00 	cmp.w	r9, #0
 8009068:	dd3c      	ble.n	80090e4 <_dtoa_r+0x47c>
 800906a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800906e:	9307      	str	r3, [sp, #28]
 8009070:	2200      	movs	r2, #0
 8009072:	4b91      	ldr	r3, [pc, #580]	; (80092b8 <_dtoa_r+0x650>)
 8009074:	4630      	mov	r0, r6
 8009076:	4639      	mov	r1, r7
 8009078:	f7f7 fac6 	bl	8000608 <__aeabi_dmul>
 800907c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009080:	3501      	adds	r5, #1
 8009082:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009086:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800908a:	4628      	mov	r0, r5
 800908c:	f7f7 fa52 	bl	8000534 <__aeabi_i2d>
 8009090:	4632      	mov	r2, r6
 8009092:	463b      	mov	r3, r7
 8009094:	f7f7 fab8 	bl	8000608 <__aeabi_dmul>
 8009098:	4b88      	ldr	r3, [pc, #544]	; (80092bc <_dtoa_r+0x654>)
 800909a:	2200      	movs	r2, #0
 800909c:	f7f7 f8fe 	bl	800029c <__adddf3>
 80090a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80090a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090a8:	9303      	str	r3, [sp, #12]
 80090aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d15c      	bne.n	800916a <_dtoa_r+0x502>
 80090b0:	4b83      	ldr	r3, [pc, #524]	; (80092c0 <_dtoa_r+0x658>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	4630      	mov	r0, r6
 80090b6:	4639      	mov	r1, r7
 80090b8:	f7f7 f8ee 	bl	8000298 <__aeabi_dsub>
 80090bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090c0:	4606      	mov	r6, r0
 80090c2:	460f      	mov	r7, r1
 80090c4:	f7f7 fd30 	bl	8000b28 <__aeabi_dcmpgt>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	f040 8296 	bne.w	80095fa <_dtoa_r+0x992>
 80090ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80090d2:	4630      	mov	r0, r6
 80090d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80090d8:	4639      	mov	r1, r7
 80090da:	f7f7 fd07 	bl	8000aec <__aeabi_dcmplt>
 80090de:	2800      	cmp	r0, #0
 80090e0:	f040 8288 	bne.w	80095f4 <_dtoa_r+0x98c>
 80090e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80090e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f2c0 8158 	blt.w	80093a4 <_dtoa_r+0x73c>
 80090f4:	f1ba 0f0e 	cmp.w	sl, #14
 80090f8:	f300 8154 	bgt.w	80093a4 <_dtoa_r+0x73c>
 80090fc:	4b6b      	ldr	r3, [pc, #428]	; (80092ac <_dtoa_r+0x644>)
 80090fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009102:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009108:	2b00      	cmp	r3, #0
 800910a:	f280 80e3 	bge.w	80092d4 <_dtoa_r+0x66c>
 800910e:	9b01      	ldr	r3, [sp, #4]
 8009110:	2b00      	cmp	r3, #0
 8009112:	f300 80df 	bgt.w	80092d4 <_dtoa_r+0x66c>
 8009116:	f040 826d 	bne.w	80095f4 <_dtoa_r+0x98c>
 800911a:	4b69      	ldr	r3, [pc, #420]	; (80092c0 <_dtoa_r+0x658>)
 800911c:	2200      	movs	r2, #0
 800911e:	4640      	mov	r0, r8
 8009120:	4649      	mov	r1, r9
 8009122:	f7f7 fa71 	bl	8000608 <__aeabi_dmul>
 8009126:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800912a:	f7f7 fcf3 	bl	8000b14 <__aeabi_dcmpge>
 800912e:	9e01      	ldr	r6, [sp, #4]
 8009130:	4637      	mov	r7, r6
 8009132:	2800      	cmp	r0, #0
 8009134:	f040 8243 	bne.w	80095be <_dtoa_r+0x956>
 8009138:	9d00      	ldr	r5, [sp, #0]
 800913a:	2331      	movs	r3, #49	; 0x31
 800913c:	f805 3b01 	strb.w	r3, [r5], #1
 8009140:	f10a 0a01 	add.w	sl, sl, #1
 8009144:	e23f      	b.n	80095c6 <_dtoa_r+0x95e>
 8009146:	07f2      	lsls	r2, r6, #31
 8009148:	d505      	bpl.n	8009156 <_dtoa_r+0x4ee>
 800914a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800914e:	f7f7 fa5b 	bl	8000608 <__aeabi_dmul>
 8009152:	3501      	adds	r5, #1
 8009154:	2301      	movs	r3, #1
 8009156:	1076      	asrs	r6, r6, #1
 8009158:	3708      	adds	r7, #8
 800915a:	e76c      	b.n	8009036 <_dtoa_r+0x3ce>
 800915c:	2502      	movs	r5, #2
 800915e:	e76f      	b.n	8009040 <_dtoa_r+0x3d8>
 8009160:	9b01      	ldr	r3, [sp, #4]
 8009162:	f8cd a01c 	str.w	sl, [sp, #28]
 8009166:	930c      	str	r3, [sp, #48]	; 0x30
 8009168:	e78d      	b.n	8009086 <_dtoa_r+0x41e>
 800916a:	9900      	ldr	r1, [sp, #0]
 800916c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800916e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009170:	4b4e      	ldr	r3, [pc, #312]	; (80092ac <_dtoa_r+0x644>)
 8009172:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009176:	4401      	add	r1, r0
 8009178:	9102      	str	r1, [sp, #8]
 800917a:	9908      	ldr	r1, [sp, #32]
 800917c:	eeb0 8a47 	vmov.f32	s16, s14
 8009180:	eef0 8a67 	vmov.f32	s17, s15
 8009184:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009188:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800918c:	2900      	cmp	r1, #0
 800918e:	d045      	beq.n	800921c <_dtoa_r+0x5b4>
 8009190:	494c      	ldr	r1, [pc, #304]	; (80092c4 <_dtoa_r+0x65c>)
 8009192:	2000      	movs	r0, #0
 8009194:	f7f7 fb62 	bl	800085c <__aeabi_ddiv>
 8009198:	ec53 2b18 	vmov	r2, r3, d8
 800919c:	f7f7 f87c 	bl	8000298 <__aeabi_dsub>
 80091a0:	9d00      	ldr	r5, [sp, #0]
 80091a2:	ec41 0b18 	vmov	d8, r0, r1
 80091a6:	4639      	mov	r1, r7
 80091a8:	4630      	mov	r0, r6
 80091aa:	f7f7 fcdd 	bl	8000b68 <__aeabi_d2iz>
 80091ae:	900c      	str	r0, [sp, #48]	; 0x30
 80091b0:	f7f7 f9c0 	bl	8000534 <__aeabi_i2d>
 80091b4:	4602      	mov	r2, r0
 80091b6:	460b      	mov	r3, r1
 80091b8:	4630      	mov	r0, r6
 80091ba:	4639      	mov	r1, r7
 80091bc:	f7f7 f86c 	bl	8000298 <__aeabi_dsub>
 80091c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80091c2:	3330      	adds	r3, #48	; 0x30
 80091c4:	f805 3b01 	strb.w	r3, [r5], #1
 80091c8:	ec53 2b18 	vmov	r2, r3, d8
 80091cc:	4606      	mov	r6, r0
 80091ce:	460f      	mov	r7, r1
 80091d0:	f7f7 fc8c 	bl	8000aec <__aeabi_dcmplt>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d165      	bne.n	80092a4 <_dtoa_r+0x63c>
 80091d8:	4632      	mov	r2, r6
 80091da:	463b      	mov	r3, r7
 80091dc:	4935      	ldr	r1, [pc, #212]	; (80092b4 <_dtoa_r+0x64c>)
 80091de:	2000      	movs	r0, #0
 80091e0:	f7f7 f85a 	bl	8000298 <__aeabi_dsub>
 80091e4:	ec53 2b18 	vmov	r2, r3, d8
 80091e8:	f7f7 fc80 	bl	8000aec <__aeabi_dcmplt>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	f040 80b9 	bne.w	8009364 <_dtoa_r+0x6fc>
 80091f2:	9b02      	ldr	r3, [sp, #8]
 80091f4:	429d      	cmp	r5, r3
 80091f6:	f43f af75 	beq.w	80090e4 <_dtoa_r+0x47c>
 80091fa:	4b2f      	ldr	r3, [pc, #188]	; (80092b8 <_dtoa_r+0x650>)
 80091fc:	ec51 0b18 	vmov	r0, r1, d8
 8009200:	2200      	movs	r2, #0
 8009202:	f7f7 fa01 	bl	8000608 <__aeabi_dmul>
 8009206:	4b2c      	ldr	r3, [pc, #176]	; (80092b8 <_dtoa_r+0x650>)
 8009208:	ec41 0b18 	vmov	d8, r0, r1
 800920c:	2200      	movs	r2, #0
 800920e:	4630      	mov	r0, r6
 8009210:	4639      	mov	r1, r7
 8009212:	f7f7 f9f9 	bl	8000608 <__aeabi_dmul>
 8009216:	4606      	mov	r6, r0
 8009218:	460f      	mov	r7, r1
 800921a:	e7c4      	b.n	80091a6 <_dtoa_r+0x53e>
 800921c:	ec51 0b17 	vmov	r0, r1, d7
 8009220:	f7f7 f9f2 	bl	8000608 <__aeabi_dmul>
 8009224:	9b02      	ldr	r3, [sp, #8]
 8009226:	9d00      	ldr	r5, [sp, #0]
 8009228:	930c      	str	r3, [sp, #48]	; 0x30
 800922a:	ec41 0b18 	vmov	d8, r0, r1
 800922e:	4639      	mov	r1, r7
 8009230:	4630      	mov	r0, r6
 8009232:	f7f7 fc99 	bl	8000b68 <__aeabi_d2iz>
 8009236:	9011      	str	r0, [sp, #68]	; 0x44
 8009238:	f7f7 f97c 	bl	8000534 <__aeabi_i2d>
 800923c:	4602      	mov	r2, r0
 800923e:	460b      	mov	r3, r1
 8009240:	4630      	mov	r0, r6
 8009242:	4639      	mov	r1, r7
 8009244:	f7f7 f828 	bl	8000298 <__aeabi_dsub>
 8009248:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800924a:	3330      	adds	r3, #48	; 0x30
 800924c:	f805 3b01 	strb.w	r3, [r5], #1
 8009250:	9b02      	ldr	r3, [sp, #8]
 8009252:	429d      	cmp	r5, r3
 8009254:	4606      	mov	r6, r0
 8009256:	460f      	mov	r7, r1
 8009258:	f04f 0200 	mov.w	r2, #0
 800925c:	d134      	bne.n	80092c8 <_dtoa_r+0x660>
 800925e:	4b19      	ldr	r3, [pc, #100]	; (80092c4 <_dtoa_r+0x65c>)
 8009260:	ec51 0b18 	vmov	r0, r1, d8
 8009264:	f7f7 f81a 	bl	800029c <__adddf3>
 8009268:	4602      	mov	r2, r0
 800926a:	460b      	mov	r3, r1
 800926c:	4630      	mov	r0, r6
 800926e:	4639      	mov	r1, r7
 8009270:	f7f7 fc5a 	bl	8000b28 <__aeabi_dcmpgt>
 8009274:	2800      	cmp	r0, #0
 8009276:	d175      	bne.n	8009364 <_dtoa_r+0x6fc>
 8009278:	ec53 2b18 	vmov	r2, r3, d8
 800927c:	4911      	ldr	r1, [pc, #68]	; (80092c4 <_dtoa_r+0x65c>)
 800927e:	2000      	movs	r0, #0
 8009280:	f7f7 f80a 	bl	8000298 <__aeabi_dsub>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4630      	mov	r0, r6
 800928a:	4639      	mov	r1, r7
 800928c:	f7f7 fc2e 	bl	8000aec <__aeabi_dcmplt>
 8009290:	2800      	cmp	r0, #0
 8009292:	f43f af27 	beq.w	80090e4 <_dtoa_r+0x47c>
 8009296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009298:	1e6b      	subs	r3, r5, #1
 800929a:	930c      	str	r3, [sp, #48]	; 0x30
 800929c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80092a0:	2b30      	cmp	r3, #48	; 0x30
 80092a2:	d0f8      	beq.n	8009296 <_dtoa_r+0x62e>
 80092a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80092a8:	e04a      	b.n	8009340 <_dtoa_r+0x6d8>
 80092aa:	bf00      	nop
 80092ac:	0800b620 	.word	0x0800b620
 80092b0:	0800b5f8 	.word	0x0800b5f8
 80092b4:	3ff00000 	.word	0x3ff00000
 80092b8:	40240000 	.word	0x40240000
 80092bc:	401c0000 	.word	0x401c0000
 80092c0:	40140000 	.word	0x40140000
 80092c4:	3fe00000 	.word	0x3fe00000
 80092c8:	4baf      	ldr	r3, [pc, #700]	; (8009588 <_dtoa_r+0x920>)
 80092ca:	f7f7 f99d 	bl	8000608 <__aeabi_dmul>
 80092ce:	4606      	mov	r6, r0
 80092d0:	460f      	mov	r7, r1
 80092d2:	e7ac      	b.n	800922e <_dtoa_r+0x5c6>
 80092d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80092d8:	9d00      	ldr	r5, [sp, #0]
 80092da:	4642      	mov	r2, r8
 80092dc:	464b      	mov	r3, r9
 80092de:	4630      	mov	r0, r6
 80092e0:	4639      	mov	r1, r7
 80092e2:	f7f7 fabb 	bl	800085c <__aeabi_ddiv>
 80092e6:	f7f7 fc3f 	bl	8000b68 <__aeabi_d2iz>
 80092ea:	9002      	str	r0, [sp, #8]
 80092ec:	f7f7 f922 	bl	8000534 <__aeabi_i2d>
 80092f0:	4642      	mov	r2, r8
 80092f2:	464b      	mov	r3, r9
 80092f4:	f7f7 f988 	bl	8000608 <__aeabi_dmul>
 80092f8:	4602      	mov	r2, r0
 80092fa:	460b      	mov	r3, r1
 80092fc:	4630      	mov	r0, r6
 80092fe:	4639      	mov	r1, r7
 8009300:	f7f6 ffca 	bl	8000298 <__aeabi_dsub>
 8009304:	9e02      	ldr	r6, [sp, #8]
 8009306:	9f01      	ldr	r7, [sp, #4]
 8009308:	3630      	adds	r6, #48	; 0x30
 800930a:	f805 6b01 	strb.w	r6, [r5], #1
 800930e:	9e00      	ldr	r6, [sp, #0]
 8009310:	1bae      	subs	r6, r5, r6
 8009312:	42b7      	cmp	r7, r6
 8009314:	4602      	mov	r2, r0
 8009316:	460b      	mov	r3, r1
 8009318:	d137      	bne.n	800938a <_dtoa_r+0x722>
 800931a:	f7f6 ffbf 	bl	800029c <__adddf3>
 800931e:	4642      	mov	r2, r8
 8009320:	464b      	mov	r3, r9
 8009322:	4606      	mov	r6, r0
 8009324:	460f      	mov	r7, r1
 8009326:	f7f7 fbff 	bl	8000b28 <__aeabi_dcmpgt>
 800932a:	b9c8      	cbnz	r0, 8009360 <_dtoa_r+0x6f8>
 800932c:	4642      	mov	r2, r8
 800932e:	464b      	mov	r3, r9
 8009330:	4630      	mov	r0, r6
 8009332:	4639      	mov	r1, r7
 8009334:	f7f7 fbd0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009338:	b110      	cbz	r0, 8009340 <_dtoa_r+0x6d8>
 800933a:	9b02      	ldr	r3, [sp, #8]
 800933c:	07d9      	lsls	r1, r3, #31
 800933e:	d40f      	bmi.n	8009360 <_dtoa_r+0x6f8>
 8009340:	4620      	mov	r0, r4
 8009342:	4659      	mov	r1, fp
 8009344:	f000 fad6 	bl	80098f4 <_Bfree>
 8009348:	2300      	movs	r3, #0
 800934a:	702b      	strb	r3, [r5, #0]
 800934c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800934e:	f10a 0001 	add.w	r0, sl, #1
 8009352:	6018      	str	r0, [r3, #0]
 8009354:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009356:	2b00      	cmp	r3, #0
 8009358:	f43f acd8 	beq.w	8008d0c <_dtoa_r+0xa4>
 800935c:	601d      	str	r5, [r3, #0]
 800935e:	e4d5      	b.n	8008d0c <_dtoa_r+0xa4>
 8009360:	f8cd a01c 	str.w	sl, [sp, #28]
 8009364:	462b      	mov	r3, r5
 8009366:	461d      	mov	r5, r3
 8009368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800936c:	2a39      	cmp	r2, #57	; 0x39
 800936e:	d108      	bne.n	8009382 <_dtoa_r+0x71a>
 8009370:	9a00      	ldr	r2, [sp, #0]
 8009372:	429a      	cmp	r2, r3
 8009374:	d1f7      	bne.n	8009366 <_dtoa_r+0x6fe>
 8009376:	9a07      	ldr	r2, [sp, #28]
 8009378:	9900      	ldr	r1, [sp, #0]
 800937a:	3201      	adds	r2, #1
 800937c:	9207      	str	r2, [sp, #28]
 800937e:	2230      	movs	r2, #48	; 0x30
 8009380:	700a      	strb	r2, [r1, #0]
 8009382:	781a      	ldrb	r2, [r3, #0]
 8009384:	3201      	adds	r2, #1
 8009386:	701a      	strb	r2, [r3, #0]
 8009388:	e78c      	b.n	80092a4 <_dtoa_r+0x63c>
 800938a:	4b7f      	ldr	r3, [pc, #508]	; (8009588 <_dtoa_r+0x920>)
 800938c:	2200      	movs	r2, #0
 800938e:	f7f7 f93b 	bl	8000608 <__aeabi_dmul>
 8009392:	2200      	movs	r2, #0
 8009394:	2300      	movs	r3, #0
 8009396:	4606      	mov	r6, r0
 8009398:	460f      	mov	r7, r1
 800939a:	f7f7 fb9d 	bl	8000ad8 <__aeabi_dcmpeq>
 800939e:	2800      	cmp	r0, #0
 80093a0:	d09b      	beq.n	80092da <_dtoa_r+0x672>
 80093a2:	e7cd      	b.n	8009340 <_dtoa_r+0x6d8>
 80093a4:	9a08      	ldr	r2, [sp, #32]
 80093a6:	2a00      	cmp	r2, #0
 80093a8:	f000 80c4 	beq.w	8009534 <_dtoa_r+0x8cc>
 80093ac:	9a05      	ldr	r2, [sp, #20]
 80093ae:	2a01      	cmp	r2, #1
 80093b0:	f300 80a8 	bgt.w	8009504 <_dtoa_r+0x89c>
 80093b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093b6:	2a00      	cmp	r2, #0
 80093b8:	f000 80a0 	beq.w	80094fc <_dtoa_r+0x894>
 80093bc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80093c0:	9e06      	ldr	r6, [sp, #24]
 80093c2:	4645      	mov	r5, r8
 80093c4:	9a04      	ldr	r2, [sp, #16]
 80093c6:	2101      	movs	r1, #1
 80093c8:	441a      	add	r2, r3
 80093ca:	4620      	mov	r0, r4
 80093cc:	4498      	add	r8, r3
 80093ce:	9204      	str	r2, [sp, #16]
 80093d0:	f000 fb4c 	bl	8009a6c <__i2b>
 80093d4:	4607      	mov	r7, r0
 80093d6:	2d00      	cmp	r5, #0
 80093d8:	dd0b      	ble.n	80093f2 <_dtoa_r+0x78a>
 80093da:	9b04      	ldr	r3, [sp, #16]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	dd08      	ble.n	80093f2 <_dtoa_r+0x78a>
 80093e0:	42ab      	cmp	r3, r5
 80093e2:	9a04      	ldr	r2, [sp, #16]
 80093e4:	bfa8      	it	ge
 80093e6:	462b      	movge	r3, r5
 80093e8:	eba8 0803 	sub.w	r8, r8, r3
 80093ec:	1aed      	subs	r5, r5, r3
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	9304      	str	r3, [sp, #16]
 80093f2:	9b06      	ldr	r3, [sp, #24]
 80093f4:	b1fb      	cbz	r3, 8009436 <_dtoa_r+0x7ce>
 80093f6:	9b08      	ldr	r3, [sp, #32]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f000 809f 	beq.w	800953c <_dtoa_r+0x8d4>
 80093fe:	2e00      	cmp	r6, #0
 8009400:	dd11      	ble.n	8009426 <_dtoa_r+0x7be>
 8009402:	4639      	mov	r1, r7
 8009404:	4632      	mov	r2, r6
 8009406:	4620      	mov	r0, r4
 8009408:	f000 fbec 	bl	8009be4 <__pow5mult>
 800940c:	465a      	mov	r2, fp
 800940e:	4601      	mov	r1, r0
 8009410:	4607      	mov	r7, r0
 8009412:	4620      	mov	r0, r4
 8009414:	f000 fb40 	bl	8009a98 <__multiply>
 8009418:	4659      	mov	r1, fp
 800941a:	9007      	str	r0, [sp, #28]
 800941c:	4620      	mov	r0, r4
 800941e:	f000 fa69 	bl	80098f4 <_Bfree>
 8009422:	9b07      	ldr	r3, [sp, #28]
 8009424:	469b      	mov	fp, r3
 8009426:	9b06      	ldr	r3, [sp, #24]
 8009428:	1b9a      	subs	r2, r3, r6
 800942a:	d004      	beq.n	8009436 <_dtoa_r+0x7ce>
 800942c:	4659      	mov	r1, fp
 800942e:	4620      	mov	r0, r4
 8009430:	f000 fbd8 	bl	8009be4 <__pow5mult>
 8009434:	4683      	mov	fp, r0
 8009436:	2101      	movs	r1, #1
 8009438:	4620      	mov	r0, r4
 800943a:	f000 fb17 	bl	8009a6c <__i2b>
 800943e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009440:	2b00      	cmp	r3, #0
 8009442:	4606      	mov	r6, r0
 8009444:	dd7c      	ble.n	8009540 <_dtoa_r+0x8d8>
 8009446:	461a      	mov	r2, r3
 8009448:	4601      	mov	r1, r0
 800944a:	4620      	mov	r0, r4
 800944c:	f000 fbca 	bl	8009be4 <__pow5mult>
 8009450:	9b05      	ldr	r3, [sp, #20]
 8009452:	2b01      	cmp	r3, #1
 8009454:	4606      	mov	r6, r0
 8009456:	dd76      	ble.n	8009546 <_dtoa_r+0x8de>
 8009458:	2300      	movs	r3, #0
 800945a:	9306      	str	r3, [sp, #24]
 800945c:	6933      	ldr	r3, [r6, #16]
 800945e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009462:	6918      	ldr	r0, [r3, #16]
 8009464:	f000 fab2 	bl	80099cc <__hi0bits>
 8009468:	f1c0 0020 	rsb	r0, r0, #32
 800946c:	9b04      	ldr	r3, [sp, #16]
 800946e:	4418      	add	r0, r3
 8009470:	f010 001f 	ands.w	r0, r0, #31
 8009474:	f000 8086 	beq.w	8009584 <_dtoa_r+0x91c>
 8009478:	f1c0 0320 	rsb	r3, r0, #32
 800947c:	2b04      	cmp	r3, #4
 800947e:	dd7f      	ble.n	8009580 <_dtoa_r+0x918>
 8009480:	f1c0 001c 	rsb	r0, r0, #28
 8009484:	9b04      	ldr	r3, [sp, #16]
 8009486:	4403      	add	r3, r0
 8009488:	4480      	add	r8, r0
 800948a:	4405      	add	r5, r0
 800948c:	9304      	str	r3, [sp, #16]
 800948e:	f1b8 0f00 	cmp.w	r8, #0
 8009492:	dd05      	ble.n	80094a0 <_dtoa_r+0x838>
 8009494:	4659      	mov	r1, fp
 8009496:	4642      	mov	r2, r8
 8009498:	4620      	mov	r0, r4
 800949a:	f000 fbfd 	bl	8009c98 <__lshift>
 800949e:	4683      	mov	fp, r0
 80094a0:	9b04      	ldr	r3, [sp, #16]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	dd05      	ble.n	80094b2 <_dtoa_r+0x84a>
 80094a6:	4631      	mov	r1, r6
 80094a8:	461a      	mov	r2, r3
 80094aa:	4620      	mov	r0, r4
 80094ac:	f000 fbf4 	bl	8009c98 <__lshift>
 80094b0:	4606      	mov	r6, r0
 80094b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d069      	beq.n	800958c <_dtoa_r+0x924>
 80094b8:	4631      	mov	r1, r6
 80094ba:	4658      	mov	r0, fp
 80094bc:	f000 fc58 	bl	8009d70 <__mcmp>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	da63      	bge.n	800958c <_dtoa_r+0x924>
 80094c4:	2300      	movs	r3, #0
 80094c6:	4659      	mov	r1, fp
 80094c8:	220a      	movs	r2, #10
 80094ca:	4620      	mov	r0, r4
 80094cc:	f000 fa34 	bl	8009938 <__multadd>
 80094d0:	9b08      	ldr	r3, [sp, #32]
 80094d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094d6:	4683      	mov	fp, r0
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 818f 	beq.w	80097fc <_dtoa_r+0xb94>
 80094de:	4639      	mov	r1, r7
 80094e0:	2300      	movs	r3, #0
 80094e2:	220a      	movs	r2, #10
 80094e4:	4620      	mov	r0, r4
 80094e6:	f000 fa27 	bl	8009938 <__multadd>
 80094ea:	f1b9 0f00 	cmp.w	r9, #0
 80094ee:	4607      	mov	r7, r0
 80094f0:	f300 808e 	bgt.w	8009610 <_dtoa_r+0x9a8>
 80094f4:	9b05      	ldr	r3, [sp, #20]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	dc50      	bgt.n	800959c <_dtoa_r+0x934>
 80094fa:	e089      	b.n	8009610 <_dtoa_r+0x9a8>
 80094fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009502:	e75d      	b.n	80093c0 <_dtoa_r+0x758>
 8009504:	9b01      	ldr	r3, [sp, #4]
 8009506:	1e5e      	subs	r6, r3, #1
 8009508:	9b06      	ldr	r3, [sp, #24]
 800950a:	42b3      	cmp	r3, r6
 800950c:	bfbf      	itttt	lt
 800950e:	9b06      	ldrlt	r3, [sp, #24]
 8009510:	9606      	strlt	r6, [sp, #24]
 8009512:	1af2      	sublt	r2, r6, r3
 8009514:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009516:	bfb6      	itet	lt
 8009518:	189b      	addlt	r3, r3, r2
 800951a:	1b9e      	subge	r6, r3, r6
 800951c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800951e:	9b01      	ldr	r3, [sp, #4]
 8009520:	bfb8      	it	lt
 8009522:	2600      	movlt	r6, #0
 8009524:	2b00      	cmp	r3, #0
 8009526:	bfb5      	itete	lt
 8009528:	eba8 0503 	sublt.w	r5, r8, r3
 800952c:	9b01      	ldrge	r3, [sp, #4]
 800952e:	2300      	movlt	r3, #0
 8009530:	4645      	movge	r5, r8
 8009532:	e747      	b.n	80093c4 <_dtoa_r+0x75c>
 8009534:	9e06      	ldr	r6, [sp, #24]
 8009536:	9f08      	ldr	r7, [sp, #32]
 8009538:	4645      	mov	r5, r8
 800953a:	e74c      	b.n	80093d6 <_dtoa_r+0x76e>
 800953c:	9a06      	ldr	r2, [sp, #24]
 800953e:	e775      	b.n	800942c <_dtoa_r+0x7c4>
 8009540:	9b05      	ldr	r3, [sp, #20]
 8009542:	2b01      	cmp	r3, #1
 8009544:	dc18      	bgt.n	8009578 <_dtoa_r+0x910>
 8009546:	9b02      	ldr	r3, [sp, #8]
 8009548:	b9b3      	cbnz	r3, 8009578 <_dtoa_r+0x910>
 800954a:	9b03      	ldr	r3, [sp, #12]
 800954c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009550:	b9a3      	cbnz	r3, 800957c <_dtoa_r+0x914>
 8009552:	9b03      	ldr	r3, [sp, #12]
 8009554:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009558:	0d1b      	lsrs	r3, r3, #20
 800955a:	051b      	lsls	r3, r3, #20
 800955c:	b12b      	cbz	r3, 800956a <_dtoa_r+0x902>
 800955e:	9b04      	ldr	r3, [sp, #16]
 8009560:	3301      	adds	r3, #1
 8009562:	9304      	str	r3, [sp, #16]
 8009564:	f108 0801 	add.w	r8, r8, #1
 8009568:	2301      	movs	r3, #1
 800956a:	9306      	str	r3, [sp, #24]
 800956c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800956e:	2b00      	cmp	r3, #0
 8009570:	f47f af74 	bne.w	800945c <_dtoa_r+0x7f4>
 8009574:	2001      	movs	r0, #1
 8009576:	e779      	b.n	800946c <_dtoa_r+0x804>
 8009578:	2300      	movs	r3, #0
 800957a:	e7f6      	b.n	800956a <_dtoa_r+0x902>
 800957c:	9b02      	ldr	r3, [sp, #8]
 800957e:	e7f4      	b.n	800956a <_dtoa_r+0x902>
 8009580:	d085      	beq.n	800948e <_dtoa_r+0x826>
 8009582:	4618      	mov	r0, r3
 8009584:	301c      	adds	r0, #28
 8009586:	e77d      	b.n	8009484 <_dtoa_r+0x81c>
 8009588:	40240000 	.word	0x40240000
 800958c:	9b01      	ldr	r3, [sp, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	dc38      	bgt.n	8009604 <_dtoa_r+0x99c>
 8009592:	9b05      	ldr	r3, [sp, #20]
 8009594:	2b02      	cmp	r3, #2
 8009596:	dd35      	ble.n	8009604 <_dtoa_r+0x99c>
 8009598:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800959c:	f1b9 0f00 	cmp.w	r9, #0
 80095a0:	d10d      	bne.n	80095be <_dtoa_r+0x956>
 80095a2:	4631      	mov	r1, r6
 80095a4:	464b      	mov	r3, r9
 80095a6:	2205      	movs	r2, #5
 80095a8:	4620      	mov	r0, r4
 80095aa:	f000 f9c5 	bl	8009938 <__multadd>
 80095ae:	4601      	mov	r1, r0
 80095b0:	4606      	mov	r6, r0
 80095b2:	4658      	mov	r0, fp
 80095b4:	f000 fbdc 	bl	8009d70 <__mcmp>
 80095b8:	2800      	cmp	r0, #0
 80095ba:	f73f adbd 	bgt.w	8009138 <_dtoa_r+0x4d0>
 80095be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c0:	9d00      	ldr	r5, [sp, #0]
 80095c2:	ea6f 0a03 	mvn.w	sl, r3
 80095c6:	f04f 0800 	mov.w	r8, #0
 80095ca:	4631      	mov	r1, r6
 80095cc:	4620      	mov	r0, r4
 80095ce:	f000 f991 	bl	80098f4 <_Bfree>
 80095d2:	2f00      	cmp	r7, #0
 80095d4:	f43f aeb4 	beq.w	8009340 <_dtoa_r+0x6d8>
 80095d8:	f1b8 0f00 	cmp.w	r8, #0
 80095dc:	d005      	beq.n	80095ea <_dtoa_r+0x982>
 80095de:	45b8      	cmp	r8, r7
 80095e0:	d003      	beq.n	80095ea <_dtoa_r+0x982>
 80095e2:	4641      	mov	r1, r8
 80095e4:	4620      	mov	r0, r4
 80095e6:	f000 f985 	bl	80098f4 <_Bfree>
 80095ea:	4639      	mov	r1, r7
 80095ec:	4620      	mov	r0, r4
 80095ee:	f000 f981 	bl	80098f4 <_Bfree>
 80095f2:	e6a5      	b.n	8009340 <_dtoa_r+0x6d8>
 80095f4:	2600      	movs	r6, #0
 80095f6:	4637      	mov	r7, r6
 80095f8:	e7e1      	b.n	80095be <_dtoa_r+0x956>
 80095fa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80095fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009600:	4637      	mov	r7, r6
 8009602:	e599      	b.n	8009138 <_dtoa_r+0x4d0>
 8009604:	9b08      	ldr	r3, [sp, #32]
 8009606:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800960a:	2b00      	cmp	r3, #0
 800960c:	f000 80fd 	beq.w	800980a <_dtoa_r+0xba2>
 8009610:	2d00      	cmp	r5, #0
 8009612:	dd05      	ble.n	8009620 <_dtoa_r+0x9b8>
 8009614:	4639      	mov	r1, r7
 8009616:	462a      	mov	r2, r5
 8009618:	4620      	mov	r0, r4
 800961a:	f000 fb3d 	bl	8009c98 <__lshift>
 800961e:	4607      	mov	r7, r0
 8009620:	9b06      	ldr	r3, [sp, #24]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d05c      	beq.n	80096e0 <_dtoa_r+0xa78>
 8009626:	6879      	ldr	r1, [r7, #4]
 8009628:	4620      	mov	r0, r4
 800962a:	f000 f923 	bl	8009874 <_Balloc>
 800962e:	4605      	mov	r5, r0
 8009630:	b928      	cbnz	r0, 800963e <_dtoa_r+0x9d6>
 8009632:	4b80      	ldr	r3, [pc, #512]	; (8009834 <_dtoa_r+0xbcc>)
 8009634:	4602      	mov	r2, r0
 8009636:	f240 21ea 	movw	r1, #746	; 0x2ea
 800963a:	f7ff bb2e 	b.w	8008c9a <_dtoa_r+0x32>
 800963e:	693a      	ldr	r2, [r7, #16]
 8009640:	3202      	adds	r2, #2
 8009642:	0092      	lsls	r2, r2, #2
 8009644:	f107 010c 	add.w	r1, r7, #12
 8009648:	300c      	adds	r0, #12
 800964a:	f000 f905 	bl	8009858 <memcpy>
 800964e:	2201      	movs	r2, #1
 8009650:	4629      	mov	r1, r5
 8009652:	4620      	mov	r0, r4
 8009654:	f000 fb20 	bl	8009c98 <__lshift>
 8009658:	9b00      	ldr	r3, [sp, #0]
 800965a:	3301      	adds	r3, #1
 800965c:	9301      	str	r3, [sp, #4]
 800965e:	9b00      	ldr	r3, [sp, #0]
 8009660:	444b      	add	r3, r9
 8009662:	9307      	str	r3, [sp, #28]
 8009664:	9b02      	ldr	r3, [sp, #8]
 8009666:	f003 0301 	and.w	r3, r3, #1
 800966a:	46b8      	mov	r8, r7
 800966c:	9306      	str	r3, [sp, #24]
 800966e:	4607      	mov	r7, r0
 8009670:	9b01      	ldr	r3, [sp, #4]
 8009672:	4631      	mov	r1, r6
 8009674:	3b01      	subs	r3, #1
 8009676:	4658      	mov	r0, fp
 8009678:	9302      	str	r3, [sp, #8]
 800967a:	f7ff fa67 	bl	8008b4c <quorem>
 800967e:	4603      	mov	r3, r0
 8009680:	3330      	adds	r3, #48	; 0x30
 8009682:	9004      	str	r0, [sp, #16]
 8009684:	4641      	mov	r1, r8
 8009686:	4658      	mov	r0, fp
 8009688:	9308      	str	r3, [sp, #32]
 800968a:	f000 fb71 	bl	8009d70 <__mcmp>
 800968e:	463a      	mov	r2, r7
 8009690:	4681      	mov	r9, r0
 8009692:	4631      	mov	r1, r6
 8009694:	4620      	mov	r0, r4
 8009696:	f000 fb87 	bl	8009da8 <__mdiff>
 800969a:	68c2      	ldr	r2, [r0, #12]
 800969c:	9b08      	ldr	r3, [sp, #32]
 800969e:	4605      	mov	r5, r0
 80096a0:	bb02      	cbnz	r2, 80096e4 <_dtoa_r+0xa7c>
 80096a2:	4601      	mov	r1, r0
 80096a4:	4658      	mov	r0, fp
 80096a6:	f000 fb63 	bl	8009d70 <__mcmp>
 80096aa:	9b08      	ldr	r3, [sp, #32]
 80096ac:	4602      	mov	r2, r0
 80096ae:	4629      	mov	r1, r5
 80096b0:	4620      	mov	r0, r4
 80096b2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80096b6:	f000 f91d 	bl	80098f4 <_Bfree>
 80096ba:	9b05      	ldr	r3, [sp, #20]
 80096bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096be:	9d01      	ldr	r5, [sp, #4]
 80096c0:	ea43 0102 	orr.w	r1, r3, r2
 80096c4:	9b06      	ldr	r3, [sp, #24]
 80096c6:	430b      	orrs	r3, r1
 80096c8:	9b08      	ldr	r3, [sp, #32]
 80096ca:	d10d      	bne.n	80096e8 <_dtoa_r+0xa80>
 80096cc:	2b39      	cmp	r3, #57	; 0x39
 80096ce:	d029      	beq.n	8009724 <_dtoa_r+0xabc>
 80096d0:	f1b9 0f00 	cmp.w	r9, #0
 80096d4:	dd01      	ble.n	80096da <_dtoa_r+0xa72>
 80096d6:	9b04      	ldr	r3, [sp, #16]
 80096d8:	3331      	adds	r3, #49	; 0x31
 80096da:	9a02      	ldr	r2, [sp, #8]
 80096dc:	7013      	strb	r3, [r2, #0]
 80096de:	e774      	b.n	80095ca <_dtoa_r+0x962>
 80096e0:	4638      	mov	r0, r7
 80096e2:	e7b9      	b.n	8009658 <_dtoa_r+0x9f0>
 80096e4:	2201      	movs	r2, #1
 80096e6:	e7e2      	b.n	80096ae <_dtoa_r+0xa46>
 80096e8:	f1b9 0f00 	cmp.w	r9, #0
 80096ec:	db06      	blt.n	80096fc <_dtoa_r+0xa94>
 80096ee:	9905      	ldr	r1, [sp, #20]
 80096f0:	ea41 0909 	orr.w	r9, r1, r9
 80096f4:	9906      	ldr	r1, [sp, #24]
 80096f6:	ea59 0101 	orrs.w	r1, r9, r1
 80096fa:	d120      	bne.n	800973e <_dtoa_r+0xad6>
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	ddec      	ble.n	80096da <_dtoa_r+0xa72>
 8009700:	4659      	mov	r1, fp
 8009702:	2201      	movs	r2, #1
 8009704:	4620      	mov	r0, r4
 8009706:	9301      	str	r3, [sp, #4]
 8009708:	f000 fac6 	bl	8009c98 <__lshift>
 800970c:	4631      	mov	r1, r6
 800970e:	4683      	mov	fp, r0
 8009710:	f000 fb2e 	bl	8009d70 <__mcmp>
 8009714:	2800      	cmp	r0, #0
 8009716:	9b01      	ldr	r3, [sp, #4]
 8009718:	dc02      	bgt.n	8009720 <_dtoa_r+0xab8>
 800971a:	d1de      	bne.n	80096da <_dtoa_r+0xa72>
 800971c:	07da      	lsls	r2, r3, #31
 800971e:	d5dc      	bpl.n	80096da <_dtoa_r+0xa72>
 8009720:	2b39      	cmp	r3, #57	; 0x39
 8009722:	d1d8      	bne.n	80096d6 <_dtoa_r+0xa6e>
 8009724:	9a02      	ldr	r2, [sp, #8]
 8009726:	2339      	movs	r3, #57	; 0x39
 8009728:	7013      	strb	r3, [r2, #0]
 800972a:	462b      	mov	r3, r5
 800972c:	461d      	mov	r5, r3
 800972e:	3b01      	subs	r3, #1
 8009730:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009734:	2a39      	cmp	r2, #57	; 0x39
 8009736:	d050      	beq.n	80097da <_dtoa_r+0xb72>
 8009738:	3201      	adds	r2, #1
 800973a:	701a      	strb	r2, [r3, #0]
 800973c:	e745      	b.n	80095ca <_dtoa_r+0x962>
 800973e:	2a00      	cmp	r2, #0
 8009740:	dd03      	ble.n	800974a <_dtoa_r+0xae2>
 8009742:	2b39      	cmp	r3, #57	; 0x39
 8009744:	d0ee      	beq.n	8009724 <_dtoa_r+0xabc>
 8009746:	3301      	adds	r3, #1
 8009748:	e7c7      	b.n	80096da <_dtoa_r+0xa72>
 800974a:	9a01      	ldr	r2, [sp, #4]
 800974c:	9907      	ldr	r1, [sp, #28]
 800974e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009752:	428a      	cmp	r2, r1
 8009754:	d02a      	beq.n	80097ac <_dtoa_r+0xb44>
 8009756:	4659      	mov	r1, fp
 8009758:	2300      	movs	r3, #0
 800975a:	220a      	movs	r2, #10
 800975c:	4620      	mov	r0, r4
 800975e:	f000 f8eb 	bl	8009938 <__multadd>
 8009762:	45b8      	cmp	r8, r7
 8009764:	4683      	mov	fp, r0
 8009766:	f04f 0300 	mov.w	r3, #0
 800976a:	f04f 020a 	mov.w	r2, #10
 800976e:	4641      	mov	r1, r8
 8009770:	4620      	mov	r0, r4
 8009772:	d107      	bne.n	8009784 <_dtoa_r+0xb1c>
 8009774:	f000 f8e0 	bl	8009938 <__multadd>
 8009778:	4680      	mov	r8, r0
 800977a:	4607      	mov	r7, r0
 800977c:	9b01      	ldr	r3, [sp, #4]
 800977e:	3301      	adds	r3, #1
 8009780:	9301      	str	r3, [sp, #4]
 8009782:	e775      	b.n	8009670 <_dtoa_r+0xa08>
 8009784:	f000 f8d8 	bl	8009938 <__multadd>
 8009788:	4639      	mov	r1, r7
 800978a:	4680      	mov	r8, r0
 800978c:	2300      	movs	r3, #0
 800978e:	220a      	movs	r2, #10
 8009790:	4620      	mov	r0, r4
 8009792:	f000 f8d1 	bl	8009938 <__multadd>
 8009796:	4607      	mov	r7, r0
 8009798:	e7f0      	b.n	800977c <_dtoa_r+0xb14>
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	9a00      	ldr	r2, [sp, #0]
 80097a0:	bfcc      	ite	gt
 80097a2:	464d      	movgt	r5, r9
 80097a4:	2501      	movle	r5, #1
 80097a6:	4415      	add	r5, r2
 80097a8:	f04f 0800 	mov.w	r8, #0
 80097ac:	4659      	mov	r1, fp
 80097ae:	2201      	movs	r2, #1
 80097b0:	4620      	mov	r0, r4
 80097b2:	9301      	str	r3, [sp, #4]
 80097b4:	f000 fa70 	bl	8009c98 <__lshift>
 80097b8:	4631      	mov	r1, r6
 80097ba:	4683      	mov	fp, r0
 80097bc:	f000 fad8 	bl	8009d70 <__mcmp>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	dcb2      	bgt.n	800972a <_dtoa_r+0xac2>
 80097c4:	d102      	bne.n	80097cc <_dtoa_r+0xb64>
 80097c6:	9b01      	ldr	r3, [sp, #4]
 80097c8:	07db      	lsls	r3, r3, #31
 80097ca:	d4ae      	bmi.n	800972a <_dtoa_r+0xac2>
 80097cc:	462b      	mov	r3, r5
 80097ce:	461d      	mov	r5, r3
 80097d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097d4:	2a30      	cmp	r2, #48	; 0x30
 80097d6:	d0fa      	beq.n	80097ce <_dtoa_r+0xb66>
 80097d8:	e6f7      	b.n	80095ca <_dtoa_r+0x962>
 80097da:	9a00      	ldr	r2, [sp, #0]
 80097dc:	429a      	cmp	r2, r3
 80097de:	d1a5      	bne.n	800972c <_dtoa_r+0xac4>
 80097e0:	f10a 0a01 	add.w	sl, sl, #1
 80097e4:	2331      	movs	r3, #49	; 0x31
 80097e6:	e779      	b.n	80096dc <_dtoa_r+0xa74>
 80097e8:	4b13      	ldr	r3, [pc, #76]	; (8009838 <_dtoa_r+0xbd0>)
 80097ea:	f7ff baaf 	b.w	8008d4c <_dtoa_r+0xe4>
 80097ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f47f aa86 	bne.w	8008d02 <_dtoa_r+0x9a>
 80097f6:	4b11      	ldr	r3, [pc, #68]	; (800983c <_dtoa_r+0xbd4>)
 80097f8:	f7ff baa8 	b.w	8008d4c <_dtoa_r+0xe4>
 80097fc:	f1b9 0f00 	cmp.w	r9, #0
 8009800:	dc03      	bgt.n	800980a <_dtoa_r+0xba2>
 8009802:	9b05      	ldr	r3, [sp, #20]
 8009804:	2b02      	cmp	r3, #2
 8009806:	f73f aec9 	bgt.w	800959c <_dtoa_r+0x934>
 800980a:	9d00      	ldr	r5, [sp, #0]
 800980c:	4631      	mov	r1, r6
 800980e:	4658      	mov	r0, fp
 8009810:	f7ff f99c 	bl	8008b4c <quorem>
 8009814:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009818:	f805 3b01 	strb.w	r3, [r5], #1
 800981c:	9a00      	ldr	r2, [sp, #0]
 800981e:	1aaa      	subs	r2, r5, r2
 8009820:	4591      	cmp	r9, r2
 8009822:	ddba      	ble.n	800979a <_dtoa_r+0xb32>
 8009824:	4659      	mov	r1, fp
 8009826:	2300      	movs	r3, #0
 8009828:	220a      	movs	r2, #10
 800982a:	4620      	mov	r0, r4
 800982c:	f000 f884 	bl	8009938 <__multadd>
 8009830:	4683      	mov	fp, r0
 8009832:	e7eb      	b.n	800980c <_dtoa_r+0xba4>
 8009834:	0800b583 	.word	0x0800b583
 8009838:	0800b4dc 	.word	0x0800b4dc
 800983c:	0800b500 	.word	0x0800b500

08009840 <_localeconv_r>:
 8009840:	4800      	ldr	r0, [pc, #0]	; (8009844 <_localeconv_r+0x4>)
 8009842:	4770      	bx	lr
 8009844:	20000160 	.word	0x20000160

08009848 <malloc>:
 8009848:	4b02      	ldr	r3, [pc, #8]	; (8009854 <malloc+0xc>)
 800984a:	4601      	mov	r1, r0
 800984c:	6818      	ldr	r0, [r3, #0]
 800984e:	f000 bbef 	b.w	800a030 <_malloc_r>
 8009852:	bf00      	nop
 8009854:	2000000c 	.word	0x2000000c

08009858 <memcpy>:
 8009858:	440a      	add	r2, r1
 800985a:	4291      	cmp	r1, r2
 800985c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009860:	d100      	bne.n	8009864 <memcpy+0xc>
 8009862:	4770      	bx	lr
 8009864:	b510      	push	{r4, lr}
 8009866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800986a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800986e:	4291      	cmp	r1, r2
 8009870:	d1f9      	bne.n	8009866 <memcpy+0xe>
 8009872:	bd10      	pop	{r4, pc}

08009874 <_Balloc>:
 8009874:	b570      	push	{r4, r5, r6, lr}
 8009876:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009878:	4604      	mov	r4, r0
 800987a:	460d      	mov	r5, r1
 800987c:	b976      	cbnz	r6, 800989c <_Balloc+0x28>
 800987e:	2010      	movs	r0, #16
 8009880:	f7ff ffe2 	bl	8009848 <malloc>
 8009884:	4602      	mov	r2, r0
 8009886:	6260      	str	r0, [r4, #36]	; 0x24
 8009888:	b920      	cbnz	r0, 8009894 <_Balloc+0x20>
 800988a:	4b18      	ldr	r3, [pc, #96]	; (80098ec <_Balloc+0x78>)
 800988c:	4818      	ldr	r0, [pc, #96]	; (80098f0 <_Balloc+0x7c>)
 800988e:	2166      	movs	r1, #102	; 0x66
 8009890:	f000 fd94 	bl	800a3bc <__assert_func>
 8009894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009898:	6006      	str	r6, [r0, #0]
 800989a:	60c6      	str	r6, [r0, #12]
 800989c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800989e:	68f3      	ldr	r3, [r6, #12]
 80098a0:	b183      	cbz	r3, 80098c4 <_Balloc+0x50>
 80098a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80098aa:	b9b8      	cbnz	r0, 80098dc <_Balloc+0x68>
 80098ac:	2101      	movs	r1, #1
 80098ae:	fa01 f605 	lsl.w	r6, r1, r5
 80098b2:	1d72      	adds	r2, r6, #5
 80098b4:	0092      	lsls	r2, r2, #2
 80098b6:	4620      	mov	r0, r4
 80098b8:	f000 fb5a 	bl	8009f70 <_calloc_r>
 80098bc:	b160      	cbz	r0, 80098d8 <_Balloc+0x64>
 80098be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80098c2:	e00e      	b.n	80098e2 <_Balloc+0x6e>
 80098c4:	2221      	movs	r2, #33	; 0x21
 80098c6:	2104      	movs	r1, #4
 80098c8:	4620      	mov	r0, r4
 80098ca:	f000 fb51 	bl	8009f70 <_calloc_r>
 80098ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098d0:	60f0      	str	r0, [r6, #12]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1e4      	bne.n	80098a2 <_Balloc+0x2e>
 80098d8:	2000      	movs	r0, #0
 80098da:	bd70      	pop	{r4, r5, r6, pc}
 80098dc:	6802      	ldr	r2, [r0, #0]
 80098de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098e2:	2300      	movs	r3, #0
 80098e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098e8:	e7f7      	b.n	80098da <_Balloc+0x66>
 80098ea:	bf00      	nop
 80098ec:	0800b50d 	.word	0x0800b50d
 80098f0:	0800b594 	.word	0x0800b594

080098f4 <_Bfree>:
 80098f4:	b570      	push	{r4, r5, r6, lr}
 80098f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098f8:	4605      	mov	r5, r0
 80098fa:	460c      	mov	r4, r1
 80098fc:	b976      	cbnz	r6, 800991c <_Bfree+0x28>
 80098fe:	2010      	movs	r0, #16
 8009900:	f7ff ffa2 	bl	8009848 <malloc>
 8009904:	4602      	mov	r2, r0
 8009906:	6268      	str	r0, [r5, #36]	; 0x24
 8009908:	b920      	cbnz	r0, 8009914 <_Bfree+0x20>
 800990a:	4b09      	ldr	r3, [pc, #36]	; (8009930 <_Bfree+0x3c>)
 800990c:	4809      	ldr	r0, [pc, #36]	; (8009934 <_Bfree+0x40>)
 800990e:	218a      	movs	r1, #138	; 0x8a
 8009910:	f000 fd54 	bl	800a3bc <__assert_func>
 8009914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009918:	6006      	str	r6, [r0, #0]
 800991a:	60c6      	str	r6, [r0, #12]
 800991c:	b13c      	cbz	r4, 800992e <_Bfree+0x3a>
 800991e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009920:	6862      	ldr	r2, [r4, #4]
 8009922:	68db      	ldr	r3, [r3, #12]
 8009924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009928:	6021      	str	r1, [r4, #0]
 800992a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800992e:	bd70      	pop	{r4, r5, r6, pc}
 8009930:	0800b50d 	.word	0x0800b50d
 8009934:	0800b594 	.word	0x0800b594

08009938 <__multadd>:
 8009938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800993c:	690e      	ldr	r6, [r1, #16]
 800993e:	4607      	mov	r7, r0
 8009940:	4698      	mov	r8, r3
 8009942:	460c      	mov	r4, r1
 8009944:	f101 0014 	add.w	r0, r1, #20
 8009948:	2300      	movs	r3, #0
 800994a:	6805      	ldr	r5, [r0, #0]
 800994c:	b2a9      	uxth	r1, r5
 800994e:	fb02 8101 	mla	r1, r2, r1, r8
 8009952:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009956:	0c2d      	lsrs	r5, r5, #16
 8009958:	fb02 c505 	mla	r5, r2, r5, ip
 800995c:	b289      	uxth	r1, r1
 800995e:	3301      	adds	r3, #1
 8009960:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009964:	429e      	cmp	r6, r3
 8009966:	f840 1b04 	str.w	r1, [r0], #4
 800996a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800996e:	dcec      	bgt.n	800994a <__multadd+0x12>
 8009970:	f1b8 0f00 	cmp.w	r8, #0
 8009974:	d022      	beq.n	80099bc <__multadd+0x84>
 8009976:	68a3      	ldr	r3, [r4, #8]
 8009978:	42b3      	cmp	r3, r6
 800997a:	dc19      	bgt.n	80099b0 <__multadd+0x78>
 800997c:	6861      	ldr	r1, [r4, #4]
 800997e:	4638      	mov	r0, r7
 8009980:	3101      	adds	r1, #1
 8009982:	f7ff ff77 	bl	8009874 <_Balloc>
 8009986:	4605      	mov	r5, r0
 8009988:	b928      	cbnz	r0, 8009996 <__multadd+0x5e>
 800998a:	4602      	mov	r2, r0
 800998c:	4b0d      	ldr	r3, [pc, #52]	; (80099c4 <__multadd+0x8c>)
 800998e:	480e      	ldr	r0, [pc, #56]	; (80099c8 <__multadd+0x90>)
 8009990:	21b5      	movs	r1, #181	; 0xb5
 8009992:	f000 fd13 	bl	800a3bc <__assert_func>
 8009996:	6922      	ldr	r2, [r4, #16]
 8009998:	3202      	adds	r2, #2
 800999a:	f104 010c 	add.w	r1, r4, #12
 800999e:	0092      	lsls	r2, r2, #2
 80099a0:	300c      	adds	r0, #12
 80099a2:	f7ff ff59 	bl	8009858 <memcpy>
 80099a6:	4621      	mov	r1, r4
 80099a8:	4638      	mov	r0, r7
 80099aa:	f7ff ffa3 	bl	80098f4 <_Bfree>
 80099ae:	462c      	mov	r4, r5
 80099b0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80099b4:	3601      	adds	r6, #1
 80099b6:	f8c3 8014 	str.w	r8, [r3, #20]
 80099ba:	6126      	str	r6, [r4, #16]
 80099bc:	4620      	mov	r0, r4
 80099be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c2:	bf00      	nop
 80099c4:	0800b583 	.word	0x0800b583
 80099c8:	0800b594 	.word	0x0800b594

080099cc <__hi0bits>:
 80099cc:	0c03      	lsrs	r3, r0, #16
 80099ce:	041b      	lsls	r3, r3, #16
 80099d0:	b9d3      	cbnz	r3, 8009a08 <__hi0bits+0x3c>
 80099d2:	0400      	lsls	r0, r0, #16
 80099d4:	2310      	movs	r3, #16
 80099d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80099da:	bf04      	itt	eq
 80099dc:	0200      	lsleq	r0, r0, #8
 80099de:	3308      	addeq	r3, #8
 80099e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80099e4:	bf04      	itt	eq
 80099e6:	0100      	lsleq	r0, r0, #4
 80099e8:	3304      	addeq	r3, #4
 80099ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80099ee:	bf04      	itt	eq
 80099f0:	0080      	lsleq	r0, r0, #2
 80099f2:	3302      	addeq	r3, #2
 80099f4:	2800      	cmp	r0, #0
 80099f6:	db05      	blt.n	8009a04 <__hi0bits+0x38>
 80099f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80099fc:	f103 0301 	add.w	r3, r3, #1
 8009a00:	bf08      	it	eq
 8009a02:	2320      	moveq	r3, #32
 8009a04:	4618      	mov	r0, r3
 8009a06:	4770      	bx	lr
 8009a08:	2300      	movs	r3, #0
 8009a0a:	e7e4      	b.n	80099d6 <__hi0bits+0xa>

08009a0c <__lo0bits>:
 8009a0c:	6803      	ldr	r3, [r0, #0]
 8009a0e:	f013 0207 	ands.w	r2, r3, #7
 8009a12:	4601      	mov	r1, r0
 8009a14:	d00b      	beq.n	8009a2e <__lo0bits+0x22>
 8009a16:	07da      	lsls	r2, r3, #31
 8009a18:	d424      	bmi.n	8009a64 <__lo0bits+0x58>
 8009a1a:	0798      	lsls	r0, r3, #30
 8009a1c:	bf49      	itett	mi
 8009a1e:	085b      	lsrmi	r3, r3, #1
 8009a20:	089b      	lsrpl	r3, r3, #2
 8009a22:	2001      	movmi	r0, #1
 8009a24:	600b      	strmi	r3, [r1, #0]
 8009a26:	bf5c      	itt	pl
 8009a28:	600b      	strpl	r3, [r1, #0]
 8009a2a:	2002      	movpl	r0, #2
 8009a2c:	4770      	bx	lr
 8009a2e:	b298      	uxth	r0, r3
 8009a30:	b9b0      	cbnz	r0, 8009a60 <__lo0bits+0x54>
 8009a32:	0c1b      	lsrs	r3, r3, #16
 8009a34:	2010      	movs	r0, #16
 8009a36:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009a3a:	bf04      	itt	eq
 8009a3c:	0a1b      	lsreq	r3, r3, #8
 8009a3e:	3008      	addeq	r0, #8
 8009a40:	071a      	lsls	r2, r3, #28
 8009a42:	bf04      	itt	eq
 8009a44:	091b      	lsreq	r3, r3, #4
 8009a46:	3004      	addeq	r0, #4
 8009a48:	079a      	lsls	r2, r3, #30
 8009a4a:	bf04      	itt	eq
 8009a4c:	089b      	lsreq	r3, r3, #2
 8009a4e:	3002      	addeq	r0, #2
 8009a50:	07da      	lsls	r2, r3, #31
 8009a52:	d403      	bmi.n	8009a5c <__lo0bits+0x50>
 8009a54:	085b      	lsrs	r3, r3, #1
 8009a56:	f100 0001 	add.w	r0, r0, #1
 8009a5a:	d005      	beq.n	8009a68 <__lo0bits+0x5c>
 8009a5c:	600b      	str	r3, [r1, #0]
 8009a5e:	4770      	bx	lr
 8009a60:	4610      	mov	r0, r2
 8009a62:	e7e8      	b.n	8009a36 <__lo0bits+0x2a>
 8009a64:	2000      	movs	r0, #0
 8009a66:	4770      	bx	lr
 8009a68:	2020      	movs	r0, #32
 8009a6a:	4770      	bx	lr

08009a6c <__i2b>:
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	460c      	mov	r4, r1
 8009a70:	2101      	movs	r1, #1
 8009a72:	f7ff feff 	bl	8009874 <_Balloc>
 8009a76:	4602      	mov	r2, r0
 8009a78:	b928      	cbnz	r0, 8009a86 <__i2b+0x1a>
 8009a7a:	4b05      	ldr	r3, [pc, #20]	; (8009a90 <__i2b+0x24>)
 8009a7c:	4805      	ldr	r0, [pc, #20]	; (8009a94 <__i2b+0x28>)
 8009a7e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009a82:	f000 fc9b 	bl	800a3bc <__assert_func>
 8009a86:	2301      	movs	r3, #1
 8009a88:	6144      	str	r4, [r0, #20]
 8009a8a:	6103      	str	r3, [r0, #16]
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	bf00      	nop
 8009a90:	0800b583 	.word	0x0800b583
 8009a94:	0800b594 	.word	0x0800b594

08009a98 <__multiply>:
 8009a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9c:	4614      	mov	r4, r2
 8009a9e:	690a      	ldr	r2, [r1, #16]
 8009aa0:	6923      	ldr	r3, [r4, #16]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	bfb8      	it	lt
 8009aa6:	460b      	movlt	r3, r1
 8009aa8:	460d      	mov	r5, r1
 8009aaa:	bfbc      	itt	lt
 8009aac:	4625      	movlt	r5, r4
 8009aae:	461c      	movlt	r4, r3
 8009ab0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009ab4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009ab8:	68ab      	ldr	r3, [r5, #8]
 8009aba:	6869      	ldr	r1, [r5, #4]
 8009abc:	eb0a 0709 	add.w	r7, sl, r9
 8009ac0:	42bb      	cmp	r3, r7
 8009ac2:	b085      	sub	sp, #20
 8009ac4:	bfb8      	it	lt
 8009ac6:	3101      	addlt	r1, #1
 8009ac8:	f7ff fed4 	bl	8009874 <_Balloc>
 8009acc:	b930      	cbnz	r0, 8009adc <__multiply+0x44>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	4b42      	ldr	r3, [pc, #264]	; (8009bdc <__multiply+0x144>)
 8009ad2:	4843      	ldr	r0, [pc, #268]	; (8009be0 <__multiply+0x148>)
 8009ad4:	f240 115d 	movw	r1, #349	; 0x15d
 8009ad8:	f000 fc70 	bl	800a3bc <__assert_func>
 8009adc:	f100 0614 	add.w	r6, r0, #20
 8009ae0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009ae4:	4633      	mov	r3, r6
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	4543      	cmp	r3, r8
 8009aea:	d31e      	bcc.n	8009b2a <__multiply+0x92>
 8009aec:	f105 0c14 	add.w	ip, r5, #20
 8009af0:	f104 0314 	add.w	r3, r4, #20
 8009af4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009af8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009afc:	9202      	str	r2, [sp, #8]
 8009afe:	ebac 0205 	sub.w	r2, ip, r5
 8009b02:	3a15      	subs	r2, #21
 8009b04:	f022 0203 	bic.w	r2, r2, #3
 8009b08:	3204      	adds	r2, #4
 8009b0a:	f105 0115 	add.w	r1, r5, #21
 8009b0e:	458c      	cmp	ip, r1
 8009b10:	bf38      	it	cc
 8009b12:	2204      	movcc	r2, #4
 8009b14:	9201      	str	r2, [sp, #4]
 8009b16:	9a02      	ldr	r2, [sp, #8]
 8009b18:	9303      	str	r3, [sp, #12]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d808      	bhi.n	8009b30 <__multiply+0x98>
 8009b1e:	2f00      	cmp	r7, #0
 8009b20:	dc55      	bgt.n	8009bce <__multiply+0x136>
 8009b22:	6107      	str	r7, [r0, #16]
 8009b24:	b005      	add	sp, #20
 8009b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b2a:	f843 2b04 	str.w	r2, [r3], #4
 8009b2e:	e7db      	b.n	8009ae8 <__multiply+0x50>
 8009b30:	f8b3 a000 	ldrh.w	sl, [r3]
 8009b34:	f1ba 0f00 	cmp.w	sl, #0
 8009b38:	d020      	beq.n	8009b7c <__multiply+0xe4>
 8009b3a:	f105 0e14 	add.w	lr, r5, #20
 8009b3e:	46b1      	mov	r9, r6
 8009b40:	2200      	movs	r2, #0
 8009b42:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009b46:	f8d9 b000 	ldr.w	fp, [r9]
 8009b4a:	b2a1      	uxth	r1, r4
 8009b4c:	fa1f fb8b 	uxth.w	fp, fp
 8009b50:	fb0a b101 	mla	r1, sl, r1, fp
 8009b54:	4411      	add	r1, r2
 8009b56:	f8d9 2000 	ldr.w	r2, [r9]
 8009b5a:	0c24      	lsrs	r4, r4, #16
 8009b5c:	0c12      	lsrs	r2, r2, #16
 8009b5e:	fb0a 2404 	mla	r4, sl, r4, r2
 8009b62:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009b66:	b289      	uxth	r1, r1
 8009b68:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009b6c:	45f4      	cmp	ip, lr
 8009b6e:	f849 1b04 	str.w	r1, [r9], #4
 8009b72:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009b76:	d8e4      	bhi.n	8009b42 <__multiply+0xaa>
 8009b78:	9901      	ldr	r1, [sp, #4]
 8009b7a:	5072      	str	r2, [r6, r1]
 8009b7c:	9a03      	ldr	r2, [sp, #12]
 8009b7e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009b82:	3304      	adds	r3, #4
 8009b84:	f1b9 0f00 	cmp.w	r9, #0
 8009b88:	d01f      	beq.n	8009bca <__multiply+0x132>
 8009b8a:	6834      	ldr	r4, [r6, #0]
 8009b8c:	f105 0114 	add.w	r1, r5, #20
 8009b90:	46b6      	mov	lr, r6
 8009b92:	f04f 0a00 	mov.w	sl, #0
 8009b96:	880a      	ldrh	r2, [r1, #0]
 8009b98:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009b9c:	fb09 b202 	mla	r2, r9, r2, fp
 8009ba0:	4492      	add	sl, r2
 8009ba2:	b2a4      	uxth	r4, r4
 8009ba4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009ba8:	f84e 4b04 	str.w	r4, [lr], #4
 8009bac:	f851 4b04 	ldr.w	r4, [r1], #4
 8009bb0:	f8be 2000 	ldrh.w	r2, [lr]
 8009bb4:	0c24      	lsrs	r4, r4, #16
 8009bb6:	fb09 2404 	mla	r4, r9, r4, r2
 8009bba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009bbe:	458c      	cmp	ip, r1
 8009bc0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009bc4:	d8e7      	bhi.n	8009b96 <__multiply+0xfe>
 8009bc6:	9a01      	ldr	r2, [sp, #4]
 8009bc8:	50b4      	str	r4, [r6, r2]
 8009bca:	3604      	adds	r6, #4
 8009bcc:	e7a3      	b.n	8009b16 <__multiply+0x7e>
 8009bce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1a5      	bne.n	8009b22 <__multiply+0x8a>
 8009bd6:	3f01      	subs	r7, #1
 8009bd8:	e7a1      	b.n	8009b1e <__multiply+0x86>
 8009bda:	bf00      	nop
 8009bdc:	0800b583 	.word	0x0800b583
 8009be0:	0800b594 	.word	0x0800b594

08009be4 <__pow5mult>:
 8009be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009be8:	4615      	mov	r5, r2
 8009bea:	f012 0203 	ands.w	r2, r2, #3
 8009bee:	4606      	mov	r6, r0
 8009bf0:	460f      	mov	r7, r1
 8009bf2:	d007      	beq.n	8009c04 <__pow5mult+0x20>
 8009bf4:	4c25      	ldr	r4, [pc, #148]	; (8009c8c <__pow5mult+0xa8>)
 8009bf6:	3a01      	subs	r2, #1
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009bfe:	f7ff fe9b 	bl	8009938 <__multadd>
 8009c02:	4607      	mov	r7, r0
 8009c04:	10ad      	asrs	r5, r5, #2
 8009c06:	d03d      	beq.n	8009c84 <__pow5mult+0xa0>
 8009c08:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009c0a:	b97c      	cbnz	r4, 8009c2c <__pow5mult+0x48>
 8009c0c:	2010      	movs	r0, #16
 8009c0e:	f7ff fe1b 	bl	8009848 <malloc>
 8009c12:	4602      	mov	r2, r0
 8009c14:	6270      	str	r0, [r6, #36]	; 0x24
 8009c16:	b928      	cbnz	r0, 8009c24 <__pow5mult+0x40>
 8009c18:	4b1d      	ldr	r3, [pc, #116]	; (8009c90 <__pow5mult+0xac>)
 8009c1a:	481e      	ldr	r0, [pc, #120]	; (8009c94 <__pow5mult+0xb0>)
 8009c1c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009c20:	f000 fbcc 	bl	800a3bc <__assert_func>
 8009c24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c28:	6004      	str	r4, [r0, #0]
 8009c2a:	60c4      	str	r4, [r0, #12]
 8009c2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009c30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c34:	b94c      	cbnz	r4, 8009c4a <__pow5mult+0x66>
 8009c36:	f240 2171 	movw	r1, #625	; 0x271
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	f7ff ff16 	bl	8009a6c <__i2b>
 8009c40:	2300      	movs	r3, #0
 8009c42:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c46:	4604      	mov	r4, r0
 8009c48:	6003      	str	r3, [r0, #0]
 8009c4a:	f04f 0900 	mov.w	r9, #0
 8009c4e:	07eb      	lsls	r3, r5, #31
 8009c50:	d50a      	bpl.n	8009c68 <__pow5mult+0x84>
 8009c52:	4639      	mov	r1, r7
 8009c54:	4622      	mov	r2, r4
 8009c56:	4630      	mov	r0, r6
 8009c58:	f7ff ff1e 	bl	8009a98 <__multiply>
 8009c5c:	4639      	mov	r1, r7
 8009c5e:	4680      	mov	r8, r0
 8009c60:	4630      	mov	r0, r6
 8009c62:	f7ff fe47 	bl	80098f4 <_Bfree>
 8009c66:	4647      	mov	r7, r8
 8009c68:	106d      	asrs	r5, r5, #1
 8009c6a:	d00b      	beq.n	8009c84 <__pow5mult+0xa0>
 8009c6c:	6820      	ldr	r0, [r4, #0]
 8009c6e:	b938      	cbnz	r0, 8009c80 <__pow5mult+0x9c>
 8009c70:	4622      	mov	r2, r4
 8009c72:	4621      	mov	r1, r4
 8009c74:	4630      	mov	r0, r6
 8009c76:	f7ff ff0f 	bl	8009a98 <__multiply>
 8009c7a:	6020      	str	r0, [r4, #0]
 8009c7c:	f8c0 9000 	str.w	r9, [r0]
 8009c80:	4604      	mov	r4, r0
 8009c82:	e7e4      	b.n	8009c4e <__pow5mult+0x6a>
 8009c84:	4638      	mov	r0, r7
 8009c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c8a:	bf00      	nop
 8009c8c:	0800b6e8 	.word	0x0800b6e8
 8009c90:	0800b50d 	.word	0x0800b50d
 8009c94:	0800b594 	.word	0x0800b594

08009c98 <__lshift>:
 8009c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c9c:	460c      	mov	r4, r1
 8009c9e:	6849      	ldr	r1, [r1, #4]
 8009ca0:	6923      	ldr	r3, [r4, #16]
 8009ca2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009ca6:	68a3      	ldr	r3, [r4, #8]
 8009ca8:	4607      	mov	r7, r0
 8009caa:	4691      	mov	r9, r2
 8009cac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009cb0:	f108 0601 	add.w	r6, r8, #1
 8009cb4:	42b3      	cmp	r3, r6
 8009cb6:	db0b      	blt.n	8009cd0 <__lshift+0x38>
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff fddb 	bl	8009874 <_Balloc>
 8009cbe:	4605      	mov	r5, r0
 8009cc0:	b948      	cbnz	r0, 8009cd6 <__lshift+0x3e>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	4b28      	ldr	r3, [pc, #160]	; (8009d68 <__lshift+0xd0>)
 8009cc6:	4829      	ldr	r0, [pc, #164]	; (8009d6c <__lshift+0xd4>)
 8009cc8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009ccc:	f000 fb76 	bl	800a3bc <__assert_func>
 8009cd0:	3101      	adds	r1, #1
 8009cd2:	005b      	lsls	r3, r3, #1
 8009cd4:	e7ee      	b.n	8009cb4 <__lshift+0x1c>
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	f100 0114 	add.w	r1, r0, #20
 8009cdc:	f100 0210 	add.w	r2, r0, #16
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	4553      	cmp	r3, sl
 8009ce4:	db33      	blt.n	8009d4e <__lshift+0xb6>
 8009ce6:	6920      	ldr	r0, [r4, #16]
 8009ce8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009cec:	f104 0314 	add.w	r3, r4, #20
 8009cf0:	f019 091f 	ands.w	r9, r9, #31
 8009cf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009cf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009cfc:	d02b      	beq.n	8009d56 <__lshift+0xbe>
 8009cfe:	f1c9 0e20 	rsb	lr, r9, #32
 8009d02:	468a      	mov	sl, r1
 8009d04:	2200      	movs	r2, #0
 8009d06:	6818      	ldr	r0, [r3, #0]
 8009d08:	fa00 f009 	lsl.w	r0, r0, r9
 8009d0c:	4302      	orrs	r2, r0
 8009d0e:	f84a 2b04 	str.w	r2, [sl], #4
 8009d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d16:	459c      	cmp	ip, r3
 8009d18:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d1c:	d8f3      	bhi.n	8009d06 <__lshift+0x6e>
 8009d1e:	ebac 0304 	sub.w	r3, ip, r4
 8009d22:	3b15      	subs	r3, #21
 8009d24:	f023 0303 	bic.w	r3, r3, #3
 8009d28:	3304      	adds	r3, #4
 8009d2a:	f104 0015 	add.w	r0, r4, #21
 8009d2e:	4584      	cmp	ip, r0
 8009d30:	bf38      	it	cc
 8009d32:	2304      	movcc	r3, #4
 8009d34:	50ca      	str	r2, [r1, r3]
 8009d36:	b10a      	cbz	r2, 8009d3c <__lshift+0xa4>
 8009d38:	f108 0602 	add.w	r6, r8, #2
 8009d3c:	3e01      	subs	r6, #1
 8009d3e:	4638      	mov	r0, r7
 8009d40:	612e      	str	r6, [r5, #16]
 8009d42:	4621      	mov	r1, r4
 8009d44:	f7ff fdd6 	bl	80098f4 <_Bfree>
 8009d48:	4628      	mov	r0, r5
 8009d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d4e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d52:	3301      	adds	r3, #1
 8009d54:	e7c5      	b.n	8009ce2 <__lshift+0x4a>
 8009d56:	3904      	subs	r1, #4
 8009d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d5c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d60:	459c      	cmp	ip, r3
 8009d62:	d8f9      	bhi.n	8009d58 <__lshift+0xc0>
 8009d64:	e7ea      	b.n	8009d3c <__lshift+0xa4>
 8009d66:	bf00      	nop
 8009d68:	0800b583 	.word	0x0800b583
 8009d6c:	0800b594 	.word	0x0800b594

08009d70 <__mcmp>:
 8009d70:	b530      	push	{r4, r5, lr}
 8009d72:	6902      	ldr	r2, [r0, #16]
 8009d74:	690c      	ldr	r4, [r1, #16]
 8009d76:	1b12      	subs	r2, r2, r4
 8009d78:	d10e      	bne.n	8009d98 <__mcmp+0x28>
 8009d7a:	f100 0314 	add.w	r3, r0, #20
 8009d7e:	3114      	adds	r1, #20
 8009d80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009d84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009d88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009d8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d90:	42a5      	cmp	r5, r4
 8009d92:	d003      	beq.n	8009d9c <__mcmp+0x2c>
 8009d94:	d305      	bcc.n	8009da2 <__mcmp+0x32>
 8009d96:	2201      	movs	r2, #1
 8009d98:	4610      	mov	r0, r2
 8009d9a:	bd30      	pop	{r4, r5, pc}
 8009d9c:	4283      	cmp	r3, r0
 8009d9e:	d3f3      	bcc.n	8009d88 <__mcmp+0x18>
 8009da0:	e7fa      	b.n	8009d98 <__mcmp+0x28>
 8009da2:	f04f 32ff 	mov.w	r2, #4294967295
 8009da6:	e7f7      	b.n	8009d98 <__mcmp+0x28>

08009da8 <__mdiff>:
 8009da8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dac:	460c      	mov	r4, r1
 8009dae:	4606      	mov	r6, r0
 8009db0:	4611      	mov	r1, r2
 8009db2:	4620      	mov	r0, r4
 8009db4:	4617      	mov	r7, r2
 8009db6:	f7ff ffdb 	bl	8009d70 <__mcmp>
 8009dba:	1e05      	subs	r5, r0, #0
 8009dbc:	d110      	bne.n	8009de0 <__mdiff+0x38>
 8009dbe:	4629      	mov	r1, r5
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f7ff fd57 	bl	8009874 <_Balloc>
 8009dc6:	b930      	cbnz	r0, 8009dd6 <__mdiff+0x2e>
 8009dc8:	4b39      	ldr	r3, [pc, #228]	; (8009eb0 <__mdiff+0x108>)
 8009dca:	4602      	mov	r2, r0
 8009dcc:	f240 2132 	movw	r1, #562	; 0x232
 8009dd0:	4838      	ldr	r0, [pc, #224]	; (8009eb4 <__mdiff+0x10c>)
 8009dd2:	f000 faf3 	bl	800a3bc <__assert_func>
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de0:	bfa4      	itt	ge
 8009de2:	463b      	movge	r3, r7
 8009de4:	4627      	movge	r7, r4
 8009de6:	4630      	mov	r0, r6
 8009de8:	6879      	ldr	r1, [r7, #4]
 8009dea:	bfa6      	itte	ge
 8009dec:	461c      	movge	r4, r3
 8009dee:	2500      	movge	r5, #0
 8009df0:	2501      	movlt	r5, #1
 8009df2:	f7ff fd3f 	bl	8009874 <_Balloc>
 8009df6:	b920      	cbnz	r0, 8009e02 <__mdiff+0x5a>
 8009df8:	4b2d      	ldr	r3, [pc, #180]	; (8009eb0 <__mdiff+0x108>)
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009e00:	e7e6      	b.n	8009dd0 <__mdiff+0x28>
 8009e02:	693e      	ldr	r6, [r7, #16]
 8009e04:	60c5      	str	r5, [r0, #12]
 8009e06:	6925      	ldr	r5, [r4, #16]
 8009e08:	f107 0114 	add.w	r1, r7, #20
 8009e0c:	f104 0914 	add.w	r9, r4, #20
 8009e10:	f100 0e14 	add.w	lr, r0, #20
 8009e14:	f107 0210 	add.w	r2, r7, #16
 8009e18:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009e1c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009e20:	46f2      	mov	sl, lr
 8009e22:	2700      	movs	r7, #0
 8009e24:	f859 3b04 	ldr.w	r3, [r9], #4
 8009e28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009e2c:	fa1f f883 	uxth.w	r8, r3
 8009e30:	fa17 f78b 	uxtah	r7, r7, fp
 8009e34:	0c1b      	lsrs	r3, r3, #16
 8009e36:	eba7 0808 	sub.w	r8, r7, r8
 8009e3a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009e3e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009e42:	fa1f f888 	uxth.w	r8, r8
 8009e46:	141f      	asrs	r7, r3, #16
 8009e48:	454d      	cmp	r5, r9
 8009e4a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009e4e:	f84a 3b04 	str.w	r3, [sl], #4
 8009e52:	d8e7      	bhi.n	8009e24 <__mdiff+0x7c>
 8009e54:	1b2b      	subs	r3, r5, r4
 8009e56:	3b15      	subs	r3, #21
 8009e58:	f023 0303 	bic.w	r3, r3, #3
 8009e5c:	3304      	adds	r3, #4
 8009e5e:	3415      	adds	r4, #21
 8009e60:	42a5      	cmp	r5, r4
 8009e62:	bf38      	it	cc
 8009e64:	2304      	movcc	r3, #4
 8009e66:	4419      	add	r1, r3
 8009e68:	4473      	add	r3, lr
 8009e6a:	469e      	mov	lr, r3
 8009e6c:	460d      	mov	r5, r1
 8009e6e:	4565      	cmp	r5, ip
 8009e70:	d30e      	bcc.n	8009e90 <__mdiff+0xe8>
 8009e72:	f10c 0203 	add.w	r2, ip, #3
 8009e76:	1a52      	subs	r2, r2, r1
 8009e78:	f022 0203 	bic.w	r2, r2, #3
 8009e7c:	3903      	subs	r1, #3
 8009e7e:	458c      	cmp	ip, r1
 8009e80:	bf38      	it	cc
 8009e82:	2200      	movcc	r2, #0
 8009e84:	441a      	add	r2, r3
 8009e86:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009e8a:	b17b      	cbz	r3, 8009eac <__mdiff+0x104>
 8009e8c:	6106      	str	r6, [r0, #16]
 8009e8e:	e7a5      	b.n	8009ddc <__mdiff+0x34>
 8009e90:	f855 8b04 	ldr.w	r8, [r5], #4
 8009e94:	fa17 f488 	uxtah	r4, r7, r8
 8009e98:	1422      	asrs	r2, r4, #16
 8009e9a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009e9e:	b2a4      	uxth	r4, r4
 8009ea0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009ea4:	f84e 4b04 	str.w	r4, [lr], #4
 8009ea8:	1417      	asrs	r7, r2, #16
 8009eaa:	e7e0      	b.n	8009e6e <__mdiff+0xc6>
 8009eac:	3e01      	subs	r6, #1
 8009eae:	e7ea      	b.n	8009e86 <__mdiff+0xde>
 8009eb0:	0800b583 	.word	0x0800b583
 8009eb4:	0800b594 	.word	0x0800b594

08009eb8 <__d2b>:
 8009eb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ebc:	4689      	mov	r9, r1
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	ec57 6b10 	vmov	r6, r7, d0
 8009ec4:	4690      	mov	r8, r2
 8009ec6:	f7ff fcd5 	bl	8009874 <_Balloc>
 8009eca:	4604      	mov	r4, r0
 8009ecc:	b930      	cbnz	r0, 8009edc <__d2b+0x24>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	4b25      	ldr	r3, [pc, #148]	; (8009f68 <__d2b+0xb0>)
 8009ed2:	4826      	ldr	r0, [pc, #152]	; (8009f6c <__d2b+0xb4>)
 8009ed4:	f240 310a 	movw	r1, #778	; 0x30a
 8009ed8:	f000 fa70 	bl	800a3bc <__assert_func>
 8009edc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ee0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ee4:	bb35      	cbnz	r5, 8009f34 <__d2b+0x7c>
 8009ee6:	2e00      	cmp	r6, #0
 8009ee8:	9301      	str	r3, [sp, #4]
 8009eea:	d028      	beq.n	8009f3e <__d2b+0x86>
 8009eec:	4668      	mov	r0, sp
 8009eee:	9600      	str	r6, [sp, #0]
 8009ef0:	f7ff fd8c 	bl	8009a0c <__lo0bits>
 8009ef4:	9900      	ldr	r1, [sp, #0]
 8009ef6:	b300      	cbz	r0, 8009f3a <__d2b+0x82>
 8009ef8:	9a01      	ldr	r2, [sp, #4]
 8009efa:	f1c0 0320 	rsb	r3, r0, #32
 8009efe:	fa02 f303 	lsl.w	r3, r2, r3
 8009f02:	430b      	orrs	r3, r1
 8009f04:	40c2      	lsrs	r2, r0
 8009f06:	6163      	str	r3, [r4, #20]
 8009f08:	9201      	str	r2, [sp, #4]
 8009f0a:	9b01      	ldr	r3, [sp, #4]
 8009f0c:	61a3      	str	r3, [r4, #24]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bf14      	ite	ne
 8009f12:	2202      	movne	r2, #2
 8009f14:	2201      	moveq	r2, #1
 8009f16:	6122      	str	r2, [r4, #16]
 8009f18:	b1d5      	cbz	r5, 8009f50 <__d2b+0x98>
 8009f1a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f1e:	4405      	add	r5, r0
 8009f20:	f8c9 5000 	str.w	r5, [r9]
 8009f24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f28:	f8c8 0000 	str.w	r0, [r8]
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	b003      	add	sp, #12
 8009f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f38:	e7d5      	b.n	8009ee6 <__d2b+0x2e>
 8009f3a:	6161      	str	r1, [r4, #20]
 8009f3c:	e7e5      	b.n	8009f0a <__d2b+0x52>
 8009f3e:	a801      	add	r0, sp, #4
 8009f40:	f7ff fd64 	bl	8009a0c <__lo0bits>
 8009f44:	9b01      	ldr	r3, [sp, #4]
 8009f46:	6163      	str	r3, [r4, #20]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	6122      	str	r2, [r4, #16]
 8009f4c:	3020      	adds	r0, #32
 8009f4e:	e7e3      	b.n	8009f18 <__d2b+0x60>
 8009f50:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f58:	f8c9 0000 	str.w	r0, [r9]
 8009f5c:	6918      	ldr	r0, [r3, #16]
 8009f5e:	f7ff fd35 	bl	80099cc <__hi0bits>
 8009f62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f66:	e7df      	b.n	8009f28 <__d2b+0x70>
 8009f68:	0800b583 	.word	0x0800b583
 8009f6c:	0800b594 	.word	0x0800b594

08009f70 <_calloc_r>:
 8009f70:	b513      	push	{r0, r1, r4, lr}
 8009f72:	434a      	muls	r2, r1
 8009f74:	4611      	mov	r1, r2
 8009f76:	9201      	str	r2, [sp, #4]
 8009f78:	f000 f85a 	bl	800a030 <_malloc_r>
 8009f7c:	4604      	mov	r4, r0
 8009f7e:	b118      	cbz	r0, 8009f88 <_calloc_r+0x18>
 8009f80:	9a01      	ldr	r2, [sp, #4]
 8009f82:	2100      	movs	r1, #0
 8009f84:	f7fe f950 	bl	8008228 <memset>
 8009f88:	4620      	mov	r0, r4
 8009f8a:	b002      	add	sp, #8
 8009f8c:	bd10      	pop	{r4, pc}
	...

08009f90 <_free_r>:
 8009f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f92:	2900      	cmp	r1, #0
 8009f94:	d048      	beq.n	800a028 <_free_r+0x98>
 8009f96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f9a:	9001      	str	r0, [sp, #4]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f1a1 0404 	sub.w	r4, r1, #4
 8009fa2:	bfb8      	it	lt
 8009fa4:	18e4      	addlt	r4, r4, r3
 8009fa6:	f000 fa65 	bl	800a474 <__malloc_lock>
 8009faa:	4a20      	ldr	r2, [pc, #128]	; (800a02c <_free_r+0x9c>)
 8009fac:	9801      	ldr	r0, [sp, #4]
 8009fae:	6813      	ldr	r3, [r2, #0]
 8009fb0:	4615      	mov	r5, r2
 8009fb2:	b933      	cbnz	r3, 8009fc2 <_free_r+0x32>
 8009fb4:	6063      	str	r3, [r4, #4]
 8009fb6:	6014      	str	r4, [r2, #0]
 8009fb8:	b003      	add	sp, #12
 8009fba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009fbe:	f000 ba5f 	b.w	800a480 <__malloc_unlock>
 8009fc2:	42a3      	cmp	r3, r4
 8009fc4:	d90b      	bls.n	8009fde <_free_r+0x4e>
 8009fc6:	6821      	ldr	r1, [r4, #0]
 8009fc8:	1862      	adds	r2, r4, r1
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	bf04      	itt	eq
 8009fce:	681a      	ldreq	r2, [r3, #0]
 8009fd0:	685b      	ldreq	r3, [r3, #4]
 8009fd2:	6063      	str	r3, [r4, #4]
 8009fd4:	bf04      	itt	eq
 8009fd6:	1852      	addeq	r2, r2, r1
 8009fd8:	6022      	streq	r2, [r4, #0]
 8009fda:	602c      	str	r4, [r5, #0]
 8009fdc:	e7ec      	b.n	8009fb8 <_free_r+0x28>
 8009fde:	461a      	mov	r2, r3
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	b10b      	cbz	r3, 8009fe8 <_free_r+0x58>
 8009fe4:	42a3      	cmp	r3, r4
 8009fe6:	d9fa      	bls.n	8009fde <_free_r+0x4e>
 8009fe8:	6811      	ldr	r1, [r2, #0]
 8009fea:	1855      	adds	r5, r2, r1
 8009fec:	42a5      	cmp	r5, r4
 8009fee:	d10b      	bne.n	800a008 <_free_r+0x78>
 8009ff0:	6824      	ldr	r4, [r4, #0]
 8009ff2:	4421      	add	r1, r4
 8009ff4:	1854      	adds	r4, r2, r1
 8009ff6:	42a3      	cmp	r3, r4
 8009ff8:	6011      	str	r1, [r2, #0]
 8009ffa:	d1dd      	bne.n	8009fb8 <_free_r+0x28>
 8009ffc:	681c      	ldr	r4, [r3, #0]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	6053      	str	r3, [r2, #4]
 800a002:	4421      	add	r1, r4
 800a004:	6011      	str	r1, [r2, #0]
 800a006:	e7d7      	b.n	8009fb8 <_free_r+0x28>
 800a008:	d902      	bls.n	800a010 <_free_r+0x80>
 800a00a:	230c      	movs	r3, #12
 800a00c:	6003      	str	r3, [r0, #0]
 800a00e:	e7d3      	b.n	8009fb8 <_free_r+0x28>
 800a010:	6825      	ldr	r5, [r4, #0]
 800a012:	1961      	adds	r1, r4, r5
 800a014:	428b      	cmp	r3, r1
 800a016:	bf04      	itt	eq
 800a018:	6819      	ldreq	r1, [r3, #0]
 800a01a:	685b      	ldreq	r3, [r3, #4]
 800a01c:	6063      	str	r3, [r4, #4]
 800a01e:	bf04      	itt	eq
 800a020:	1949      	addeq	r1, r1, r5
 800a022:	6021      	streq	r1, [r4, #0]
 800a024:	6054      	str	r4, [r2, #4]
 800a026:	e7c7      	b.n	8009fb8 <_free_r+0x28>
 800a028:	b003      	add	sp, #12
 800a02a:	bd30      	pop	{r4, r5, pc}
 800a02c:	20000268 	.word	0x20000268

0800a030 <_malloc_r>:
 800a030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a032:	1ccd      	adds	r5, r1, #3
 800a034:	f025 0503 	bic.w	r5, r5, #3
 800a038:	3508      	adds	r5, #8
 800a03a:	2d0c      	cmp	r5, #12
 800a03c:	bf38      	it	cc
 800a03e:	250c      	movcc	r5, #12
 800a040:	2d00      	cmp	r5, #0
 800a042:	4606      	mov	r6, r0
 800a044:	db01      	blt.n	800a04a <_malloc_r+0x1a>
 800a046:	42a9      	cmp	r1, r5
 800a048:	d903      	bls.n	800a052 <_malloc_r+0x22>
 800a04a:	230c      	movs	r3, #12
 800a04c:	6033      	str	r3, [r6, #0]
 800a04e:	2000      	movs	r0, #0
 800a050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a052:	f000 fa0f 	bl	800a474 <__malloc_lock>
 800a056:	4921      	ldr	r1, [pc, #132]	; (800a0dc <_malloc_r+0xac>)
 800a058:	680a      	ldr	r2, [r1, #0]
 800a05a:	4614      	mov	r4, r2
 800a05c:	b99c      	cbnz	r4, 800a086 <_malloc_r+0x56>
 800a05e:	4f20      	ldr	r7, [pc, #128]	; (800a0e0 <_malloc_r+0xb0>)
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	b923      	cbnz	r3, 800a06e <_malloc_r+0x3e>
 800a064:	4621      	mov	r1, r4
 800a066:	4630      	mov	r0, r6
 800a068:	f000 f998 	bl	800a39c <_sbrk_r>
 800a06c:	6038      	str	r0, [r7, #0]
 800a06e:	4629      	mov	r1, r5
 800a070:	4630      	mov	r0, r6
 800a072:	f000 f993 	bl	800a39c <_sbrk_r>
 800a076:	1c43      	adds	r3, r0, #1
 800a078:	d123      	bne.n	800a0c2 <_malloc_r+0x92>
 800a07a:	230c      	movs	r3, #12
 800a07c:	6033      	str	r3, [r6, #0]
 800a07e:	4630      	mov	r0, r6
 800a080:	f000 f9fe 	bl	800a480 <__malloc_unlock>
 800a084:	e7e3      	b.n	800a04e <_malloc_r+0x1e>
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	1b5b      	subs	r3, r3, r5
 800a08a:	d417      	bmi.n	800a0bc <_malloc_r+0x8c>
 800a08c:	2b0b      	cmp	r3, #11
 800a08e:	d903      	bls.n	800a098 <_malloc_r+0x68>
 800a090:	6023      	str	r3, [r4, #0]
 800a092:	441c      	add	r4, r3
 800a094:	6025      	str	r5, [r4, #0]
 800a096:	e004      	b.n	800a0a2 <_malloc_r+0x72>
 800a098:	6863      	ldr	r3, [r4, #4]
 800a09a:	42a2      	cmp	r2, r4
 800a09c:	bf0c      	ite	eq
 800a09e:	600b      	streq	r3, [r1, #0]
 800a0a0:	6053      	strne	r3, [r2, #4]
 800a0a2:	4630      	mov	r0, r6
 800a0a4:	f000 f9ec 	bl	800a480 <__malloc_unlock>
 800a0a8:	f104 000b 	add.w	r0, r4, #11
 800a0ac:	1d23      	adds	r3, r4, #4
 800a0ae:	f020 0007 	bic.w	r0, r0, #7
 800a0b2:	1ac2      	subs	r2, r0, r3
 800a0b4:	d0cc      	beq.n	800a050 <_malloc_r+0x20>
 800a0b6:	1a1b      	subs	r3, r3, r0
 800a0b8:	50a3      	str	r3, [r4, r2]
 800a0ba:	e7c9      	b.n	800a050 <_malloc_r+0x20>
 800a0bc:	4622      	mov	r2, r4
 800a0be:	6864      	ldr	r4, [r4, #4]
 800a0c0:	e7cc      	b.n	800a05c <_malloc_r+0x2c>
 800a0c2:	1cc4      	adds	r4, r0, #3
 800a0c4:	f024 0403 	bic.w	r4, r4, #3
 800a0c8:	42a0      	cmp	r0, r4
 800a0ca:	d0e3      	beq.n	800a094 <_malloc_r+0x64>
 800a0cc:	1a21      	subs	r1, r4, r0
 800a0ce:	4630      	mov	r0, r6
 800a0d0:	f000 f964 	bl	800a39c <_sbrk_r>
 800a0d4:	3001      	adds	r0, #1
 800a0d6:	d1dd      	bne.n	800a094 <_malloc_r+0x64>
 800a0d8:	e7cf      	b.n	800a07a <_malloc_r+0x4a>
 800a0da:	bf00      	nop
 800a0dc:	20000268 	.word	0x20000268
 800a0e0:	2000026c 	.word	0x2000026c

0800a0e4 <__ssputs_r>:
 800a0e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0e8:	688e      	ldr	r6, [r1, #8]
 800a0ea:	429e      	cmp	r6, r3
 800a0ec:	4682      	mov	sl, r0
 800a0ee:	460c      	mov	r4, r1
 800a0f0:	4690      	mov	r8, r2
 800a0f2:	461f      	mov	r7, r3
 800a0f4:	d838      	bhi.n	800a168 <__ssputs_r+0x84>
 800a0f6:	898a      	ldrh	r2, [r1, #12]
 800a0f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a0fc:	d032      	beq.n	800a164 <__ssputs_r+0x80>
 800a0fe:	6825      	ldr	r5, [r4, #0]
 800a100:	6909      	ldr	r1, [r1, #16]
 800a102:	eba5 0901 	sub.w	r9, r5, r1
 800a106:	6965      	ldr	r5, [r4, #20]
 800a108:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a10c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a110:	3301      	adds	r3, #1
 800a112:	444b      	add	r3, r9
 800a114:	106d      	asrs	r5, r5, #1
 800a116:	429d      	cmp	r5, r3
 800a118:	bf38      	it	cc
 800a11a:	461d      	movcc	r5, r3
 800a11c:	0553      	lsls	r3, r2, #21
 800a11e:	d531      	bpl.n	800a184 <__ssputs_r+0xa0>
 800a120:	4629      	mov	r1, r5
 800a122:	f7ff ff85 	bl	800a030 <_malloc_r>
 800a126:	4606      	mov	r6, r0
 800a128:	b950      	cbnz	r0, 800a140 <__ssputs_r+0x5c>
 800a12a:	230c      	movs	r3, #12
 800a12c:	f8ca 3000 	str.w	r3, [sl]
 800a130:	89a3      	ldrh	r3, [r4, #12]
 800a132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a136:	81a3      	strh	r3, [r4, #12]
 800a138:	f04f 30ff 	mov.w	r0, #4294967295
 800a13c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a140:	6921      	ldr	r1, [r4, #16]
 800a142:	464a      	mov	r2, r9
 800a144:	f7ff fb88 	bl	8009858 <memcpy>
 800a148:	89a3      	ldrh	r3, [r4, #12]
 800a14a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a14e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a152:	81a3      	strh	r3, [r4, #12]
 800a154:	6126      	str	r6, [r4, #16]
 800a156:	6165      	str	r5, [r4, #20]
 800a158:	444e      	add	r6, r9
 800a15a:	eba5 0509 	sub.w	r5, r5, r9
 800a15e:	6026      	str	r6, [r4, #0]
 800a160:	60a5      	str	r5, [r4, #8]
 800a162:	463e      	mov	r6, r7
 800a164:	42be      	cmp	r6, r7
 800a166:	d900      	bls.n	800a16a <__ssputs_r+0x86>
 800a168:	463e      	mov	r6, r7
 800a16a:	4632      	mov	r2, r6
 800a16c:	6820      	ldr	r0, [r4, #0]
 800a16e:	4641      	mov	r1, r8
 800a170:	f000 f966 	bl	800a440 <memmove>
 800a174:	68a3      	ldr	r3, [r4, #8]
 800a176:	6822      	ldr	r2, [r4, #0]
 800a178:	1b9b      	subs	r3, r3, r6
 800a17a:	4432      	add	r2, r6
 800a17c:	60a3      	str	r3, [r4, #8]
 800a17e:	6022      	str	r2, [r4, #0]
 800a180:	2000      	movs	r0, #0
 800a182:	e7db      	b.n	800a13c <__ssputs_r+0x58>
 800a184:	462a      	mov	r2, r5
 800a186:	f000 f981 	bl	800a48c <_realloc_r>
 800a18a:	4606      	mov	r6, r0
 800a18c:	2800      	cmp	r0, #0
 800a18e:	d1e1      	bne.n	800a154 <__ssputs_r+0x70>
 800a190:	6921      	ldr	r1, [r4, #16]
 800a192:	4650      	mov	r0, sl
 800a194:	f7ff fefc 	bl	8009f90 <_free_r>
 800a198:	e7c7      	b.n	800a12a <__ssputs_r+0x46>
	...

0800a19c <_svfiprintf_r>:
 800a19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a0:	4698      	mov	r8, r3
 800a1a2:	898b      	ldrh	r3, [r1, #12]
 800a1a4:	061b      	lsls	r3, r3, #24
 800a1a6:	b09d      	sub	sp, #116	; 0x74
 800a1a8:	4607      	mov	r7, r0
 800a1aa:	460d      	mov	r5, r1
 800a1ac:	4614      	mov	r4, r2
 800a1ae:	d50e      	bpl.n	800a1ce <_svfiprintf_r+0x32>
 800a1b0:	690b      	ldr	r3, [r1, #16]
 800a1b2:	b963      	cbnz	r3, 800a1ce <_svfiprintf_r+0x32>
 800a1b4:	2140      	movs	r1, #64	; 0x40
 800a1b6:	f7ff ff3b 	bl	800a030 <_malloc_r>
 800a1ba:	6028      	str	r0, [r5, #0]
 800a1bc:	6128      	str	r0, [r5, #16]
 800a1be:	b920      	cbnz	r0, 800a1ca <_svfiprintf_r+0x2e>
 800a1c0:	230c      	movs	r3, #12
 800a1c2:	603b      	str	r3, [r7, #0]
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c8:	e0d1      	b.n	800a36e <_svfiprintf_r+0x1d2>
 800a1ca:	2340      	movs	r3, #64	; 0x40
 800a1cc:	616b      	str	r3, [r5, #20]
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d2:	2320      	movs	r3, #32
 800a1d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1dc:	2330      	movs	r3, #48	; 0x30
 800a1de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a388 <_svfiprintf_r+0x1ec>
 800a1e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a1e6:	f04f 0901 	mov.w	r9, #1
 800a1ea:	4623      	mov	r3, r4
 800a1ec:	469a      	mov	sl, r3
 800a1ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1f2:	b10a      	cbz	r2, 800a1f8 <_svfiprintf_r+0x5c>
 800a1f4:	2a25      	cmp	r2, #37	; 0x25
 800a1f6:	d1f9      	bne.n	800a1ec <_svfiprintf_r+0x50>
 800a1f8:	ebba 0b04 	subs.w	fp, sl, r4
 800a1fc:	d00b      	beq.n	800a216 <_svfiprintf_r+0x7a>
 800a1fe:	465b      	mov	r3, fp
 800a200:	4622      	mov	r2, r4
 800a202:	4629      	mov	r1, r5
 800a204:	4638      	mov	r0, r7
 800a206:	f7ff ff6d 	bl	800a0e4 <__ssputs_r>
 800a20a:	3001      	adds	r0, #1
 800a20c:	f000 80aa 	beq.w	800a364 <_svfiprintf_r+0x1c8>
 800a210:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a212:	445a      	add	r2, fp
 800a214:	9209      	str	r2, [sp, #36]	; 0x24
 800a216:	f89a 3000 	ldrb.w	r3, [sl]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	f000 80a2 	beq.w	800a364 <_svfiprintf_r+0x1c8>
 800a220:	2300      	movs	r3, #0
 800a222:	f04f 32ff 	mov.w	r2, #4294967295
 800a226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a22a:	f10a 0a01 	add.w	sl, sl, #1
 800a22e:	9304      	str	r3, [sp, #16]
 800a230:	9307      	str	r3, [sp, #28]
 800a232:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a236:	931a      	str	r3, [sp, #104]	; 0x68
 800a238:	4654      	mov	r4, sl
 800a23a:	2205      	movs	r2, #5
 800a23c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a240:	4851      	ldr	r0, [pc, #324]	; (800a388 <_svfiprintf_r+0x1ec>)
 800a242:	f7f5 ffd5 	bl	80001f0 <memchr>
 800a246:	9a04      	ldr	r2, [sp, #16]
 800a248:	b9d8      	cbnz	r0, 800a282 <_svfiprintf_r+0xe6>
 800a24a:	06d0      	lsls	r0, r2, #27
 800a24c:	bf44      	itt	mi
 800a24e:	2320      	movmi	r3, #32
 800a250:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a254:	0711      	lsls	r1, r2, #28
 800a256:	bf44      	itt	mi
 800a258:	232b      	movmi	r3, #43	; 0x2b
 800a25a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a25e:	f89a 3000 	ldrb.w	r3, [sl]
 800a262:	2b2a      	cmp	r3, #42	; 0x2a
 800a264:	d015      	beq.n	800a292 <_svfiprintf_r+0xf6>
 800a266:	9a07      	ldr	r2, [sp, #28]
 800a268:	4654      	mov	r4, sl
 800a26a:	2000      	movs	r0, #0
 800a26c:	f04f 0c0a 	mov.w	ip, #10
 800a270:	4621      	mov	r1, r4
 800a272:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a276:	3b30      	subs	r3, #48	; 0x30
 800a278:	2b09      	cmp	r3, #9
 800a27a:	d94e      	bls.n	800a31a <_svfiprintf_r+0x17e>
 800a27c:	b1b0      	cbz	r0, 800a2ac <_svfiprintf_r+0x110>
 800a27e:	9207      	str	r2, [sp, #28]
 800a280:	e014      	b.n	800a2ac <_svfiprintf_r+0x110>
 800a282:	eba0 0308 	sub.w	r3, r0, r8
 800a286:	fa09 f303 	lsl.w	r3, r9, r3
 800a28a:	4313      	orrs	r3, r2
 800a28c:	9304      	str	r3, [sp, #16]
 800a28e:	46a2      	mov	sl, r4
 800a290:	e7d2      	b.n	800a238 <_svfiprintf_r+0x9c>
 800a292:	9b03      	ldr	r3, [sp, #12]
 800a294:	1d19      	adds	r1, r3, #4
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	9103      	str	r1, [sp, #12]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	bfbb      	ittet	lt
 800a29e:	425b      	neglt	r3, r3
 800a2a0:	f042 0202 	orrlt.w	r2, r2, #2
 800a2a4:	9307      	strge	r3, [sp, #28]
 800a2a6:	9307      	strlt	r3, [sp, #28]
 800a2a8:	bfb8      	it	lt
 800a2aa:	9204      	strlt	r2, [sp, #16]
 800a2ac:	7823      	ldrb	r3, [r4, #0]
 800a2ae:	2b2e      	cmp	r3, #46	; 0x2e
 800a2b0:	d10c      	bne.n	800a2cc <_svfiprintf_r+0x130>
 800a2b2:	7863      	ldrb	r3, [r4, #1]
 800a2b4:	2b2a      	cmp	r3, #42	; 0x2a
 800a2b6:	d135      	bne.n	800a324 <_svfiprintf_r+0x188>
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	1d1a      	adds	r2, r3, #4
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	9203      	str	r2, [sp, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	bfb8      	it	lt
 800a2c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2c8:	3402      	adds	r4, #2
 800a2ca:	9305      	str	r3, [sp, #20]
 800a2cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a398 <_svfiprintf_r+0x1fc>
 800a2d0:	7821      	ldrb	r1, [r4, #0]
 800a2d2:	2203      	movs	r2, #3
 800a2d4:	4650      	mov	r0, sl
 800a2d6:	f7f5 ff8b 	bl	80001f0 <memchr>
 800a2da:	b140      	cbz	r0, 800a2ee <_svfiprintf_r+0x152>
 800a2dc:	2340      	movs	r3, #64	; 0x40
 800a2de:	eba0 000a 	sub.w	r0, r0, sl
 800a2e2:	fa03 f000 	lsl.w	r0, r3, r0
 800a2e6:	9b04      	ldr	r3, [sp, #16]
 800a2e8:	4303      	orrs	r3, r0
 800a2ea:	3401      	adds	r4, #1
 800a2ec:	9304      	str	r3, [sp, #16]
 800a2ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f2:	4826      	ldr	r0, [pc, #152]	; (800a38c <_svfiprintf_r+0x1f0>)
 800a2f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a2f8:	2206      	movs	r2, #6
 800a2fa:	f7f5 ff79 	bl	80001f0 <memchr>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d038      	beq.n	800a374 <_svfiprintf_r+0x1d8>
 800a302:	4b23      	ldr	r3, [pc, #140]	; (800a390 <_svfiprintf_r+0x1f4>)
 800a304:	bb1b      	cbnz	r3, 800a34e <_svfiprintf_r+0x1b2>
 800a306:	9b03      	ldr	r3, [sp, #12]
 800a308:	3307      	adds	r3, #7
 800a30a:	f023 0307 	bic.w	r3, r3, #7
 800a30e:	3308      	adds	r3, #8
 800a310:	9303      	str	r3, [sp, #12]
 800a312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a314:	4433      	add	r3, r6
 800a316:	9309      	str	r3, [sp, #36]	; 0x24
 800a318:	e767      	b.n	800a1ea <_svfiprintf_r+0x4e>
 800a31a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a31e:	460c      	mov	r4, r1
 800a320:	2001      	movs	r0, #1
 800a322:	e7a5      	b.n	800a270 <_svfiprintf_r+0xd4>
 800a324:	2300      	movs	r3, #0
 800a326:	3401      	adds	r4, #1
 800a328:	9305      	str	r3, [sp, #20]
 800a32a:	4619      	mov	r1, r3
 800a32c:	f04f 0c0a 	mov.w	ip, #10
 800a330:	4620      	mov	r0, r4
 800a332:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a336:	3a30      	subs	r2, #48	; 0x30
 800a338:	2a09      	cmp	r2, #9
 800a33a:	d903      	bls.n	800a344 <_svfiprintf_r+0x1a8>
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d0c5      	beq.n	800a2cc <_svfiprintf_r+0x130>
 800a340:	9105      	str	r1, [sp, #20]
 800a342:	e7c3      	b.n	800a2cc <_svfiprintf_r+0x130>
 800a344:	fb0c 2101 	mla	r1, ip, r1, r2
 800a348:	4604      	mov	r4, r0
 800a34a:	2301      	movs	r3, #1
 800a34c:	e7f0      	b.n	800a330 <_svfiprintf_r+0x194>
 800a34e:	ab03      	add	r3, sp, #12
 800a350:	9300      	str	r3, [sp, #0]
 800a352:	462a      	mov	r2, r5
 800a354:	4b0f      	ldr	r3, [pc, #60]	; (800a394 <_svfiprintf_r+0x1f8>)
 800a356:	a904      	add	r1, sp, #16
 800a358:	4638      	mov	r0, r7
 800a35a:	f7fe f80d 	bl	8008378 <_printf_float>
 800a35e:	1c42      	adds	r2, r0, #1
 800a360:	4606      	mov	r6, r0
 800a362:	d1d6      	bne.n	800a312 <_svfiprintf_r+0x176>
 800a364:	89ab      	ldrh	r3, [r5, #12]
 800a366:	065b      	lsls	r3, r3, #25
 800a368:	f53f af2c 	bmi.w	800a1c4 <_svfiprintf_r+0x28>
 800a36c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a36e:	b01d      	add	sp, #116	; 0x74
 800a370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a374:	ab03      	add	r3, sp, #12
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	462a      	mov	r2, r5
 800a37a:	4b06      	ldr	r3, [pc, #24]	; (800a394 <_svfiprintf_r+0x1f8>)
 800a37c:	a904      	add	r1, sp, #16
 800a37e:	4638      	mov	r0, r7
 800a380:	f7fe fa9e 	bl	80088c0 <_printf_i>
 800a384:	e7eb      	b.n	800a35e <_svfiprintf_r+0x1c2>
 800a386:	bf00      	nop
 800a388:	0800b6f4 	.word	0x0800b6f4
 800a38c:	0800b6fe 	.word	0x0800b6fe
 800a390:	08008379 	.word	0x08008379
 800a394:	0800a0e5 	.word	0x0800a0e5
 800a398:	0800b6fa 	.word	0x0800b6fa

0800a39c <_sbrk_r>:
 800a39c:	b538      	push	{r3, r4, r5, lr}
 800a39e:	4d06      	ldr	r5, [pc, #24]	; (800a3b8 <_sbrk_r+0x1c>)
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	4608      	mov	r0, r1
 800a3a6:	602b      	str	r3, [r5, #0]
 800a3a8:	f7f8 fcc6 	bl	8002d38 <_sbrk>
 800a3ac:	1c43      	adds	r3, r0, #1
 800a3ae:	d102      	bne.n	800a3b6 <_sbrk_r+0x1a>
 800a3b0:	682b      	ldr	r3, [r5, #0]
 800a3b2:	b103      	cbz	r3, 800a3b6 <_sbrk_r+0x1a>
 800a3b4:	6023      	str	r3, [r4, #0]
 800a3b6:	bd38      	pop	{r3, r4, r5, pc}
 800a3b8:	20000528 	.word	0x20000528

0800a3bc <__assert_func>:
 800a3bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3be:	4614      	mov	r4, r2
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	4b09      	ldr	r3, [pc, #36]	; (800a3e8 <__assert_func+0x2c>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4605      	mov	r5, r0
 800a3c8:	68d8      	ldr	r0, [r3, #12]
 800a3ca:	b14c      	cbz	r4, 800a3e0 <__assert_func+0x24>
 800a3cc:	4b07      	ldr	r3, [pc, #28]	; (800a3ec <__assert_func+0x30>)
 800a3ce:	9100      	str	r1, [sp, #0]
 800a3d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3d4:	4906      	ldr	r1, [pc, #24]	; (800a3f0 <__assert_func+0x34>)
 800a3d6:	462b      	mov	r3, r5
 800a3d8:	f000 f80e 	bl	800a3f8 <fiprintf>
 800a3dc:	f000 faa4 	bl	800a928 <abort>
 800a3e0:	4b04      	ldr	r3, [pc, #16]	; (800a3f4 <__assert_func+0x38>)
 800a3e2:	461c      	mov	r4, r3
 800a3e4:	e7f3      	b.n	800a3ce <__assert_func+0x12>
 800a3e6:	bf00      	nop
 800a3e8:	2000000c 	.word	0x2000000c
 800a3ec:	0800b705 	.word	0x0800b705
 800a3f0:	0800b712 	.word	0x0800b712
 800a3f4:	0800b740 	.word	0x0800b740

0800a3f8 <fiprintf>:
 800a3f8:	b40e      	push	{r1, r2, r3}
 800a3fa:	b503      	push	{r0, r1, lr}
 800a3fc:	4601      	mov	r1, r0
 800a3fe:	ab03      	add	r3, sp, #12
 800a400:	4805      	ldr	r0, [pc, #20]	; (800a418 <fiprintf+0x20>)
 800a402:	f853 2b04 	ldr.w	r2, [r3], #4
 800a406:	6800      	ldr	r0, [r0, #0]
 800a408:	9301      	str	r3, [sp, #4]
 800a40a:	f000 f88f 	bl	800a52c <_vfiprintf_r>
 800a40e:	b002      	add	sp, #8
 800a410:	f85d eb04 	ldr.w	lr, [sp], #4
 800a414:	b003      	add	sp, #12
 800a416:	4770      	bx	lr
 800a418:	2000000c 	.word	0x2000000c

0800a41c <__ascii_mbtowc>:
 800a41c:	b082      	sub	sp, #8
 800a41e:	b901      	cbnz	r1, 800a422 <__ascii_mbtowc+0x6>
 800a420:	a901      	add	r1, sp, #4
 800a422:	b142      	cbz	r2, 800a436 <__ascii_mbtowc+0x1a>
 800a424:	b14b      	cbz	r3, 800a43a <__ascii_mbtowc+0x1e>
 800a426:	7813      	ldrb	r3, [r2, #0]
 800a428:	600b      	str	r3, [r1, #0]
 800a42a:	7812      	ldrb	r2, [r2, #0]
 800a42c:	1e10      	subs	r0, r2, #0
 800a42e:	bf18      	it	ne
 800a430:	2001      	movne	r0, #1
 800a432:	b002      	add	sp, #8
 800a434:	4770      	bx	lr
 800a436:	4610      	mov	r0, r2
 800a438:	e7fb      	b.n	800a432 <__ascii_mbtowc+0x16>
 800a43a:	f06f 0001 	mvn.w	r0, #1
 800a43e:	e7f8      	b.n	800a432 <__ascii_mbtowc+0x16>

0800a440 <memmove>:
 800a440:	4288      	cmp	r0, r1
 800a442:	b510      	push	{r4, lr}
 800a444:	eb01 0402 	add.w	r4, r1, r2
 800a448:	d902      	bls.n	800a450 <memmove+0x10>
 800a44a:	4284      	cmp	r4, r0
 800a44c:	4623      	mov	r3, r4
 800a44e:	d807      	bhi.n	800a460 <memmove+0x20>
 800a450:	1e43      	subs	r3, r0, #1
 800a452:	42a1      	cmp	r1, r4
 800a454:	d008      	beq.n	800a468 <memmove+0x28>
 800a456:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a45a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a45e:	e7f8      	b.n	800a452 <memmove+0x12>
 800a460:	4402      	add	r2, r0
 800a462:	4601      	mov	r1, r0
 800a464:	428a      	cmp	r2, r1
 800a466:	d100      	bne.n	800a46a <memmove+0x2a>
 800a468:	bd10      	pop	{r4, pc}
 800a46a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a46e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a472:	e7f7      	b.n	800a464 <memmove+0x24>

0800a474 <__malloc_lock>:
 800a474:	4801      	ldr	r0, [pc, #4]	; (800a47c <__malloc_lock+0x8>)
 800a476:	f000 bc17 	b.w	800aca8 <__retarget_lock_acquire_recursive>
 800a47a:	bf00      	nop
 800a47c:	20000530 	.word	0x20000530

0800a480 <__malloc_unlock>:
 800a480:	4801      	ldr	r0, [pc, #4]	; (800a488 <__malloc_unlock+0x8>)
 800a482:	f000 bc12 	b.w	800acaa <__retarget_lock_release_recursive>
 800a486:	bf00      	nop
 800a488:	20000530 	.word	0x20000530

0800a48c <_realloc_r>:
 800a48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48e:	4607      	mov	r7, r0
 800a490:	4614      	mov	r4, r2
 800a492:	460e      	mov	r6, r1
 800a494:	b921      	cbnz	r1, 800a4a0 <_realloc_r+0x14>
 800a496:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a49a:	4611      	mov	r1, r2
 800a49c:	f7ff bdc8 	b.w	800a030 <_malloc_r>
 800a4a0:	b922      	cbnz	r2, 800a4ac <_realloc_r+0x20>
 800a4a2:	f7ff fd75 	bl	8009f90 <_free_r>
 800a4a6:	4625      	mov	r5, r4
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4ac:	f000 fc62 	bl	800ad74 <_malloc_usable_size_r>
 800a4b0:	42a0      	cmp	r0, r4
 800a4b2:	d20f      	bcs.n	800a4d4 <_realloc_r+0x48>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4638      	mov	r0, r7
 800a4b8:	f7ff fdba 	bl	800a030 <_malloc_r>
 800a4bc:	4605      	mov	r5, r0
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	d0f2      	beq.n	800a4a8 <_realloc_r+0x1c>
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4622      	mov	r2, r4
 800a4c6:	f7ff f9c7 	bl	8009858 <memcpy>
 800a4ca:	4631      	mov	r1, r6
 800a4cc:	4638      	mov	r0, r7
 800a4ce:	f7ff fd5f 	bl	8009f90 <_free_r>
 800a4d2:	e7e9      	b.n	800a4a8 <_realloc_r+0x1c>
 800a4d4:	4635      	mov	r5, r6
 800a4d6:	e7e7      	b.n	800a4a8 <_realloc_r+0x1c>

0800a4d8 <__sfputc_r>:
 800a4d8:	6893      	ldr	r3, [r2, #8]
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	b410      	push	{r4}
 800a4e0:	6093      	str	r3, [r2, #8]
 800a4e2:	da08      	bge.n	800a4f6 <__sfputc_r+0x1e>
 800a4e4:	6994      	ldr	r4, [r2, #24]
 800a4e6:	42a3      	cmp	r3, r4
 800a4e8:	db01      	blt.n	800a4ee <__sfputc_r+0x16>
 800a4ea:	290a      	cmp	r1, #10
 800a4ec:	d103      	bne.n	800a4f6 <__sfputc_r+0x1e>
 800a4ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4f2:	f000 b94b 	b.w	800a78c <__swbuf_r>
 800a4f6:	6813      	ldr	r3, [r2, #0]
 800a4f8:	1c58      	adds	r0, r3, #1
 800a4fa:	6010      	str	r0, [r2, #0]
 800a4fc:	7019      	strb	r1, [r3, #0]
 800a4fe:	4608      	mov	r0, r1
 800a500:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a504:	4770      	bx	lr

0800a506 <__sfputs_r>:
 800a506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a508:	4606      	mov	r6, r0
 800a50a:	460f      	mov	r7, r1
 800a50c:	4614      	mov	r4, r2
 800a50e:	18d5      	adds	r5, r2, r3
 800a510:	42ac      	cmp	r4, r5
 800a512:	d101      	bne.n	800a518 <__sfputs_r+0x12>
 800a514:	2000      	movs	r0, #0
 800a516:	e007      	b.n	800a528 <__sfputs_r+0x22>
 800a518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a51c:	463a      	mov	r2, r7
 800a51e:	4630      	mov	r0, r6
 800a520:	f7ff ffda 	bl	800a4d8 <__sfputc_r>
 800a524:	1c43      	adds	r3, r0, #1
 800a526:	d1f3      	bne.n	800a510 <__sfputs_r+0xa>
 800a528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a52c <_vfiprintf_r>:
 800a52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a530:	460d      	mov	r5, r1
 800a532:	b09d      	sub	sp, #116	; 0x74
 800a534:	4614      	mov	r4, r2
 800a536:	4698      	mov	r8, r3
 800a538:	4606      	mov	r6, r0
 800a53a:	b118      	cbz	r0, 800a544 <_vfiprintf_r+0x18>
 800a53c:	6983      	ldr	r3, [r0, #24]
 800a53e:	b90b      	cbnz	r3, 800a544 <_vfiprintf_r+0x18>
 800a540:	f000 fb14 	bl	800ab6c <__sinit>
 800a544:	4b89      	ldr	r3, [pc, #548]	; (800a76c <_vfiprintf_r+0x240>)
 800a546:	429d      	cmp	r5, r3
 800a548:	d11b      	bne.n	800a582 <_vfiprintf_r+0x56>
 800a54a:	6875      	ldr	r5, [r6, #4]
 800a54c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a54e:	07d9      	lsls	r1, r3, #31
 800a550:	d405      	bmi.n	800a55e <_vfiprintf_r+0x32>
 800a552:	89ab      	ldrh	r3, [r5, #12]
 800a554:	059a      	lsls	r2, r3, #22
 800a556:	d402      	bmi.n	800a55e <_vfiprintf_r+0x32>
 800a558:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a55a:	f000 fba5 	bl	800aca8 <__retarget_lock_acquire_recursive>
 800a55e:	89ab      	ldrh	r3, [r5, #12]
 800a560:	071b      	lsls	r3, r3, #28
 800a562:	d501      	bpl.n	800a568 <_vfiprintf_r+0x3c>
 800a564:	692b      	ldr	r3, [r5, #16]
 800a566:	b9eb      	cbnz	r3, 800a5a4 <_vfiprintf_r+0x78>
 800a568:	4629      	mov	r1, r5
 800a56a:	4630      	mov	r0, r6
 800a56c:	f000 f96e 	bl	800a84c <__swsetup_r>
 800a570:	b1c0      	cbz	r0, 800a5a4 <_vfiprintf_r+0x78>
 800a572:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a574:	07dc      	lsls	r4, r3, #31
 800a576:	d50e      	bpl.n	800a596 <_vfiprintf_r+0x6a>
 800a578:	f04f 30ff 	mov.w	r0, #4294967295
 800a57c:	b01d      	add	sp, #116	; 0x74
 800a57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a582:	4b7b      	ldr	r3, [pc, #492]	; (800a770 <_vfiprintf_r+0x244>)
 800a584:	429d      	cmp	r5, r3
 800a586:	d101      	bne.n	800a58c <_vfiprintf_r+0x60>
 800a588:	68b5      	ldr	r5, [r6, #8]
 800a58a:	e7df      	b.n	800a54c <_vfiprintf_r+0x20>
 800a58c:	4b79      	ldr	r3, [pc, #484]	; (800a774 <_vfiprintf_r+0x248>)
 800a58e:	429d      	cmp	r5, r3
 800a590:	bf08      	it	eq
 800a592:	68f5      	ldreq	r5, [r6, #12]
 800a594:	e7da      	b.n	800a54c <_vfiprintf_r+0x20>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	0598      	lsls	r0, r3, #22
 800a59a:	d4ed      	bmi.n	800a578 <_vfiprintf_r+0x4c>
 800a59c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a59e:	f000 fb84 	bl	800acaa <__retarget_lock_release_recursive>
 800a5a2:	e7e9      	b.n	800a578 <_vfiprintf_r+0x4c>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a5a8:	2320      	movs	r3, #32
 800a5aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5b2:	2330      	movs	r3, #48	; 0x30
 800a5b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a778 <_vfiprintf_r+0x24c>
 800a5b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a5bc:	f04f 0901 	mov.w	r9, #1
 800a5c0:	4623      	mov	r3, r4
 800a5c2:	469a      	mov	sl, r3
 800a5c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a5c8:	b10a      	cbz	r2, 800a5ce <_vfiprintf_r+0xa2>
 800a5ca:	2a25      	cmp	r2, #37	; 0x25
 800a5cc:	d1f9      	bne.n	800a5c2 <_vfiprintf_r+0x96>
 800a5ce:	ebba 0b04 	subs.w	fp, sl, r4
 800a5d2:	d00b      	beq.n	800a5ec <_vfiprintf_r+0xc0>
 800a5d4:	465b      	mov	r3, fp
 800a5d6:	4622      	mov	r2, r4
 800a5d8:	4629      	mov	r1, r5
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f7ff ff93 	bl	800a506 <__sfputs_r>
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	f000 80aa 	beq.w	800a73a <_vfiprintf_r+0x20e>
 800a5e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a5e8:	445a      	add	r2, fp
 800a5ea:	9209      	str	r2, [sp, #36]	; 0x24
 800a5ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	f000 80a2 	beq.w	800a73a <_vfiprintf_r+0x20e>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a5fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a600:	f10a 0a01 	add.w	sl, sl, #1
 800a604:	9304      	str	r3, [sp, #16]
 800a606:	9307      	str	r3, [sp, #28]
 800a608:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a60c:	931a      	str	r3, [sp, #104]	; 0x68
 800a60e:	4654      	mov	r4, sl
 800a610:	2205      	movs	r2, #5
 800a612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a616:	4858      	ldr	r0, [pc, #352]	; (800a778 <_vfiprintf_r+0x24c>)
 800a618:	f7f5 fdea 	bl	80001f0 <memchr>
 800a61c:	9a04      	ldr	r2, [sp, #16]
 800a61e:	b9d8      	cbnz	r0, 800a658 <_vfiprintf_r+0x12c>
 800a620:	06d1      	lsls	r1, r2, #27
 800a622:	bf44      	itt	mi
 800a624:	2320      	movmi	r3, #32
 800a626:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a62a:	0713      	lsls	r3, r2, #28
 800a62c:	bf44      	itt	mi
 800a62e:	232b      	movmi	r3, #43	; 0x2b
 800a630:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a634:	f89a 3000 	ldrb.w	r3, [sl]
 800a638:	2b2a      	cmp	r3, #42	; 0x2a
 800a63a:	d015      	beq.n	800a668 <_vfiprintf_r+0x13c>
 800a63c:	9a07      	ldr	r2, [sp, #28]
 800a63e:	4654      	mov	r4, sl
 800a640:	2000      	movs	r0, #0
 800a642:	f04f 0c0a 	mov.w	ip, #10
 800a646:	4621      	mov	r1, r4
 800a648:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a64c:	3b30      	subs	r3, #48	; 0x30
 800a64e:	2b09      	cmp	r3, #9
 800a650:	d94e      	bls.n	800a6f0 <_vfiprintf_r+0x1c4>
 800a652:	b1b0      	cbz	r0, 800a682 <_vfiprintf_r+0x156>
 800a654:	9207      	str	r2, [sp, #28]
 800a656:	e014      	b.n	800a682 <_vfiprintf_r+0x156>
 800a658:	eba0 0308 	sub.w	r3, r0, r8
 800a65c:	fa09 f303 	lsl.w	r3, r9, r3
 800a660:	4313      	orrs	r3, r2
 800a662:	9304      	str	r3, [sp, #16]
 800a664:	46a2      	mov	sl, r4
 800a666:	e7d2      	b.n	800a60e <_vfiprintf_r+0xe2>
 800a668:	9b03      	ldr	r3, [sp, #12]
 800a66a:	1d19      	adds	r1, r3, #4
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	9103      	str	r1, [sp, #12]
 800a670:	2b00      	cmp	r3, #0
 800a672:	bfbb      	ittet	lt
 800a674:	425b      	neglt	r3, r3
 800a676:	f042 0202 	orrlt.w	r2, r2, #2
 800a67a:	9307      	strge	r3, [sp, #28]
 800a67c:	9307      	strlt	r3, [sp, #28]
 800a67e:	bfb8      	it	lt
 800a680:	9204      	strlt	r2, [sp, #16]
 800a682:	7823      	ldrb	r3, [r4, #0]
 800a684:	2b2e      	cmp	r3, #46	; 0x2e
 800a686:	d10c      	bne.n	800a6a2 <_vfiprintf_r+0x176>
 800a688:	7863      	ldrb	r3, [r4, #1]
 800a68a:	2b2a      	cmp	r3, #42	; 0x2a
 800a68c:	d135      	bne.n	800a6fa <_vfiprintf_r+0x1ce>
 800a68e:	9b03      	ldr	r3, [sp, #12]
 800a690:	1d1a      	adds	r2, r3, #4
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	9203      	str	r2, [sp, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	bfb8      	it	lt
 800a69a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a69e:	3402      	adds	r4, #2
 800a6a0:	9305      	str	r3, [sp, #20]
 800a6a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a788 <_vfiprintf_r+0x25c>
 800a6a6:	7821      	ldrb	r1, [r4, #0]
 800a6a8:	2203      	movs	r2, #3
 800a6aa:	4650      	mov	r0, sl
 800a6ac:	f7f5 fda0 	bl	80001f0 <memchr>
 800a6b0:	b140      	cbz	r0, 800a6c4 <_vfiprintf_r+0x198>
 800a6b2:	2340      	movs	r3, #64	; 0x40
 800a6b4:	eba0 000a 	sub.w	r0, r0, sl
 800a6b8:	fa03 f000 	lsl.w	r0, r3, r0
 800a6bc:	9b04      	ldr	r3, [sp, #16]
 800a6be:	4303      	orrs	r3, r0
 800a6c0:	3401      	adds	r4, #1
 800a6c2:	9304      	str	r3, [sp, #16]
 800a6c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6c8:	482c      	ldr	r0, [pc, #176]	; (800a77c <_vfiprintf_r+0x250>)
 800a6ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a6ce:	2206      	movs	r2, #6
 800a6d0:	f7f5 fd8e 	bl	80001f0 <memchr>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	d03f      	beq.n	800a758 <_vfiprintf_r+0x22c>
 800a6d8:	4b29      	ldr	r3, [pc, #164]	; (800a780 <_vfiprintf_r+0x254>)
 800a6da:	bb1b      	cbnz	r3, 800a724 <_vfiprintf_r+0x1f8>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	3307      	adds	r3, #7
 800a6e0:	f023 0307 	bic.w	r3, r3, #7
 800a6e4:	3308      	adds	r3, #8
 800a6e6:	9303      	str	r3, [sp, #12]
 800a6e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ea:	443b      	add	r3, r7
 800a6ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ee:	e767      	b.n	800a5c0 <_vfiprintf_r+0x94>
 800a6f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a6f4:	460c      	mov	r4, r1
 800a6f6:	2001      	movs	r0, #1
 800a6f8:	e7a5      	b.n	800a646 <_vfiprintf_r+0x11a>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	3401      	adds	r4, #1
 800a6fe:	9305      	str	r3, [sp, #20]
 800a700:	4619      	mov	r1, r3
 800a702:	f04f 0c0a 	mov.w	ip, #10
 800a706:	4620      	mov	r0, r4
 800a708:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a70c:	3a30      	subs	r2, #48	; 0x30
 800a70e:	2a09      	cmp	r2, #9
 800a710:	d903      	bls.n	800a71a <_vfiprintf_r+0x1ee>
 800a712:	2b00      	cmp	r3, #0
 800a714:	d0c5      	beq.n	800a6a2 <_vfiprintf_r+0x176>
 800a716:	9105      	str	r1, [sp, #20]
 800a718:	e7c3      	b.n	800a6a2 <_vfiprintf_r+0x176>
 800a71a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a71e:	4604      	mov	r4, r0
 800a720:	2301      	movs	r3, #1
 800a722:	e7f0      	b.n	800a706 <_vfiprintf_r+0x1da>
 800a724:	ab03      	add	r3, sp, #12
 800a726:	9300      	str	r3, [sp, #0]
 800a728:	462a      	mov	r2, r5
 800a72a:	4b16      	ldr	r3, [pc, #88]	; (800a784 <_vfiprintf_r+0x258>)
 800a72c:	a904      	add	r1, sp, #16
 800a72e:	4630      	mov	r0, r6
 800a730:	f7fd fe22 	bl	8008378 <_printf_float>
 800a734:	4607      	mov	r7, r0
 800a736:	1c78      	adds	r0, r7, #1
 800a738:	d1d6      	bne.n	800a6e8 <_vfiprintf_r+0x1bc>
 800a73a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a73c:	07d9      	lsls	r1, r3, #31
 800a73e:	d405      	bmi.n	800a74c <_vfiprintf_r+0x220>
 800a740:	89ab      	ldrh	r3, [r5, #12]
 800a742:	059a      	lsls	r2, r3, #22
 800a744:	d402      	bmi.n	800a74c <_vfiprintf_r+0x220>
 800a746:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a748:	f000 faaf 	bl	800acaa <__retarget_lock_release_recursive>
 800a74c:	89ab      	ldrh	r3, [r5, #12]
 800a74e:	065b      	lsls	r3, r3, #25
 800a750:	f53f af12 	bmi.w	800a578 <_vfiprintf_r+0x4c>
 800a754:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a756:	e711      	b.n	800a57c <_vfiprintf_r+0x50>
 800a758:	ab03      	add	r3, sp, #12
 800a75a:	9300      	str	r3, [sp, #0]
 800a75c:	462a      	mov	r2, r5
 800a75e:	4b09      	ldr	r3, [pc, #36]	; (800a784 <_vfiprintf_r+0x258>)
 800a760:	a904      	add	r1, sp, #16
 800a762:	4630      	mov	r0, r6
 800a764:	f7fe f8ac 	bl	80088c0 <_printf_i>
 800a768:	e7e4      	b.n	800a734 <_vfiprintf_r+0x208>
 800a76a:	bf00      	nop
 800a76c:	0800b86c 	.word	0x0800b86c
 800a770:	0800b88c 	.word	0x0800b88c
 800a774:	0800b84c 	.word	0x0800b84c
 800a778:	0800b6f4 	.word	0x0800b6f4
 800a77c:	0800b6fe 	.word	0x0800b6fe
 800a780:	08008379 	.word	0x08008379
 800a784:	0800a507 	.word	0x0800a507
 800a788:	0800b6fa 	.word	0x0800b6fa

0800a78c <__swbuf_r>:
 800a78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a78e:	460e      	mov	r6, r1
 800a790:	4614      	mov	r4, r2
 800a792:	4605      	mov	r5, r0
 800a794:	b118      	cbz	r0, 800a79e <__swbuf_r+0x12>
 800a796:	6983      	ldr	r3, [r0, #24]
 800a798:	b90b      	cbnz	r3, 800a79e <__swbuf_r+0x12>
 800a79a:	f000 f9e7 	bl	800ab6c <__sinit>
 800a79e:	4b21      	ldr	r3, [pc, #132]	; (800a824 <__swbuf_r+0x98>)
 800a7a0:	429c      	cmp	r4, r3
 800a7a2:	d12b      	bne.n	800a7fc <__swbuf_r+0x70>
 800a7a4:	686c      	ldr	r4, [r5, #4]
 800a7a6:	69a3      	ldr	r3, [r4, #24]
 800a7a8:	60a3      	str	r3, [r4, #8]
 800a7aa:	89a3      	ldrh	r3, [r4, #12]
 800a7ac:	071a      	lsls	r2, r3, #28
 800a7ae:	d52f      	bpl.n	800a810 <__swbuf_r+0x84>
 800a7b0:	6923      	ldr	r3, [r4, #16]
 800a7b2:	b36b      	cbz	r3, 800a810 <__swbuf_r+0x84>
 800a7b4:	6923      	ldr	r3, [r4, #16]
 800a7b6:	6820      	ldr	r0, [r4, #0]
 800a7b8:	1ac0      	subs	r0, r0, r3
 800a7ba:	6963      	ldr	r3, [r4, #20]
 800a7bc:	b2f6      	uxtb	r6, r6
 800a7be:	4283      	cmp	r3, r0
 800a7c0:	4637      	mov	r7, r6
 800a7c2:	dc04      	bgt.n	800a7ce <__swbuf_r+0x42>
 800a7c4:	4621      	mov	r1, r4
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	f000 f93c 	bl	800aa44 <_fflush_r>
 800a7cc:	bb30      	cbnz	r0, 800a81c <__swbuf_r+0x90>
 800a7ce:	68a3      	ldr	r3, [r4, #8]
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	60a3      	str	r3, [r4, #8]
 800a7d4:	6823      	ldr	r3, [r4, #0]
 800a7d6:	1c5a      	adds	r2, r3, #1
 800a7d8:	6022      	str	r2, [r4, #0]
 800a7da:	701e      	strb	r6, [r3, #0]
 800a7dc:	6963      	ldr	r3, [r4, #20]
 800a7de:	3001      	adds	r0, #1
 800a7e0:	4283      	cmp	r3, r0
 800a7e2:	d004      	beq.n	800a7ee <__swbuf_r+0x62>
 800a7e4:	89a3      	ldrh	r3, [r4, #12]
 800a7e6:	07db      	lsls	r3, r3, #31
 800a7e8:	d506      	bpl.n	800a7f8 <__swbuf_r+0x6c>
 800a7ea:	2e0a      	cmp	r6, #10
 800a7ec:	d104      	bne.n	800a7f8 <__swbuf_r+0x6c>
 800a7ee:	4621      	mov	r1, r4
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	f000 f927 	bl	800aa44 <_fflush_r>
 800a7f6:	b988      	cbnz	r0, 800a81c <__swbuf_r+0x90>
 800a7f8:	4638      	mov	r0, r7
 800a7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	; (800a828 <__swbuf_r+0x9c>)
 800a7fe:	429c      	cmp	r4, r3
 800a800:	d101      	bne.n	800a806 <__swbuf_r+0x7a>
 800a802:	68ac      	ldr	r4, [r5, #8]
 800a804:	e7cf      	b.n	800a7a6 <__swbuf_r+0x1a>
 800a806:	4b09      	ldr	r3, [pc, #36]	; (800a82c <__swbuf_r+0xa0>)
 800a808:	429c      	cmp	r4, r3
 800a80a:	bf08      	it	eq
 800a80c:	68ec      	ldreq	r4, [r5, #12]
 800a80e:	e7ca      	b.n	800a7a6 <__swbuf_r+0x1a>
 800a810:	4621      	mov	r1, r4
 800a812:	4628      	mov	r0, r5
 800a814:	f000 f81a 	bl	800a84c <__swsetup_r>
 800a818:	2800      	cmp	r0, #0
 800a81a:	d0cb      	beq.n	800a7b4 <__swbuf_r+0x28>
 800a81c:	f04f 37ff 	mov.w	r7, #4294967295
 800a820:	e7ea      	b.n	800a7f8 <__swbuf_r+0x6c>
 800a822:	bf00      	nop
 800a824:	0800b86c 	.word	0x0800b86c
 800a828:	0800b88c 	.word	0x0800b88c
 800a82c:	0800b84c 	.word	0x0800b84c

0800a830 <__ascii_wctomb>:
 800a830:	b149      	cbz	r1, 800a846 <__ascii_wctomb+0x16>
 800a832:	2aff      	cmp	r2, #255	; 0xff
 800a834:	bf85      	ittet	hi
 800a836:	238a      	movhi	r3, #138	; 0x8a
 800a838:	6003      	strhi	r3, [r0, #0]
 800a83a:	700a      	strbls	r2, [r1, #0]
 800a83c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a840:	bf98      	it	ls
 800a842:	2001      	movls	r0, #1
 800a844:	4770      	bx	lr
 800a846:	4608      	mov	r0, r1
 800a848:	4770      	bx	lr
	...

0800a84c <__swsetup_r>:
 800a84c:	4b32      	ldr	r3, [pc, #200]	; (800a918 <__swsetup_r+0xcc>)
 800a84e:	b570      	push	{r4, r5, r6, lr}
 800a850:	681d      	ldr	r5, [r3, #0]
 800a852:	4606      	mov	r6, r0
 800a854:	460c      	mov	r4, r1
 800a856:	b125      	cbz	r5, 800a862 <__swsetup_r+0x16>
 800a858:	69ab      	ldr	r3, [r5, #24]
 800a85a:	b913      	cbnz	r3, 800a862 <__swsetup_r+0x16>
 800a85c:	4628      	mov	r0, r5
 800a85e:	f000 f985 	bl	800ab6c <__sinit>
 800a862:	4b2e      	ldr	r3, [pc, #184]	; (800a91c <__swsetup_r+0xd0>)
 800a864:	429c      	cmp	r4, r3
 800a866:	d10f      	bne.n	800a888 <__swsetup_r+0x3c>
 800a868:	686c      	ldr	r4, [r5, #4]
 800a86a:	89a3      	ldrh	r3, [r4, #12]
 800a86c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a870:	0719      	lsls	r1, r3, #28
 800a872:	d42c      	bmi.n	800a8ce <__swsetup_r+0x82>
 800a874:	06dd      	lsls	r5, r3, #27
 800a876:	d411      	bmi.n	800a89c <__swsetup_r+0x50>
 800a878:	2309      	movs	r3, #9
 800a87a:	6033      	str	r3, [r6, #0]
 800a87c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a880:	81a3      	strh	r3, [r4, #12]
 800a882:	f04f 30ff 	mov.w	r0, #4294967295
 800a886:	e03e      	b.n	800a906 <__swsetup_r+0xba>
 800a888:	4b25      	ldr	r3, [pc, #148]	; (800a920 <__swsetup_r+0xd4>)
 800a88a:	429c      	cmp	r4, r3
 800a88c:	d101      	bne.n	800a892 <__swsetup_r+0x46>
 800a88e:	68ac      	ldr	r4, [r5, #8]
 800a890:	e7eb      	b.n	800a86a <__swsetup_r+0x1e>
 800a892:	4b24      	ldr	r3, [pc, #144]	; (800a924 <__swsetup_r+0xd8>)
 800a894:	429c      	cmp	r4, r3
 800a896:	bf08      	it	eq
 800a898:	68ec      	ldreq	r4, [r5, #12]
 800a89a:	e7e6      	b.n	800a86a <__swsetup_r+0x1e>
 800a89c:	0758      	lsls	r0, r3, #29
 800a89e:	d512      	bpl.n	800a8c6 <__swsetup_r+0x7a>
 800a8a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8a2:	b141      	cbz	r1, 800a8b6 <__swsetup_r+0x6a>
 800a8a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a8a8:	4299      	cmp	r1, r3
 800a8aa:	d002      	beq.n	800a8b2 <__swsetup_r+0x66>
 800a8ac:	4630      	mov	r0, r6
 800a8ae:	f7ff fb6f 	bl	8009f90 <_free_r>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a8b6:	89a3      	ldrh	r3, [r4, #12]
 800a8b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a8bc:	81a3      	strh	r3, [r4, #12]
 800a8be:	2300      	movs	r3, #0
 800a8c0:	6063      	str	r3, [r4, #4]
 800a8c2:	6923      	ldr	r3, [r4, #16]
 800a8c4:	6023      	str	r3, [r4, #0]
 800a8c6:	89a3      	ldrh	r3, [r4, #12]
 800a8c8:	f043 0308 	orr.w	r3, r3, #8
 800a8cc:	81a3      	strh	r3, [r4, #12]
 800a8ce:	6923      	ldr	r3, [r4, #16]
 800a8d0:	b94b      	cbnz	r3, 800a8e6 <__swsetup_r+0x9a>
 800a8d2:	89a3      	ldrh	r3, [r4, #12]
 800a8d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a8d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8dc:	d003      	beq.n	800a8e6 <__swsetup_r+0x9a>
 800a8de:	4621      	mov	r1, r4
 800a8e0:	4630      	mov	r0, r6
 800a8e2:	f000 fa07 	bl	800acf4 <__smakebuf_r>
 800a8e6:	89a0      	ldrh	r0, [r4, #12]
 800a8e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8ec:	f010 0301 	ands.w	r3, r0, #1
 800a8f0:	d00a      	beq.n	800a908 <__swsetup_r+0xbc>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	60a3      	str	r3, [r4, #8]
 800a8f6:	6963      	ldr	r3, [r4, #20]
 800a8f8:	425b      	negs	r3, r3
 800a8fa:	61a3      	str	r3, [r4, #24]
 800a8fc:	6923      	ldr	r3, [r4, #16]
 800a8fe:	b943      	cbnz	r3, 800a912 <__swsetup_r+0xc6>
 800a900:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a904:	d1ba      	bne.n	800a87c <__swsetup_r+0x30>
 800a906:	bd70      	pop	{r4, r5, r6, pc}
 800a908:	0781      	lsls	r1, r0, #30
 800a90a:	bf58      	it	pl
 800a90c:	6963      	ldrpl	r3, [r4, #20]
 800a90e:	60a3      	str	r3, [r4, #8]
 800a910:	e7f4      	b.n	800a8fc <__swsetup_r+0xb0>
 800a912:	2000      	movs	r0, #0
 800a914:	e7f7      	b.n	800a906 <__swsetup_r+0xba>
 800a916:	bf00      	nop
 800a918:	2000000c 	.word	0x2000000c
 800a91c:	0800b86c 	.word	0x0800b86c
 800a920:	0800b88c 	.word	0x0800b88c
 800a924:	0800b84c 	.word	0x0800b84c

0800a928 <abort>:
 800a928:	b508      	push	{r3, lr}
 800a92a:	2006      	movs	r0, #6
 800a92c:	f000 fa52 	bl	800add4 <raise>
 800a930:	2001      	movs	r0, #1
 800a932:	f7f8 f989 	bl	8002c48 <_exit>
	...

0800a938 <__sflush_r>:
 800a938:	898a      	ldrh	r2, [r1, #12]
 800a93a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a93e:	4605      	mov	r5, r0
 800a940:	0710      	lsls	r0, r2, #28
 800a942:	460c      	mov	r4, r1
 800a944:	d458      	bmi.n	800a9f8 <__sflush_r+0xc0>
 800a946:	684b      	ldr	r3, [r1, #4]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	dc05      	bgt.n	800a958 <__sflush_r+0x20>
 800a94c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a94e:	2b00      	cmp	r3, #0
 800a950:	dc02      	bgt.n	800a958 <__sflush_r+0x20>
 800a952:	2000      	movs	r0, #0
 800a954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a958:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a95a:	2e00      	cmp	r6, #0
 800a95c:	d0f9      	beq.n	800a952 <__sflush_r+0x1a>
 800a95e:	2300      	movs	r3, #0
 800a960:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a964:	682f      	ldr	r7, [r5, #0]
 800a966:	602b      	str	r3, [r5, #0]
 800a968:	d032      	beq.n	800a9d0 <__sflush_r+0x98>
 800a96a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a96c:	89a3      	ldrh	r3, [r4, #12]
 800a96e:	075a      	lsls	r2, r3, #29
 800a970:	d505      	bpl.n	800a97e <__sflush_r+0x46>
 800a972:	6863      	ldr	r3, [r4, #4]
 800a974:	1ac0      	subs	r0, r0, r3
 800a976:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a978:	b10b      	cbz	r3, 800a97e <__sflush_r+0x46>
 800a97a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a97c:	1ac0      	subs	r0, r0, r3
 800a97e:	2300      	movs	r3, #0
 800a980:	4602      	mov	r2, r0
 800a982:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a984:	6a21      	ldr	r1, [r4, #32]
 800a986:	4628      	mov	r0, r5
 800a988:	47b0      	blx	r6
 800a98a:	1c43      	adds	r3, r0, #1
 800a98c:	89a3      	ldrh	r3, [r4, #12]
 800a98e:	d106      	bne.n	800a99e <__sflush_r+0x66>
 800a990:	6829      	ldr	r1, [r5, #0]
 800a992:	291d      	cmp	r1, #29
 800a994:	d82c      	bhi.n	800a9f0 <__sflush_r+0xb8>
 800a996:	4a2a      	ldr	r2, [pc, #168]	; (800aa40 <__sflush_r+0x108>)
 800a998:	40ca      	lsrs	r2, r1
 800a99a:	07d6      	lsls	r6, r2, #31
 800a99c:	d528      	bpl.n	800a9f0 <__sflush_r+0xb8>
 800a99e:	2200      	movs	r2, #0
 800a9a0:	6062      	str	r2, [r4, #4]
 800a9a2:	04d9      	lsls	r1, r3, #19
 800a9a4:	6922      	ldr	r2, [r4, #16]
 800a9a6:	6022      	str	r2, [r4, #0]
 800a9a8:	d504      	bpl.n	800a9b4 <__sflush_r+0x7c>
 800a9aa:	1c42      	adds	r2, r0, #1
 800a9ac:	d101      	bne.n	800a9b2 <__sflush_r+0x7a>
 800a9ae:	682b      	ldr	r3, [r5, #0]
 800a9b0:	b903      	cbnz	r3, 800a9b4 <__sflush_r+0x7c>
 800a9b2:	6560      	str	r0, [r4, #84]	; 0x54
 800a9b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9b6:	602f      	str	r7, [r5, #0]
 800a9b8:	2900      	cmp	r1, #0
 800a9ba:	d0ca      	beq.n	800a952 <__sflush_r+0x1a>
 800a9bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9c0:	4299      	cmp	r1, r3
 800a9c2:	d002      	beq.n	800a9ca <__sflush_r+0x92>
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	f7ff fae3 	bl	8009f90 <_free_r>
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	6360      	str	r0, [r4, #52]	; 0x34
 800a9ce:	e7c1      	b.n	800a954 <__sflush_r+0x1c>
 800a9d0:	6a21      	ldr	r1, [r4, #32]
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	4628      	mov	r0, r5
 800a9d6:	47b0      	blx	r6
 800a9d8:	1c41      	adds	r1, r0, #1
 800a9da:	d1c7      	bne.n	800a96c <__sflush_r+0x34>
 800a9dc:	682b      	ldr	r3, [r5, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d0c4      	beq.n	800a96c <__sflush_r+0x34>
 800a9e2:	2b1d      	cmp	r3, #29
 800a9e4:	d001      	beq.n	800a9ea <__sflush_r+0xb2>
 800a9e6:	2b16      	cmp	r3, #22
 800a9e8:	d101      	bne.n	800a9ee <__sflush_r+0xb6>
 800a9ea:	602f      	str	r7, [r5, #0]
 800a9ec:	e7b1      	b.n	800a952 <__sflush_r+0x1a>
 800a9ee:	89a3      	ldrh	r3, [r4, #12]
 800a9f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9f4:	81a3      	strh	r3, [r4, #12]
 800a9f6:	e7ad      	b.n	800a954 <__sflush_r+0x1c>
 800a9f8:	690f      	ldr	r7, [r1, #16]
 800a9fa:	2f00      	cmp	r7, #0
 800a9fc:	d0a9      	beq.n	800a952 <__sflush_r+0x1a>
 800a9fe:	0793      	lsls	r3, r2, #30
 800aa00:	680e      	ldr	r6, [r1, #0]
 800aa02:	bf08      	it	eq
 800aa04:	694b      	ldreq	r3, [r1, #20]
 800aa06:	600f      	str	r7, [r1, #0]
 800aa08:	bf18      	it	ne
 800aa0a:	2300      	movne	r3, #0
 800aa0c:	eba6 0807 	sub.w	r8, r6, r7
 800aa10:	608b      	str	r3, [r1, #8]
 800aa12:	f1b8 0f00 	cmp.w	r8, #0
 800aa16:	dd9c      	ble.n	800a952 <__sflush_r+0x1a>
 800aa18:	6a21      	ldr	r1, [r4, #32]
 800aa1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aa1c:	4643      	mov	r3, r8
 800aa1e:	463a      	mov	r2, r7
 800aa20:	4628      	mov	r0, r5
 800aa22:	47b0      	blx	r6
 800aa24:	2800      	cmp	r0, #0
 800aa26:	dc06      	bgt.n	800aa36 <__sflush_r+0xfe>
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa2e:	81a3      	strh	r3, [r4, #12]
 800aa30:	f04f 30ff 	mov.w	r0, #4294967295
 800aa34:	e78e      	b.n	800a954 <__sflush_r+0x1c>
 800aa36:	4407      	add	r7, r0
 800aa38:	eba8 0800 	sub.w	r8, r8, r0
 800aa3c:	e7e9      	b.n	800aa12 <__sflush_r+0xda>
 800aa3e:	bf00      	nop
 800aa40:	20400001 	.word	0x20400001

0800aa44 <_fflush_r>:
 800aa44:	b538      	push	{r3, r4, r5, lr}
 800aa46:	690b      	ldr	r3, [r1, #16]
 800aa48:	4605      	mov	r5, r0
 800aa4a:	460c      	mov	r4, r1
 800aa4c:	b913      	cbnz	r3, 800aa54 <_fflush_r+0x10>
 800aa4e:	2500      	movs	r5, #0
 800aa50:	4628      	mov	r0, r5
 800aa52:	bd38      	pop	{r3, r4, r5, pc}
 800aa54:	b118      	cbz	r0, 800aa5e <_fflush_r+0x1a>
 800aa56:	6983      	ldr	r3, [r0, #24]
 800aa58:	b90b      	cbnz	r3, 800aa5e <_fflush_r+0x1a>
 800aa5a:	f000 f887 	bl	800ab6c <__sinit>
 800aa5e:	4b14      	ldr	r3, [pc, #80]	; (800aab0 <_fflush_r+0x6c>)
 800aa60:	429c      	cmp	r4, r3
 800aa62:	d11b      	bne.n	800aa9c <_fflush_r+0x58>
 800aa64:	686c      	ldr	r4, [r5, #4]
 800aa66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d0ef      	beq.n	800aa4e <_fflush_r+0xa>
 800aa6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa70:	07d0      	lsls	r0, r2, #31
 800aa72:	d404      	bmi.n	800aa7e <_fflush_r+0x3a>
 800aa74:	0599      	lsls	r1, r3, #22
 800aa76:	d402      	bmi.n	800aa7e <_fflush_r+0x3a>
 800aa78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa7a:	f000 f915 	bl	800aca8 <__retarget_lock_acquire_recursive>
 800aa7e:	4628      	mov	r0, r5
 800aa80:	4621      	mov	r1, r4
 800aa82:	f7ff ff59 	bl	800a938 <__sflush_r>
 800aa86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa88:	07da      	lsls	r2, r3, #31
 800aa8a:	4605      	mov	r5, r0
 800aa8c:	d4e0      	bmi.n	800aa50 <_fflush_r+0xc>
 800aa8e:	89a3      	ldrh	r3, [r4, #12]
 800aa90:	059b      	lsls	r3, r3, #22
 800aa92:	d4dd      	bmi.n	800aa50 <_fflush_r+0xc>
 800aa94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa96:	f000 f908 	bl	800acaa <__retarget_lock_release_recursive>
 800aa9a:	e7d9      	b.n	800aa50 <_fflush_r+0xc>
 800aa9c:	4b05      	ldr	r3, [pc, #20]	; (800aab4 <_fflush_r+0x70>)
 800aa9e:	429c      	cmp	r4, r3
 800aaa0:	d101      	bne.n	800aaa6 <_fflush_r+0x62>
 800aaa2:	68ac      	ldr	r4, [r5, #8]
 800aaa4:	e7df      	b.n	800aa66 <_fflush_r+0x22>
 800aaa6:	4b04      	ldr	r3, [pc, #16]	; (800aab8 <_fflush_r+0x74>)
 800aaa8:	429c      	cmp	r4, r3
 800aaaa:	bf08      	it	eq
 800aaac:	68ec      	ldreq	r4, [r5, #12]
 800aaae:	e7da      	b.n	800aa66 <_fflush_r+0x22>
 800aab0:	0800b86c 	.word	0x0800b86c
 800aab4:	0800b88c 	.word	0x0800b88c
 800aab8:	0800b84c 	.word	0x0800b84c

0800aabc <std>:
 800aabc:	2300      	movs	r3, #0
 800aabe:	b510      	push	{r4, lr}
 800aac0:	4604      	mov	r4, r0
 800aac2:	e9c0 3300 	strd	r3, r3, [r0]
 800aac6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aaca:	6083      	str	r3, [r0, #8]
 800aacc:	8181      	strh	r1, [r0, #12]
 800aace:	6643      	str	r3, [r0, #100]	; 0x64
 800aad0:	81c2      	strh	r2, [r0, #14]
 800aad2:	6183      	str	r3, [r0, #24]
 800aad4:	4619      	mov	r1, r3
 800aad6:	2208      	movs	r2, #8
 800aad8:	305c      	adds	r0, #92	; 0x5c
 800aada:	f7fd fba5 	bl	8008228 <memset>
 800aade:	4b05      	ldr	r3, [pc, #20]	; (800aaf4 <std+0x38>)
 800aae0:	6263      	str	r3, [r4, #36]	; 0x24
 800aae2:	4b05      	ldr	r3, [pc, #20]	; (800aaf8 <std+0x3c>)
 800aae4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aae6:	4b05      	ldr	r3, [pc, #20]	; (800aafc <std+0x40>)
 800aae8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aaea:	4b05      	ldr	r3, [pc, #20]	; (800ab00 <std+0x44>)
 800aaec:	6224      	str	r4, [r4, #32]
 800aaee:	6323      	str	r3, [r4, #48]	; 0x30
 800aaf0:	bd10      	pop	{r4, pc}
 800aaf2:	bf00      	nop
 800aaf4:	0800ae0d 	.word	0x0800ae0d
 800aaf8:	0800ae2f 	.word	0x0800ae2f
 800aafc:	0800ae67 	.word	0x0800ae67
 800ab00:	0800ae8b 	.word	0x0800ae8b

0800ab04 <_cleanup_r>:
 800ab04:	4901      	ldr	r1, [pc, #4]	; (800ab0c <_cleanup_r+0x8>)
 800ab06:	f000 b8af 	b.w	800ac68 <_fwalk_reent>
 800ab0a:	bf00      	nop
 800ab0c:	0800aa45 	.word	0x0800aa45

0800ab10 <__sfmoreglue>:
 800ab10:	b570      	push	{r4, r5, r6, lr}
 800ab12:	1e4a      	subs	r2, r1, #1
 800ab14:	2568      	movs	r5, #104	; 0x68
 800ab16:	4355      	muls	r5, r2
 800ab18:	460e      	mov	r6, r1
 800ab1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ab1e:	f7ff fa87 	bl	800a030 <_malloc_r>
 800ab22:	4604      	mov	r4, r0
 800ab24:	b140      	cbz	r0, 800ab38 <__sfmoreglue+0x28>
 800ab26:	2100      	movs	r1, #0
 800ab28:	e9c0 1600 	strd	r1, r6, [r0]
 800ab2c:	300c      	adds	r0, #12
 800ab2e:	60a0      	str	r0, [r4, #8]
 800ab30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ab34:	f7fd fb78 	bl	8008228 <memset>
 800ab38:	4620      	mov	r0, r4
 800ab3a:	bd70      	pop	{r4, r5, r6, pc}

0800ab3c <__sfp_lock_acquire>:
 800ab3c:	4801      	ldr	r0, [pc, #4]	; (800ab44 <__sfp_lock_acquire+0x8>)
 800ab3e:	f000 b8b3 	b.w	800aca8 <__retarget_lock_acquire_recursive>
 800ab42:	bf00      	nop
 800ab44:	20000534 	.word	0x20000534

0800ab48 <__sfp_lock_release>:
 800ab48:	4801      	ldr	r0, [pc, #4]	; (800ab50 <__sfp_lock_release+0x8>)
 800ab4a:	f000 b8ae 	b.w	800acaa <__retarget_lock_release_recursive>
 800ab4e:	bf00      	nop
 800ab50:	20000534 	.word	0x20000534

0800ab54 <__sinit_lock_acquire>:
 800ab54:	4801      	ldr	r0, [pc, #4]	; (800ab5c <__sinit_lock_acquire+0x8>)
 800ab56:	f000 b8a7 	b.w	800aca8 <__retarget_lock_acquire_recursive>
 800ab5a:	bf00      	nop
 800ab5c:	2000052f 	.word	0x2000052f

0800ab60 <__sinit_lock_release>:
 800ab60:	4801      	ldr	r0, [pc, #4]	; (800ab68 <__sinit_lock_release+0x8>)
 800ab62:	f000 b8a2 	b.w	800acaa <__retarget_lock_release_recursive>
 800ab66:	bf00      	nop
 800ab68:	2000052f 	.word	0x2000052f

0800ab6c <__sinit>:
 800ab6c:	b510      	push	{r4, lr}
 800ab6e:	4604      	mov	r4, r0
 800ab70:	f7ff fff0 	bl	800ab54 <__sinit_lock_acquire>
 800ab74:	69a3      	ldr	r3, [r4, #24]
 800ab76:	b11b      	cbz	r3, 800ab80 <__sinit+0x14>
 800ab78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab7c:	f7ff bff0 	b.w	800ab60 <__sinit_lock_release>
 800ab80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ab84:	6523      	str	r3, [r4, #80]	; 0x50
 800ab86:	4b13      	ldr	r3, [pc, #76]	; (800abd4 <__sinit+0x68>)
 800ab88:	4a13      	ldr	r2, [pc, #76]	; (800abd8 <__sinit+0x6c>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ab8e:	42a3      	cmp	r3, r4
 800ab90:	bf04      	itt	eq
 800ab92:	2301      	moveq	r3, #1
 800ab94:	61a3      	streq	r3, [r4, #24]
 800ab96:	4620      	mov	r0, r4
 800ab98:	f000 f820 	bl	800abdc <__sfp>
 800ab9c:	6060      	str	r0, [r4, #4]
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f000 f81c 	bl	800abdc <__sfp>
 800aba4:	60a0      	str	r0, [r4, #8]
 800aba6:	4620      	mov	r0, r4
 800aba8:	f000 f818 	bl	800abdc <__sfp>
 800abac:	2200      	movs	r2, #0
 800abae:	60e0      	str	r0, [r4, #12]
 800abb0:	2104      	movs	r1, #4
 800abb2:	6860      	ldr	r0, [r4, #4]
 800abb4:	f7ff ff82 	bl	800aabc <std>
 800abb8:	68a0      	ldr	r0, [r4, #8]
 800abba:	2201      	movs	r2, #1
 800abbc:	2109      	movs	r1, #9
 800abbe:	f7ff ff7d 	bl	800aabc <std>
 800abc2:	68e0      	ldr	r0, [r4, #12]
 800abc4:	2202      	movs	r2, #2
 800abc6:	2112      	movs	r1, #18
 800abc8:	f7ff ff78 	bl	800aabc <std>
 800abcc:	2301      	movs	r3, #1
 800abce:	61a3      	str	r3, [r4, #24]
 800abd0:	e7d2      	b.n	800ab78 <__sinit+0xc>
 800abd2:	bf00      	nop
 800abd4:	0800b4c8 	.word	0x0800b4c8
 800abd8:	0800ab05 	.word	0x0800ab05

0800abdc <__sfp>:
 800abdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abde:	4607      	mov	r7, r0
 800abe0:	f7ff ffac 	bl	800ab3c <__sfp_lock_acquire>
 800abe4:	4b1e      	ldr	r3, [pc, #120]	; (800ac60 <__sfp+0x84>)
 800abe6:	681e      	ldr	r6, [r3, #0]
 800abe8:	69b3      	ldr	r3, [r6, #24]
 800abea:	b913      	cbnz	r3, 800abf2 <__sfp+0x16>
 800abec:	4630      	mov	r0, r6
 800abee:	f7ff ffbd 	bl	800ab6c <__sinit>
 800abf2:	3648      	adds	r6, #72	; 0x48
 800abf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800abf8:	3b01      	subs	r3, #1
 800abfa:	d503      	bpl.n	800ac04 <__sfp+0x28>
 800abfc:	6833      	ldr	r3, [r6, #0]
 800abfe:	b30b      	cbz	r3, 800ac44 <__sfp+0x68>
 800ac00:	6836      	ldr	r6, [r6, #0]
 800ac02:	e7f7      	b.n	800abf4 <__sfp+0x18>
 800ac04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ac08:	b9d5      	cbnz	r5, 800ac40 <__sfp+0x64>
 800ac0a:	4b16      	ldr	r3, [pc, #88]	; (800ac64 <__sfp+0x88>)
 800ac0c:	60e3      	str	r3, [r4, #12]
 800ac0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ac12:	6665      	str	r5, [r4, #100]	; 0x64
 800ac14:	f000 f847 	bl	800aca6 <__retarget_lock_init_recursive>
 800ac18:	f7ff ff96 	bl	800ab48 <__sfp_lock_release>
 800ac1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ac20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ac24:	6025      	str	r5, [r4, #0]
 800ac26:	61a5      	str	r5, [r4, #24]
 800ac28:	2208      	movs	r2, #8
 800ac2a:	4629      	mov	r1, r5
 800ac2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ac30:	f7fd fafa 	bl	8008228 <memset>
 800ac34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ac38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac40:	3468      	adds	r4, #104	; 0x68
 800ac42:	e7d9      	b.n	800abf8 <__sfp+0x1c>
 800ac44:	2104      	movs	r1, #4
 800ac46:	4638      	mov	r0, r7
 800ac48:	f7ff ff62 	bl	800ab10 <__sfmoreglue>
 800ac4c:	4604      	mov	r4, r0
 800ac4e:	6030      	str	r0, [r6, #0]
 800ac50:	2800      	cmp	r0, #0
 800ac52:	d1d5      	bne.n	800ac00 <__sfp+0x24>
 800ac54:	f7ff ff78 	bl	800ab48 <__sfp_lock_release>
 800ac58:	230c      	movs	r3, #12
 800ac5a:	603b      	str	r3, [r7, #0]
 800ac5c:	e7ee      	b.n	800ac3c <__sfp+0x60>
 800ac5e:	bf00      	nop
 800ac60:	0800b4c8 	.word	0x0800b4c8
 800ac64:	ffff0001 	.word	0xffff0001

0800ac68 <_fwalk_reent>:
 800ac68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac6c:	4606      	mov	r6, r0
 800ac6e:	4688      	mov	r8, r1
 800ac70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ac74:	2700      	movs	r7, #0
 800ac76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ac7a:	f1b9 0901 	subs.w	r9, r9, #1
 800ac7e:	d505      	bpl.n	800ac8c <_fwalk_reent+0x24>
 800ac80:	6824      	ldr	r4, [r4, #0]
 800ac82:	2c00      	cmp	r4, #0
 800ac84:	d1f7      	bne.n	800ac76 <_fwalk_reent+0xe>
 800ac86:	4638      	mov	r0, r7
 800ac88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac8c:	89ab      	ldrh	r3, [r5, #12]
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	d907      	bls.n	800aca2 <_fwalk_reent+0x3a>
 800ac92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ac96:	3301      	adds	r3, #1
 800ac98:	d003      	beq.n	800aca2 <_fwalk_reent+0x3a>
 800ac9a:	4629      	mov	r1, r5
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	47c0      	blx	r8
 800aca0:	4307      	orrs	r7, r0
 800aca2:	3568      	adds	r5, #104	; 0x68
 800aca4:	e7e9      	b.n	800ac7a <_fwalk_reent+0x12>

0800aca6 <__retarget_lock_init_recursive>:
 800aca6:	4770      	bx	lr

0800aca8 <__retarget_lock_acquire_recursive>:
 800aca8:	4770      	bx	lr

0800acaa <__retarget_lock_release_recursive>:
 800acaa:	4770      	bx	lr

0800acac <__swhatbuf_r>:
 800acac:	b570      	push	{r4, r5, r6, lr}
 800acae:	460e      	mov	r6, r1
 800acb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acb4:	2900      	cmp	r1, #0
 800acb6:	b096      	sub	sp, #88	; 0x58
 800acb8:	4614      	mov	r4, r2
 800acba:	461d      	mov	r5, r3
 800acbc:	da07      	bge.n	800acce <__swhatbuf_r+0x22>
 800acbe:	2300      	movs	r3, #0
 800acc0:	602b      	str	r3, [r5, #0]
 800acc2:	89b3      	ldrh	r3, [r6, #12]
 800acc4:	061a      	lsls	r2, r3, #24
 800acc6:	d410      	bmi.n	800acea <__swhatbuf_r+0x3e>
 800acc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800accc:	e00e      	b.n	800acec <__swhatbuf_r+0x40>
 800acce:	466a      	mov	r2, sp
 800acd0:	f000 f902 	bl	800aed8 <_fstat_r>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	dbf2      	blt.n	800acbe <__swhatbuf_r+0x12>
 800acd8:	9a01      	ldr	r2, [sp, #4]
 800acda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800acde:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ace2:	425a      	negs	r2, r3
 800ace4:	415a      	adcs	r2, r3
 800ace6:	602a      	str	r2, [r5, #0]
 800ace8:	e7ee      	b.n	800acc8 <__swhatbuf_r+0x1c>
 800acea:	2340      	movs	r3, #64	; 0x40
 800acec:	2000      	movs	r0, #0
 800acee:	6023      	str	r3, [r4, #0]
 800acf0:	b016      	add	sp, #88	; 0x58
 800acf2:	bd70      	pop	{r4, r5, r6, pc}

0800acf4 <__smakebuf_r>:
 800acf4:	898b      	ldrh	r3, [r1, #12]
 800acf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800acf8:	079d      	lsls	r5, r3, #30
 800acfa:	4606      	mov	r6, r0
 800acfc:	460c      	mov	r4, r1
 800acfe:	d507      	bpl.n	800ad10 <__smakebuf_r+0x1c>
 800ad00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	6123      	str	r3, [r4, #16]
 800ad08:	2301      	movs	r3, #1
 800ad0a:	6163      	str	r3, [r4, #20]
 800ad0c:	b002      	add	sp, #8
 800ad0e:	bd70      	pop	{r4, r5, r6, pc}
 800ad10:	ab01      	add	r3, sp, #4
 800ad12:	466a      	mov	r2, sp
 800ad14:	f7ff ffca 	bl	800acac <__swhatbuf_r>
 800ad18:	9900      	ldr	r1, [sp, #0]
 800ad1a:	4605      	mov	r5, r0
 800ad1c:	4630      	mov	r0, r6
 800ad1e:	f7ff f987 	bl	800a030 <_malloc_r>
 800ad22:	b948      	cbnz	r0, 800ad38 <__smakebuf_r+0x44>
 800ad24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad28:	059a      	lsls	r2, r3, #22
 800ad2a:	d4ef      	bmi.n	800ad0c <__smakebuf_r+0x18>
 800ad2c:	f023 0303 	bic.w	r3, r3, #3
 800ad30:	f043 0302 	orr.w	r3, r3, #2
 800ad34:	81a3      	strh	r3, [r4, #12]
 800ad36:	e7e3      	b.n	800ad00 <__smakebuf_r+0xc>
 800ad38:	4b0d      	ldr	r3, [pc, #52]	; (800ad70 <__smakebuf_r+0x7c>)
 800ad3a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad3c:	89a3      	ldrh	r3, [r4, #12]
 800ad3e:	6020      	str	r0, [r4, #0]
 800ad40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad44:	81a3      	strh	r3, [r4, #12]
 800ad46:	9b00      	ldr	r3, [sp, #0]
 800ad48:	6163      	str	r3, [r4, #20]
 800ad4a:	9b01      	ldr	r3, [sp, #4]
 800ad4c:	6120      	str	r0, [r4, #16]
 800ad4e:	b15b      	cbz	r3, 800ad68 <__smakebuf_r+0x74>
 800ad50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad54:	4630      	mov	r0, r6
 800ad56:	f000 f8d1 	bl	800aefc <_isatty_r>
 800ad5a:	b128      	cbz	r0, 800ad68 <__smakebuf_r+0x74>
 800ad5c:	89a3      	ldrh	r3, [r4, #12]
 800ad5e:	f023 0303 	bic.w	r3, r3, #3
 800ad62:	f043 0301 	orr.w	r3, r3, #1
 800ad66:	81a3      	strh	r3, [r4, #12]
 800ad68:	89a0      	ldrh	r0, [r4, #12]
 800ad6a:	4305      	orrs	r5, r0
 800ad6c:	81a5      	strh	r5, [r4, #12]
 800ad6e:	e7cd      	b.n	800ad0c <__smakebuf_r+0x18>
 800ad70:	0800ab05 	.word	0x0800ab05

0800ad74 <_malloc_usable_size_r>:
 800ad74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad78:	1f18      	subs	r0, r3, #4
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	bfbc      	itt	lt
 800ad7e:	580b      	ldrlt	r3, [r1, r0]
 800ad80:	18c0      	addlt	r0, r0, r3
 800ad82:	4770      	bx	lr

0800ad84 <_raise_r>:
 800ad84:	291f      	cmp	r1, #31
 800ad86:	b538      	push	{r3, r4, r5, lr}
 800ad88:	4604      	mov	r4, r0
 800ad8a:	460d      	mov	r5, r1
 800ad8c:	d904      	bls.n	800ad98 <_raise_r+0x14>
 800ad8e:	2316      	movs	r3, #22
 800ad90:	6003      	str	r3, [r0, #0]
 800ad92:	f04f 30ff 	mov.w	r0, #4294967295
 800ad96:	bd38      	pop	{r3, r4, r5, pc}
 800ad98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad9a:	b112      	cbz	r2, 800ada2 <_raise_r+0x1e>
 800ad9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ada0:	b94b      	cbnz	r3, 800adb6 <_raise_r+0x32>
 800ada2:	4620      	mov	r0, r4
 800ada4:	f000 f830 	bl	800ae08 <_getpid_r>
 800ada8:	462a      	mov	r2, r5
 800adaa:	4601      	mov	r1, r0
 800adac:	4620      	mov	r0, r4
 800adae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adb2:	f000 b817 	b.w	800ade4 <_kill_r>
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d00a      	beq.n	800add0 <_raise_r+0x4c>
 800adba:	1c59      	adds	r1, r3, #1
 800adbc:	d103      	bne.n	800adc6 <_raise_r+0x42>
 800adbe:	2316      	movs	r3, #22
 800adc0:	6003      	str	r3, [r0, #0]
 800adc2:	2001      	movs	r0, #1
 800adc4:	e7e7      	b.n	800ad96 <_raise_r+0x12>
 800adc6:	2400      	movs	r4, #0
 800adc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800adcc:	4628      	mov	r0, r5
 800adce:	4798      	blx	r3
 800add0:	2000      	movs	r0, #0
 800add2:	e7e0      	b.n	800ad96 <_raise_r+0x12>

0800add4 <raise>:
 800add4:	4b02      	ldr	r3, [pc, #8]	; (800ade0 <raise+0xc>)
 800add6:	4601      	mov	r1, r0
 800add8:	6818      	ldr	r0, [r3, #0]
 800adda:	f7ff bfd3 	b.w	800ad84 <_raise_r>
 800adde:	bf00      	nop
 800ade0:	2000000c 	.word	0x2000000c

0800ade4 <_kill_r>:
 800ade4:	b538      	push	{r3, r4, r5, lr}
 800ade6:	4d07      	ldr	r5, [pc, #28]	; (800ae04 <_kill_r+0x20>)
 800ade8:	2300      	movs	r3, #0
 800adea:	4604      	mov	r4, r0
 800adec:	4608      	mov	r0, r1
 800adee:	4611      	mov	r1, r2
 800adf0:	602b      	str	r3, [r5, #0]
 800adf2:	f7f7 ff19 	bl	8002c28 <_kill>
 800adf6:	1c43      	adds	r3, r0, #1
 800adf8:	d102      	bne.n	800ae00 <_kill_r+0x1c>
 800adfa:	682b      	ldr	r3, [r5, #0]
 800adfc:	b103      	cbz	r3, 800ae00 <_kill_r+0x1c>
 800adfe:	6023      	str	r3, [r4, #0]
 800ae00:	bd38      	pop	{r3, r4, r5, pc}
 800ae02:	bf00      	nop
 800ae04:	20000528 	.word	0x20000528

0800ae08 <_getpid_r>:
 800ae08:	f7f7 bf06 	b.w	8002c18 <_getpid>

0800ae0c <__sread>:
 800ae0c:	b510      	push	{r4, lr}
 800ae0e:	460c      	mov	r4, r1
 800ae10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae14:	f000 f894 	bl	800af40 <_read_r>
 800ae18:	2800      	cmp	r0, #0
 800ae1a:	bfab      	itete	ge
 800ae1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae1e:	89a3      	ldrhlt	r3, [r4, #12]
 800ae20:	181b      	addge	r3, r3, r0
 800ae22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae26:	bfac      	ite	ge
 800ae28:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae2a:	81a3      	strhlt	r3, [r4, #12]
 800ae2c:	bd10      	pop	{r4, pc}

0800ae2e <__swrite>:
 800ae2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae32:	461f      	mov	r7, r3
 800ae34:	898b      	ldrh	r3, [r1, #12]
 800ae36:	05db      	lsls	r3, r3, #23
 800ae38:	4605      	mov	r5, r0
 800ae3a:	460c      	mov	r4, r1
 800ae3c:	4616      	mov	r6, r2
 800ae3e:	d505      	bpl.n	800ae4c <__swrite+0x1e>
 800ae40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae44:	2302      	movs	r3, #2
 800ae46:	2200      	movs	r2, #0
 800ae48:	f000 f868 	bl	800af1c <_lseek_r>
 800ae4c:	89a3      	ldrh	r3, [r4, #12]
 800ae4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae56:	81a3      	strh	r3, [r4, #12]
 800ae58:	4632      	mov	r2, r6
 800ae5a:	463b      	mov	r3, r7
 800ae5c:	4628      	mov	r0, r5
 800ae5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae62:	f000 b817 	b.w	800ae94 <_write_r>

0800ae66 <__sseek>:
 800ae66:	b510      	push	{r4, lr}
 800ae68:	460c      	mov	r4, r1
 800ae6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae6e:	f000 f855 	bl	800af1c <_lseek_r>
 800ae72:	1c43      	adds	r3, r0, #1
 800ae74:	89a3      	ldrh	r3, [r4, #12]
 800ae76:	bf15      	itete	ne
 800ae78:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae82:	81a3      	strheq	r3, [r4, #12]
 800ae84:	bf18      	it	ne
 800ae86:	81a3      	strhne	r3, [r4, #12]
 800ae88:	bd10      	pop	{r4, pc}

0800ae8a <__sclose>:
 800ae8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae8e:	f000 b813 	b.w	800aeb8 <_close_r>
	...

0800ae94 <_write_r>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	4d07      	ldr	r5, [pc, #28]	; (800aeb4 <_write_r+0x20>)
 800ae98:	4604      	mov	r4, r0
 800ae9a:	4608      	mov	r0, r1
 800ae9c:	4611      	mov	r1, r2
 800ae9e:	2200      	movs	r2, #0
 800aea0:	602a      	str	r2, [r5, #0]
 800aea2:	461a      	mov	r2, r3
 800aea4:	f7f7 fef7 	bl	8002c96 <_write>
 800aea8:	1c43      	adds	r3, r0, #1
 800aeaa:	d102      	bne.n	800aeb2 <_write_r+0x1e>
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	b103      	cbz	r3, 800aeb2 <_write_r+0x1e>
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
 800aeb4:	20000528 	.word	0x20000528

0800aeb8 <_close_r>:
 800aeb8:	b538      	push	{r3, r4, r5, lr}
 800aeba:	4d06      	ldr	r5, [pc, #24]	; (800aed4 <_close_r+0x1c>)
 800aebc:	2300      	movs	r3, #0
 800aebe:	4604      	mov	r4, r0
 800aec0:	4608      	mov	r0, r1
 800aec2:	602b      	str	r3, [r5, #0]
 800aec4:	f7f7 ff03 	bl	8002cce <_close>
 800aec8:	1c43      	adds	r3, r0, #1
 800aeca:	d102      	bne.n	800aed2 <_close_r+0x1a>
 800aecc:	682b      	ldr	r3, [r5, #0]
 800aece:	b103      	cbz	r3, 800aed2 <_close_r+0x1a>
 800aed0:	6023      	str	r3, [r4, #0]
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	20000528 	.word	0x20000528

0800aed8 <_fstat_r>:
 800aed8:	b538      	push	{r3, r4, r5, lr}
 800aeda:	4d07      	ldr	r5, [pc, #28]	; (800aef8 <_fstat_r+0x20>)
 800aedc:	2300      	movs	r3, #0
 800aede:	4604      	mov	r4, r0
 800aee0:	4608      	mov	r0, r1
 800aee2:	4611      	mov	r1, r2
 800aee4:	602b      	str	r3, [r5, #0]
 800aee6:	f7f7 fefe 	bl	8002ce6 <_fstat>
 800aeea:	1c43      	adds	r3, r0, #1
 800aeec:	d102      	bne.n	800aef4 <_fstat_r+0x1c>
 800aeee:	682b      	ldr	r3, [r5, #0]
 800aef0:	b103      	cbz	r3, 800aef4 <_fstat_r+0x1c>
 800aef2:	6023      	str	r3, [r4, #0]
 800aef4:	bd38      	pop	{r3, r4, r5, pc}
 800aef6:	bf00      	nop
 800aef8:	20000528 	.word	0x20000528

0800aefc <_isatty_r>:
 800aefc:	b538      	push	{r3, r4, r5, lr}
 800aefe:	4d06      	ldr	r5, [pc, #24]	; (800af18 <_isatty_r+0x1c>)
 800af00:	2300      	movs	r3, #0
 800af02:	4604      	mov	r4, r0
 800af04:	4608      	mov	r0, r1
 800af06:	602b      	str	r3, [r5, #0]
 800af08:	f7f7 fefd 	bl	8002d06 <_isatty>
 800af0c:	1c43      	adds	r3, r0, #1
 800af0e:	d102      	bne.n	800af16 <_isatty_r+0x1a>
 800af10:	682b      	ldr	r3, [r5, #0]
 800af12:	b103      	cbz	r3, 800af16 <_isatty_r+0x1a>
 800af14:	6023      	str	r3, [r4, #0]
 800af16:	bd38      	pop	{r3, r4, r5, pc}
 800af18:	20000528 	.word	0x20000528

0800af1c <_lseek_r>:
 800af1c:	b538      	push	{r3, r4, r5, lr}
 800af1e:	4d07      	ldr	r5, [pc, #28]	; (800af3c <_lseek_r+0x20>)
 800af20:	4604      	mov	r4, r0
 800af22:	4608      	mov	r0, r1
 800af24:	4611      	mov	r1, r2
 800af26:	2200      	movs	r2, #0
 800af28:	602a      	str	r2, [r5, #0]
 800af2a:	461a      	mov	r2, r3
 800af2c:	f7f7 fef6 	bl	8002d1c <_lseek>
 800af30:	1c43      	adds	r3, r0, #1
 800af32:	d102      	bne.n	800af3a <_lseek_r+0x1e>
 800af34:	682b      	ldr	r3, [r5, #0]
 800af36:	b103      	cbz	r3, 800af3a <_lseek_r+0x1e>
 800af38:	6023      	str	r3, [r4, #0]
 800af3a:	bd38      	pop	{r3, r4, r5, pc}
 800af3c:	20000528 	.word	0x20000528

0800af40 <_read_r>:
 800af40:	b538      	push	{r3, r4, r5, lr}
 800af42:	4d07      	ldr	r5, [pc, #28]	; (800af60 <_read_r+0x20>)
 800af44:	4604      	mov	r4, r0
 800af46:	4608      	mov	r0, r1
 800af48:	4611      	mov	r1, r2
 800af4a:	2200      	movs	r2, #0
 800af4c:	602a      	str	r2, [r5, #0]
 800af4e:	461a      	mov	r2, r3
 800af50:	f7f7 fe84 	bl	8002c5c <_read>
 800af54:	1c43      	adds	r3, r0, #1
 800af56:	d102      	bne.n	800af5e <_read_r+0x1e>
 800af58:	682b      	ldr	r3, [r5, #0]
 800af5a:	b103      	cbz	r3, 800af5e <_read_r+0x1e>
 800af5c:	6023      	str	r3, [r4, #0]
 800af5e:	bd38      	pop	{r3, r4, r5, pc}
 800af60:	20000528 	.word	0x20000528

0800af64 <atan2>:
 800af64:	f000 b800 	b.w	800af68 <__ieee754_atan2>

0800af68 <__ieee754_atan2>:
 800af68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af6c:	ec57 6b11 	vmov	r6, r7, d1
 800af70:	4273      	negs	r3, r6
 800af72:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b0f8 <__ieee754_atan2+0x190>
 800af76:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800af7a:	4333      	orrs	r3, r6
 800af7c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800af80:	4573      	cmp	r3, lr
 800af82:	ec51 0b10 	vmov	r0, r1, d0
 800af86:	ee11 8a10 	vmov	r8, s2
 800af8a:	d80a      	bhi.n	800afa2 <__ieee754_atan2+0x3a>
 800af8c:	4244      	negs	r4, r0
 800af8e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af92:	4304      	orrs	r4, r0
 800af94:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800af98:	4574      	cmp	r4, lr
 800af9a:	ee10 9a10 	vmov	r9, s0
 800af9e:	468c      	mov	ip, r1
 800afa0:	d907      	bls.n	800afb2 <__ieee754_atan2+0x4a>
 800afa2:	4632      	mov	r2, r6
 800afa4:	463b      	mov	r3, r7
 800afa6:	f7f5 f979 	bl	800029c <__adddf3>
 800afaa:	ec41 0b10 	vmov	d0, r0, r1
 800afae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800afb6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800afba:	4334      	orrs	r4, r6
 800afbc:	d103      	bne.n	800afc6 <__ieee754_atan2+0x5e>
 800afbe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc2:	f000 b89d 	b.w	800b100 <atan>
 800afc6:	17bc      	asrs	r4, r7, #30
 800afc8:	f004 0402 	and.w	r4, r4, #2
 800afcc:	ea53 0909 	orrs.w	r9, r3, r9
 800afd0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800afd4:	d107      	bne.n	800afe6 <__ieee754_atan2+0x7e>
 800afd6:	2c02      	cmp	r4, #2
 800afd8:	d060      	beq.n	800b09c <__ieee754_atan2+0x134>
 800afda:	2c03      	cmp	r4, #3
 800afdc:	d1e5      	bne.n	800afaa <__ieee754_atan2+0x42>
 800afde:	a142      	add	r1, pc, #264	; (adr r1, 800b0e8 <__ieee754_atan2+0x180>)
 800afe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afe4:	e7e1      	b.n	800afaa <__ieee754_atan2+0x42>
 800afe6:	ea52 0808 	orrs.w	r8, r2, r8
 800afea:	d106      	bne.n	800affa <__ieee754_atan2+0x92>
 800afec:	f1bc 0f00 	cmp.w	ip, #0
 800aff0:	da5f      	bge.n	800b0b2 <__ieee754_atan2+0x14a>
 800aff2:	a13f      	add	r1, pc, #252	; (adr r1, 800b0f0 <__ieee754_atan2+0x188>)
 800aff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aff8:	e7d7      	b.n	800afaa <__ieee754_atan2+0x42>
 800affa:	4572      	cmp	r2, lr
 800affc:	d10f      	bne.n	800b01e <__ieee754_atan2+0xb6>
 800affe:	4293      	cmp	r3, r2
 800b000:	f104 34ff 	add.w	r4, r4, #4294967295
 800b004:	d107      	bne.n	800b016 <__ieee754_atan2+0xae>
 800b006:	2c02      	cmp	r4, #2
 800b008:	d84c      	bhi.n	800b0a4 <__ieee754_atan2+0x13c>
 800b00a:	4b35      	ldr	r3, [pc, #212]	; (800b0e0 <__ieee754_atan2+0x178>)
 800b00c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b010:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b014:	e7c9      	b.n	800afaa <__ieee754_atan2+0x42>
 800b016:	2c02      	cmp	r4, #2
 800b018:	d848      	bhi.n	800b0ac <__ieee754_atan2+0x144>
 800b01a:	4b32      	ldr	r3, [pc, #200]	; (800b0e4 <__ieee754_atan2+0x17c>)
 800b01c:	e7f6      	b.n	800b00c <__ieee754_atan2+0xa4>
 800b01e:	4573      	cmp	r3, lr
 800b020:	d0e4      	beq.n	800afec <__ieee754_atan2+0x84>
 800b022:	1a9b      	subs	r3, r3, r2
 800b024:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b028:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b02c:	da1e      	bge.n	800b06c <__ieee754_atan2+0x104>
 800b02e:	2f00      	cmp	r7, #0
 800b030:	da01      	bge.n	800b036 <__ieee754_atan2+0xce>
 800b032:	323c      	adds	r2, #60	; 0x3c
 800b034:	db1e      	blt.n	800b074 <__ieee754_atan2+0x10c>
 800b036:	4632      	mov	r2, r6
 800b038:	463b      	mov	r3, r7
 800b03a:	f7f5 fc0f 	bl	800085c <__aeabi_ddiv>
 800b03e:	ec41 0b10 	vmov	d0, r0, r1
 800b042:	f000 f9fd 	bl	800b440 <fabs>
 800b046:	f000 f85b 	bl	800b100 <atan>
 800b04a:	ec51 0b10 	vmov	r0, r1, d0
 800b04e:	2c01      	cmp	r4, #1
 800b050:	d013      	beq.n	800b07a <__ieee754_atan2+0x112>
 800b052:	2c02      	cmp	r4, #2
 800b054:	d015      	beq.n	800b082 <__ieee754_atan2+0x11a>
 800b056:	2c00      	cmp	r4, #0
 800b058:	d0a7      	beq.n	800afaa <__ieee754_atan2+0x42>
 800b05a:	a319      	add	r3, pc, #100	; (adr r3, 800b0c0 <__ieee754_atan2+0x158>)
 800b05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b060:	f7f5 f91a 	bl	8000298 <__aeabi_dsub>
 800b064:	a318      	add	r3, pc, #96	; (adr r3, 800b0c8 <__ieee754_atan2+0x160>)
 800b066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b06a:	e014      	b.n	800b096 <__ieee754_atan2+0x12e>
 800b06c:	a118      	add	r1, pc, #96	; (adr r1, 800b0d0 <__ieee754_atan2+0x168>)
 800b06e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b072:	e7ec      	b.n	800b04e <__ieee754_atan2+0xe6>
 800b074:	2000      	movs	r0, #0
 800b076:	2100      	movs	r1, #0
 800b078:	e7e9      	b.n	800b04e <__ieee754_atan2+0xe6>
 800b07a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b07e:	4619      	mov	r1, r3
 800b080:	e793      	b.n	800afaa <__ieee754_atan2+0x42>
 800b082:	a30f      	add	r3, pc, #60	; (adr r3, 800b0c0 <__ieee754_atan2+0x158>)
 800b084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b088:	f7f5 f906 	bl	8000298 <__aeabi_dsub>
 800b08c:	4602      	mov	r2, r0
 800b08e:	460b      	mov	r3, r1
 800b090:	a10d      	add	r1, pc, #52	; (adr r1, 800b0c8 <__ieee754_atan2+0x160>)
 800b092:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b096:	f7f5 f8ff 	bl	8000298 <__aeabi_dsub>
 800b09a:	e786      	b.n	800afaa <__ieee754_atan2+0x42>
 800b09c:	a10a      	add	r1, pc, #40	; (adr r1, 800b0c8 <__ieee754_atan2+0x160>)
 800b09e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0a2:	e782      	b.n	800afaa <__ieee754_atan2+0x42>
 800b0a4:	a10c      	add	r1, pc, #48	; (adr r1, 800b0d8 <__ieee754_atan2+0x170>)
 800b0a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0aa:	e77e      	b.n	800afaa <__ieee754_atan2+0x42>
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	e77b      	b.n	800afaa <__ieee754_atan2+0x42>
 800b0b2:	a107      	add	r1, pc, #28	; (adr r1, 800b0d0 <__ieee754_atan2+0x168>)
 800b0b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0b8:	e777      	b.n	800afaa <__ieee754_atan2+0x42>
 800b0ba:	bf00      	nop
 800b0bc:	f3af 8000 	nop.w
 800b0c0:	33145c07 	.word	0x33145c07
 800b0c4:	3ca1a626 	.word	0x3ca1a626
 800b0c8:	54442d18 	.word	0x54442d18
 800b0cc:	400921fb 	.word	0x400921fb
 800b0d0:	54442d18 	.word	0x54442d18
 800b0d4:	3ff921fb 	.word	0x3ff921fb
 800b0d8:	54442d18 	.word	0x54442d18
 800b0dc:	3fe921fb 	.word	0x3fe921fb
 800b0e0:	0800b8b0 	.word	0x0800b8b0
 800b0e4:	0800b8c8 	.word	0x0800b8c8
 800b0e8:	54442d18 	.word	0x54442d18
 800b0ec:	c00921fb 	.word	0xc00921fb
 800b0f0:	54442d18 	.word	0x54442d18
 800b0f4:	bff921fb 	.word	0xbff921fb
 800b0f8:	7ff00000 	.word	0x7ff00000
 800b0fc:	00000000 	.word	0x00000000

0800b100 <atan>:
 800b100:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b104:	ec55 4b10 	vmov	r4, r5, d0
 800b108:	4bc3      	ldr	r3, [pc, #780]	; (800b418 <atan+0x318>)
 800b10a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b10e:	429e      	cmp	r6, r3
 800b110:	46ab      	mov	fp, r5
 800b112:	dd18      	ble.n	800b146 <atan+0x46>
 800b114:	4bc1      	ldr	r3, [pc, #772]	; (800b41c <atan+0x31c>)
 800b116:	429e      	cmp	r6, r3
 800b118:	dc01      	bgt.n	800b11e <atan+0x1e>
 800b11a:	d109      	bne.n	800b130 <atan+0x30>
 800b11c:	b144      	cbz	r4, 800b130 <atan+0x30>
 800b11e:	4622      	mov	r2, r4
 800b120:	462b      	mov	r3, r5
 800b122:	4620      	mov	r0, r4
 800b124:	4629      	mov	r1, r5
 800b126:	f7f5 f8b9 	bl	800029c <__adddf3>
 800b12a:	4604      	mov	r4, r0
 800b12c:	460d      	mov	r5, r1
 800b12e:	e006      	b.n	800b13e <atan+0x3e>
 800b130:	f1bb 0f00 	cmp.w	fp, #0
 800b134:	f300 8131 	bgt.w	800b39a <atan+0x29a>
 800b138:	a59b      	add	r5, pc, #620	; (adr r5, 800b3a8 <atan+0x2a8>)
 800b13a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b13e:	ec45 4b10 	vmov	d0, r4, r5
 800b142:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b146:	4bb6      	ldr	r3, [pc, #728]	; (800b420 <atan+0x320>)
 800b148:	429e      	cmp	r6, r3
 800b14a:	dc14      	bgt.n	800b176 <atan+0x76>
 800b14c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b150:	429e      	cmp	r6, r3
 800b152:	dc0d      	bgt.n	800b170 <atan+0x70>
 800b154:	a396      	add	r3, pc, #600	; (adr r3, 800b3b0 <atan+0x2b0>)
 800b156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15a:	ee10 0a10 	vmov	r0, s0
 800b15e:	4629      	mov	r1, r5
 800b160:	f7f5 f89c 	bl	800029c <__adddf3>
 800b164:	4baf      	ldr	r3, [pc, #700]	; (800b424 <atan+0x324>)
 800b166:	2200      	movs	r2, #0
 800b168:	f7f5 fcde 	bl	8000b28 <__aeabi_dcmpgt>
 800b16c:	2800      	cmp	r0, #0
 800b16e:	d1e6      	bne.n	800b13e <atan+0x3e>
 800b170:	f04f 3aff 	mov.w	sl, #4294967295
 800b174:	e02b      	b.n	800b1ce <atan+0xce>
 800b176:	f000 f963 	bl	800b440 <fabs>
 800b17a:	4bab      	ldr	r3, [pc, #684]	; (800b428 <atan+0x328>)
 800b17c:	429e      	cmp	r6, r3
 800b17e:	ec55 4b10 	vmov	r4, r5, d0
 800b182:	f300 80bf 	bgt.w	800b304 <atan+0x204>
 800b186:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b18a:	429e      	cmp	r6, r3
 800b18c:	f300 80a0 	bgt.w	800b2d0 <atan+0x1d0>
 800b190:	ee10 2a10 	vmov	r2, s0
 800b194:	ee10 0a10 	vmov	r0, s0
 800b198:	462b      	mov	r3, r5
 800b19a:	4629      	mov	r1, r5
 800b19c:	f7f5 f87e 	bl	800029c <__adddf3>
 800b1a0:	4ba0      	ldr	r3, [pc, #640]	; (800b424 <atan+0x324>)
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	f7f5 f878 	bl	8000298 <__aeabi_dsub>
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	4606      	mov	r6, r0
 800b1ac:	460f      	mov	r7, r1
 800b1ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	4629      	mov	r1, r5
 800b1b6:	f7f5 f871 	bl	800029c <__adddf3>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	4630      	mov	r0, r6
 800b1c0:	4639      	mov	r1, r7
 800b1c2:	f7f5 fb4b 	bl	800085c <__aeabi_ddiv>
 800b1c6:	f04f 0a00 	mov.w	sl, #0
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	460d      	mov	r5, r1
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	462b      	mov	r3, r5
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	4629      	mov	r1, r5
 800b1d6:	f7f5 fa17 	bl	8000608 <__aeabi_dmul>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	460b      	mov	r3, r1
 800b1de:	4680      	mov	r8, r0
 800b1e0:	4689      	mov	r9, r1
 800b1e2:	f7f5 fa11 	bl	8000608 <__aeabi_dmul>
 800b1e6:	a374      	add	r3, pc, #464	; (adr r3, 800b3b8 <atan+0x2b8>)
 800b1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ec:	4606      	mov	r6, r0
 800b1ee:	460f      	mov	r7, r1
 800b1f0:	f7f5 fa0a 	bl	8000608 <__aeabi_dmul>
 800b1f4:	a372      	add	r3, pc, #456	; (adr r3, 800b3c0 <atan+0x2c0>)
 800b1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fa:	f7f5 f84f 	bl	800029c <__adddf3>
 800b1fe:	4632      	mov	r2, r6
 800b200:	463b      	mov	r3, r7
 800b202:	f7f5 fa01 	bl	8000608 <__aeabi_dmul>
 800b206:	a370      	add	r3, pc, #448	; (adr r3, 800b3c8 <atan+0x2c8>)
 800b208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20c:	f7f5 f846 	bl	800029c <__adddf3>
 800b210:	4632      	mov	r2, r6
 800b212:	463b      	mov	r3, r7
 800b214:	f7f5 f9f8 	bl	8000608 <__aeabi_dmul>
 800b218:	a36d      	add	r3, pc, #436	; (adr r3, 800b3d0 <atan+0x2d0>)
 800b21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21e:	f7f5 f83d 	bl	800029c <__adddf3>
 800b222:	4632      	mov	r2, r6
 800b224:	463b      	mov	r3, r7
 800b226:	f7f5 f9ef 	bl	8000608 <__aeabi_dmul>
 800b22a:	a36b      	add	r3, pc, #428	; (adr r3, 800b3d8 <atan+0x2d8>)
 800b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b230:	f7f5 f834 	bl	800029c <__adddf3>
 800b234:	4632      	mov	r2, r6
 800b236:	463b      	mov	r3, r7
 800b238:	f7f5 f9e6 	bl	8000608 <__aeabi_dmul>
 800b23c:	a368      	add	r3, pc, #416	; (adr r3, 800b3e0 <atan+0x2e0>)
 800b23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b242:	f7f5 f82b 	bl	800029c <__adddf3>
 800b246:	4642      	mov	r2, r8
 800b248:	464b      	mov	r3, r9
 800b24a:	f7f5 f9dd 	bl	8000608 <__aeabi_dmul>
 800b24e:	a366      	add	r3, pc, #408	; (adr r3, 800b3e8 <atan+0x2e8>)
 800b250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b254:	4680      	mov	r8, r0
 800b256:	4689      	mov	r9, r1
 800b258:	4630      	mov	r0, r6
 800b25a:	4639      	mov	r1, r7
 800b25c:	f7f5 f9d4 	bl	8000608 <__aeabi_dmul>
 800b260:	a363      	add	r3, pc, #396	; (adr r3, 800b3f0 <atan+0x2f0>)
 800b262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b266:	f7f5 f817 	bl	8000298 <__aeabi_dsub>
 800b26a:	4632      	mov	r2, r6
 800b26c:	463b      	mov	r3, r7
 800b26e:	f7f5 f9cb 	bl	8000608 <__aeabi_dmul>
 800b272:	a361      	add	r3, pc, #388	; (adr r3, 800b3f8 <atan+0x2f8>)
 800b274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b278:	f7f5 f80e 	bl	8000298 <__aeabi_dsub>
 800b27c:	4632      	mov	r2, r6
 800b27e:	463b      	mov	r3, r7
 800b280:	f7f5 f9c2 	bl	8000608 <__aeabi_dmul>
 800b284:	a35e      	add	r3, pc, #376	; (adr r3, 800b400 <atan+0x300>)
 800b286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28a:	f7f5 f805 	bl	8000298 <__aeabi_dsub>
 800b28e:	4632      	mov	r2, r6
 800b290:	463b      	mov	r3, r7
 800b292:	f7f5 f9b9 	bl	8000608 <__aeabi_dmul>
 800b296:	a35c      	add	r3, pc, #368	; (adr r3, 800b408 <atan+0x308>)
 800b298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29c:	f7f4 fffc 	bl	8000298 <__aeabi_dsub>
 800b2a0:	4632      	mov	r2, r6
 800b2a2:	463b      	mov	r3, r7
 800b2a4:	f7f5 f9b0 	bl	8000608 <__aeabi_dmul>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	4640      	mov	r0, r8
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	f7f4 fff4 	bl	800029c <__adddf3>
 800b2b4:	4622      	mov	r2, r4
 800b2b6:	462b      	mov	r3, r5
 800b2b8:	f7f5 f9a6 	bl	8000608 <__aeabi_dmul>
 800b2bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	d14b      	bne.n	800b35e <atan+0x25e>
 800b2c6:	4620      	mov	r0, r4
 800b2c8:	4629      	mov	r1, r5
 800b2ca:	f7f4 ffe5 	bl	8000298 <__aeabi_dsub>
 800b2ce:	e72c      	b.n	800b12a <atan+0x2a>
 800b2d0:	ee10 0a10 	vmov	r0, s0
 800b2d4:	4b53      	ldr	r3, [pc, #332]	; (800b424 <atan+0x324>)
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	4629      	mov	r1, r5
 800b2da:	f7f4 ffdd 	bl	8000298 <__aeabi_dsub>
 800b2de:	4b51      	ldr	r3, [pc, #324]	; (800b424 <atan+0x324>)
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	4629      	mov	r1, r5
 800b2ea:	f7f4 ffd7 	bl	800029c <__adddf3>
 800b2ee:	4602      	mov	r2, r0
 800b2f0:	460b      	mov	r3, r1
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	4639      	mov	r1, r7
 800b2f6:	f7f5 fab1 	bl	800085c <__aeabi_ddiv>
 800b2fa:	f04f 0a01 	mov.w	sl, #1
 800b2fe:	4604      	mov	r4, r0
 800b300:	460d      	mov	r5, r1
 800b302:	e764      	b.n	800b1ce <atan+0xce>
 800b304:	4b49      	ldr	r3, [pc, #292]	; (800b42c <atan+0x32c>)
 800b306:	429e      	cmp	r6, r3
 800b308:	da1d      	bge.n	800b346 <atan+0x246>
 800b30a:	ee10 0a10 	vmov	r0, s0
 800b30e:	4b48      	ldr	r3, [pc, #288]	; (800b430 <atan+0x330>)
 800b310:	2200      	movs	r2, #0
 800b312:	4629      	mov	r1, r5
 800b314:	f7f4 ffc0 	bl	8000298 <__aeabi_dsub>
 800b318:	4b45      	ldr	r3, [pc, #276]	; (800b430 <atan+0x330>)
 800b31a:	4606      	mov	r6, r0
 800b31c:	460f      	mov	r7, r1
 800b31e:	2200      	movs	r2, #0
 800b320:	4620      	mov	r0, r4
 800b322:	4629      	mov	r1, r5
 800b324:	f7f5 f970 	bl	8000608 <__aeabi_dmul>
 800b328:	4b3e      	ldr	r3, [pc, #248]	; (800b424 <atan+0x324>)
 800b32a:	2200      	movs	r2, #0
 800b32c:	f7f4 ffb6 	bl	800029c <__adddf3>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	4630      	mov	r0, r6
 800b336:	4639      	mov	r1, r7
 800b338:	f7f5 fa90 	bl	800085c <__aeabi_ddiv>
 800b33c:	f04f 0a02 	mov.w	sl, #2
 800b340:	4604      	mov	r4, r0
 800b342:	460d      	mov	r5, r1
 800b344:	e743      	b.n	800b1ce <atan+0xce>
 800b346:	462b      	mov	r3, r5
 800b348:	ee10 2a10 	vmov	r2, s0
 800b34c:	4939      	ldr	r1, [pc, #228]	; (800b434 <atan+0x334>)
 800b34e:	2000      	movs	r0, #0
 800b350:	f7f5 fa84 	bl	800085c <__aeabi_ddiv>
 800b354:	f04f 0a03 	mov.w	sl, #3
 800b358:	4604      	mov	r4, r0
 800b35a:	460d      	mov	r5, r1
 800b35c:	e737      	b.n	800b1ce <atan+0xce>
 800b35e:	4b36      	ldr	r3, [pc, #216]	; (800b438 <atan+0x338>)
 800b360:	4e36      	ldr	r6, [pc, #216]	; (800b43c <atan+0x33c>)
 800b362:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b366:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800b36a:	e9da 2300 	ldrd	r2, r3, [sl]
 800b36e:	f7f4 ff93 	bl	8000298 <__aeabi_dsub>
 800b372:	4622      	mov	r2, r4
 800b374:	462b      	mov	r3, r5
 800b376:	f7f4 ff8f 	bl	8000298 <__aeabi_dsub>
 800b37a:	4602      	mov	r2, r0
 800b37c:	460b      	mov	r3, r1
 800b37e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b382:	f7f4 ff89 	bl	8000298 <__aeabi_dsub>
 800b386:	f1bb 0f00 	cmp.w	fp, #0
 800b38a:	4604      	mov	r4, r0
 800b38c:	460d      	mov	r5, r1
 800b38e:	f6bf aed6 	bge.w	800b13e <atan+0x3e>
 800b392:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b396:	461d      	mov	r5, r3
 800b398:	e6d1      	b.n	800b13e <atan+0x3e>
 800b39a:	a51d      	add	r5, pc, #116	; (adr r5, 800b410 <atan+0x310>)
 800b39c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b3a0:	e6cd      	b.n	800b13e <atan+0x3e>
 800b3a2:	bf00      	nop
 800b3a4:	f3af 8000 	nop.w
 800b3a8:	54442d18 	.word	0x54442d18
 800b3ac:	bff921fb 	.word	0xbff921fb
 800b3b0:	8800759c 	.word	0x8800759c
 800b3b4:	7e37e43c 	.word	0x7e37e43c
 800b3b8:	e322da11 	.word	0xe322da11
 800b3bc:	3f90ad3a 	.word	0x3f90ad3a
 800b3c0:	24760deb 	.word	0x24760deb
 800b3c4:	3fa97b4b 	.word	0x3fa97b4b
 800b3c8:	a0d03d51 	.word	0xa0d03d51
 800b3cc:	3fb10d66 	.word	0x3fb10d66
 800b3d0:	c54c206e 	.word	0xc54c206e
 800b3d4:	3fb745cd 	.word	0x3fb745cd
 800b3d8:	920083ff 	.word	0x920083ff
 800b3dc:	3fc24924 	.word	0x3fc24924
 800b3e0:	5555550d 	.word	0x5555550d
 800b3e4:	3fd55555 	.word	0x3fd55555
 800b3e8:	2c6a6c2f 	.word	0x2c6a6c2f
 800b3ec:	bfa2b444 	.word	0xbfa2b444
 800b3f0:	52defd9a 	.word	0x52defd9a
 800b3f4:	3fadde2d 	.word	0x3fadde2d
 800b3f8:	af749a6d 	.word	0xaf749a6d
 800b3fc:	3fb3b0f2 	.word	0x3fb3b0f2
 800b400:	fe231671 	.word	0xfe231671
 800b404:	3fbc71c6 	.word	0x3fbc71c6
 800b408:	9998ebc4 	.word	0x9998ebc4
 800b40c:	3fc99999 	.word	0x3fc99999
 800b410:	54442d18 	.word	0x54442d18
 800b414:	3ff921fb 	.word	0x3ff921fb
 800b418:	440fffff 	.word	0x440fffff
 800b41c:	7ff00000 	.word	0x7ff00000
 800b420:	3fdbffff 	.word	0x3fdbffff
 800b424:	3ff00000 	.word	0x3ff00000
 800b428:	3ff2ffff 	.word	0x3ff2ffff
 800b42c:	40038000 	.word	0x40038000
 800b430:	3ff80000 	.word	0x3ff80000
 800b434:	bff00000 	.word	0xbff00000
 800b438:	0800b900 	.word	0x0800b900
 800b43c:	0800b8e0 	.word	0x0800b8e0

0800b440 <fabs>:
 800b440:	ec51 0b10 	vmov	r0, r1, d0
 800b444:	ee10 2a10 	vmov	r2, s0
 800b448:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b44c:	ec43 2b10 	vmov	d0, r2, r3
 800b450:	4770      	bx	lr
	...

0800b454 <_init>:
 800b454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b456:	bf00      	nop
 800b458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b45a:	bc08      	pop	{r3}
 800b45c:	469e      	mov	lr, r3
 800b45e:	4770      	bx	lr

0800b460 <_fini>:
 800b460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b462:	bf00      	nop
 800b464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b466:	bc08      	pop	{r3}
 800b468:	469e      	mov	lr, r3
 800b46a:	4770      	bx	lr
