# lab6
sim -- this directory is for simulation. All the memories are available in verilog only format in this directory.

src -- this contains rtl files. Do not add simulation only files (like testbench and simulation memories) to src folder.

synth -- this directory has .xco files which we will use in our synthesis.
