// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_level")
  (DATE "11/02/2025 17:58:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_XCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (1075:1075:1075))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOC\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (386:386:386))
        (IOPATH i o (1702:1702:1702) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1653:1653:1653) (1899:1899:1899))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1965:1965:1965) (2222:2222:2222))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3116:3116:3116) (3545:3545:3545))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2054:2054:2054) (2351:2351:2351))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1777:1777:1777) (2058:2058:2058))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3359:3359:3359) (3774:3774:3774))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3158:3158:3158) (3595:3595:3595))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1892:1892:1892) (2162:2162:2162))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1569:1569) (1815:1815:1815))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3423:3423:3423) (3847:3847:3847))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4125:4125:4125) (4682:4682:4682))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1780:1780:1780) (2048:2048:2048))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4048:4048:4048) (4622:4622:4622))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2463:2463:2463) (2846:2846:2846))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4109:4109:4109) (4665:4665:4665))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1781:1781:1781) (2045:2045:2045))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3871:3871:3871) (4414:4414:4414))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2460:2460:2460) (2843:2843:2843))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3231:3231:3231) (3649:3649:3649))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2851:2851:2851) (3219:3219:3219))
        (IOPATH i o (1682:1682:1682) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2087:2087:2087) (2392:2392:2392))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1718:1718:1718) (1969:1969:1969))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3220:3220:3220) (3634:3634:3634))
        (IOPATH i o (1672:1672:1672) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2664:2664:2664) (2993:2993:2993))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2087:2087:2087) (2392:2392:2392))
        (IOPATH i o (1632:1632:1632) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (2131:2131:2131))
        (IOPATH i o (1652:1652:1652) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2379:2379:2379) (2705:2705:2705))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1033:1033:1033) (1074:1074:1074))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1766:1766:1766) (1534:1534:1534))
        (IOPATH i o (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1724:1724:1724) (1990:1990:1990))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1498:1498:1498) (1725:1725:1725))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1305:1305:1305) (1474:1474:1474))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1515:1515:1515) (1754:1754:1754))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (803:803:803) (924:924:924))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1672:1672:1672) (1879:1879:1879))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1937:1937:1937) (2204:2204:2204))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1269:1269:1269) (1109:1109:1109))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (587:587:587) (662:662:662))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (524:524:524) (577:577:577))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (531:531:531) (587:587:587))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (436:436:436) (485:485:485))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (558:558:558) (621:621:621))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (595:595:595) (663:663:663))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (412:412:412) (379:379:379))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (561:561:561) (632:632:632))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (653:653:653) (721:721:721))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (529:529:529) (585:585:585))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (512:512:512) (562:562:562))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (535:535:535) (583:583:583))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (509:509:509) (566:566:566))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (473:473:473) (426:426:426))
        (IOPATH i o (1644:1644:1644) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (631:631:631) (692:692:692))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (862:862:862) (968:968:968))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (905:905:905) (1029:1029:1029))
        (IOPATH i o (3166:3166:3166) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (749:749:749) (850:850:850))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (543:543:543) (629:629:629))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (657:657:657) (749:749:749))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (720:720:720) (633:633:633))
        (IOPATH i o (1577:1577:1577) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE OV7670_SIOD\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (603:603:603) (686:686:686))
        (PORT oe (295:295:295) (330:330:330))
        (IOPATH i o (1712:1712:1712) (1657:1657:1657))
        (IOPATH oe o (1696:1696:1696) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE U0\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE U0\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (540:540:540))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (262:262:262))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (261:261:261))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (263:263:263))
        (PORT datab (218:218:218) (260:260:260))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (261:261:261))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (260:260:260))
        (PORT datab (219:219:219) (261:261:261))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (261:261:261))
        (PORT datab (218:218:218) (261:261:261))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (305:305:305))
        (PORT datab (233:233:233) (291:291:291))
        (PORT datac (211:211:211) (266:266:266))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[0\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (392:392:392))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[9\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[10\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[11\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (652:652:652) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[12\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[13\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[14\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[16\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[17\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[18\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[19\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (381:381:381))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (213:213:213) (264:264:264))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (436:436:436) (468:468:468))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_counter\[22\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (377:377:377))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|delay_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (172:172:172) (199:199:199))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|delay_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|taken)
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT asdata (278:278:278) (303:303:303))
        (PORT sclr (378:378:378) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (583:583:583))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (222:222:222))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (199:199:199))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (291:291:291))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (226:226:226))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (217:217:217))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2816:2816:2816) (2572:2572:2572))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (168:168:168) (227:227:227))
        (PORT datac (155:155:155) (211:211:211))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1111111111111111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (494:494:494) (583:583:583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (108:108:108) (137:137:137))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (262:262:262))
        (PORT datab (218:218:218) (261:261:261))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (237:237:237) (296:296:296))
        (PORT datac (303:303:303) (359:359:359))
        (PORT datad (209:209:209) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (152:152:152) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (263:263:263))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (203:203:203) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (328:328:328) (397:397:397))
        (PORT datac (315:315:315) (372:372:372))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|divider\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (164:164:164))
        (PORT datab (114:114:114) (149:149:149))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (223:223:223))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|divider\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (315:315:315) (371:371:371))
        (PORT datad (206:206:206) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (494:494:494) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (226:226:226))
        (PORT datab (114:114:114) (148:148:148))
        (PORT datac (104:104:104) (134:134:134))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (173:173:173))
        (PORT datad (441:441:441) (539:539:539))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (173:173:173))
        (PORT datad (440:440:440) (537:537:537))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (170:170:170))
        (PORT datad (440:440:440) (537:537:537))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datad (439:439:439) (537:537:537))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (441:441:441) (538:538:538))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (363:363:363))
        (PORT datad (568:568:568) (673:673:673))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datad (568:568:568) (674:674:674))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (567:567:567) (673:673:673))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datad (570:570:570) (675:675:675))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (567:567:567) (673:673:673))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (569:569:569) (675:675:675))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (569:569:569) (675:675:675))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datad (568:568:568) (673:673:673))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datad (569:569:569) (674:674:674))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (568:568:568) (674:674:674))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (568:568:568) (673:673:673))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (570:570:570) (675:675:675))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (569:569:569) (675:675:675))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (567:567:567) (673:673:673))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datad (569:569:569) (674:674:674))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (811:811:811) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (509:509:509) (603:603:603))
        (PORT datad (333:333:333) (399:399:399))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (510:510:510) (604:604:604))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (510:510:510) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (508:508:508) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (511:511:511) (604:604:604))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (511:511:511) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (670:670:670) (736:736:736))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (570:570:570))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (441:441:441) (538:538:538))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (440:440:440) (537:537:537))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (208:208:208))
        (PORT datad (442:442:442) (539:539:539))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (683:683:683) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (103:103:103) (133:133:133))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (466:466:466))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|busy_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (153:153:153) (209:209:209))
        (PORT datad (153:153:153) (202:202:202))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (429:429:429))
        (PORT datab (247:247:247) (306:306:306))
        (PORT datac (246:246:246) (305:305:305))
        (PORT datad (188:188:188) (222:222:222))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (231:231:231) (293:293:293))
        (PORT datac (345:345:345) (413:413:413))
        (PORT datad (239:239:239) (298:298:298))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001000001110)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (232:232:232) (293:293:293))
        (PORT datac (344:344:344) (411:411:411))
        (PORT datad (241:241:241) (300:300:300))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (150:150:150))
        (PORT datab (164:164:164) (223:223:223))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (151:151:151) (191:191:191))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (364:364:364))
        (PORT datab (547:547:547) (650:650:650))
        (PORT datac (529:529:529) (631:631:631))
        (PORT datad (525:525:525) (636:636:636))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011000010000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (PORT datab (169:169:169) (228:228:228))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (155:155:155) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (392:392:392))
        (PORT datad (333:333:333) (398:398:398))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (378:378:378))
        (PORT datab (394:394:394) (481:481:481))
        (PORT datac (130:130:130) (165:165:165))
        (PORT datad (371:371:371) (442:442:442))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110101001111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (477:477:477))
        (PORT datab (618:618:618) (730:730:730))
        (PORT datac (296:296:296) (351:351:351))
        (PORT datad (601:601:601) (703:703:703))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (291:291:291) (347:347:347))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (596:596:596))
        (PORT datac (515:515:515) (611:611:611))
        (PORT datad (399:399:399) (485:485:485))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (514:514:514))
        (PORT datab (118:118:118) (151:151:151))
        (PORT datad (558:558:558) (635:635:635))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1010001000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (430:430:430))
        (PORT datac (340:340:340) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (630:630:630))
        (PORT datab (451:451:451) (515:515:515))
        (PORT datac (450:450:450) (520:520:520))
        (PORT datad (505:505:505) (601:601:601))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (292:292:292))
        (PORT datac (244:244:244) (303:303:303))
        (PORT datad (240:240:240) (299:299:299))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (356:356:356))
        (PORT datab (171:171:171) (229:229:229))
        (PORT datac (157:157:157) (213:213:213))
        (PORT datad (156:156:156) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (542:542:542))
        (PORT datab (359:359:359) (423:423:423))
        (PORT datac (651:651:651) (771:771:771))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000110000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (276:276:276))
        (PORT datac (209:209:209) (259:259:259))
        (PORT datad (226:226:226) (279:279:279))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (175:175:175))
        (PORT datab (359:359:359) (430:430:430))
        (PORT datac (341:341:341) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (408:408:408))
        (PORT datab (260:260:260) (324:324:324))
        (PORT datac (245:245:245) (304:304:304))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1000111100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (285:285:285))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datac (470:470:470) (550:550:550))
        (PORT datad (451:451:451) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (253:253:253))
        (PORT datab (362:362:362) (433:433:433))
        (PORT datac (245:245:245) (303:303:303))
        (PORT datad (226:226:226) (279:279:279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (669:669:669))
        (PORT datab (548:548:548) (657:657:657))
        (PORT datac (530:530:530) (626:626:626))
        (PORT datad (445:445:445) (512:512:512))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011001110000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (366:366:366))
        (PORT datab (550:550:550) (653:653:653))
        (PORT datac (532:532:532) (635:635:635))
        (PORT datad (527:527:527) (638:638:638))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1011100000001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (399:399:399))
        (PORT datac (301:301:301) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (292:292:292))
        (PORT datab (170:170:170) (229:229:229))
        (PORT datac (156:156:156) (212:212:212))
        (PORT datad (156:156:156) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (515:515:515))
        (PORT datac (345:345:345) (413:413:413))
        (PORT datad (105:105:105) (130:130:130))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001011000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (168:168:168))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (245:245:245) (304:304:304))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (514:514:514))
        (PORT datac (341:341:341) (409:409:409))
        (PORT datad (104:104:104) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (670:670:670))
        (PORT datab (550:550:550) (660:660:660))
        (PORT datac (532:532:532) (629:629:629))
        (PORT datad (445:445:445) (512:512:512))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.1001101000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (371:371:371) (454:454:454))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (198:198:198) (248:248:248))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (160:160:160) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (545:545:545))
        (PORT datab (670:670:670) (795:795:795))
        (PORT datac (476:476:476) (547:547:547))
        (PORT datad (472:472:472) (531:531:531))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001000010111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (328:328:328))
        (PORT datac (118:118:118) (148:148:148))
        (PORT datad (213:213:213) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (635:635:635))
        (PORT datab (456:456:456) (526:526:526))
        (PORT datac (491:491:491) (583:583:583))
        (PORT datad (510:510:510) (607:607:607))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110101101001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~74)
    (DELAY
      (ABSOLUTE
        (PORT datac (328:328:328) (393:393:393))
        (PORT datad (335:335:335) (400:400:400))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (451:451:451))
        (PORT datab (399:399:399) (487:487:487))
        (PORT datac (300:300:300) (351:351:351))
        (PORT datad (134:134:134) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101010001000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (633:633:633))
        (PORT datab (449:449:449) (513:513:513))
        (PORT datac (447:447:447) (517:517:517))
        (PORT datad (509:509:509) (605:605:605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000100001100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (557:557:557))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (209:209:209) (265:265:265))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (629:629:629))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datac (490:490:490) (582:582:582))
        (PORT datad (504:504:504) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111010000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (666:666:666))
        (PORT datac (526:526:526) (628:628:628))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (238:238:238))
        (PORT datab (526:526:526) (627:627:627))
        (PORT datac (397:397:397) (490:490:490))
        (PORT datad (560:560:560) (638:638:638))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100000000010000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (238:238:238))
        (PORT datab (528:528:528) (629:629:629))
        (PORT datac (396:396:396) (490:490:490))
        (PORT datad (560:560:560) (637:637:637))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101000000110100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (456:456:456))
        (PORT datab (393:393:393) (481:481:481))
        (PORT datac (295:295:295) (345:345:345))
        (PORT datad (131:131:131) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101100000011110)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (287:287:287))
        (PORT datab (209:209:209) (268:268:268))
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (352:352:352) (426:426:426))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (551:551:551))
        (PORT datab (673:673:673) (798:798:798))
        (PORT datac (481:481:481) (552:552:552))
        (PORT datad (468:468:468) (526:526:526))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (549:549:549))
        (PORT datab (672:672:672) (797:797:797))
        (PORT datac (479:479:479) (550:550:550))
        (PORT datad (469:469:469) (528:528:528))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0101001100101001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (361:361:361))
        (PORT datab (544:544:544) (647:647:647))
        (PORT datac (526:526:526) (628:628:628))
        (PORT datad (524:524:524) (634:634:634))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100110101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (388:388:388))
        (PORT datab (399:399:399) (487:487:487))
        (PORT datac (123:123:123) (157:157:157))
        (PORT datad (365:365:365) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0100111000100000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (377:377:377) (456:456:456))
        (PORT datad (474:474:474) (561:561:561))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (513:513:513))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datad (556:556:556) (633:633:633))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0111000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (385:385:385))
        (PORT datab (397:397:397) (485:485:485))
        (PORT datac (126:126:126) (160:160:160))
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0110100100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (405:405:405))
        (PORT datab (385:385:385) (472:472:472))
        (PORT datac (374:374:374) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (407:407:407) (459:459:459))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (355:355:355))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (184:184:184))
        (PORT datab (397:397:397) (484:484:484))
        (PORT datac (298:298:298) (348:348:348))
        (PORT datad (368:368:368) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (665:665:665))
        (PORT datab (543:543:543) (650:650:650))
        (PORT datac (525:525:525) (621:621:621))
        (PORT datad (443:443:443) (510:510:510))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011001010100100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (397:397:397))
        (PORT datab (468:468:468) (564:564:564))
        (PORT datac (206:206:206) (260:260:260))
        (PORT datad (317:317:317) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (452:452:452))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (350:350:350))
        (PORT datab (525:525:525) (626:626:626))
        (PORT datac (484:484:484) (570:570:570))
        (PORT datad (393:393:393) (479:479:479))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011011100011101)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (456:456:456))
        (PORT datab (296:296:296) (357:357:357))
        (PORT datac (298:298:298) (353:353:353))
        (PORT datad (294:294:294) (349:349:349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (174:174:174))
        (PORT datab (203:203:203) (242:242:242))
        (PORT datac (246:246:246) (305:305:305))
        (PORT datad (176:176:176) (204:204:204))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010001010010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (664:664:664))
        (PORT datab (541:541:541) (648:648:648))
        (PORT datac (524:524:524) (620:620:620))
        (PORT datad (443:443:443) (510:510:510))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011010100001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (409:409:409))
        (PORT datab (261:261:261) (325:325:325))
        (PORT datac (245:245:245) (305:305:305))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010000100000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (560:560:560))
        (PORT datab (328:328:328) (395:395:395))
        (PORT datac (310:310:310) (375:375:375))
        (PORT datad (459:459:459) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (359:359:359) (430:430:430))
        (PORT datac (341:341:341) (403:403:403))
        (PORT datad (192:192:192) (224:224:224))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100001110001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (636:636:636))
        (PORT datab (667:667:667) (782:782:782))
        (PORT datac (431:431:431) (495:495:495))
        (PORT datad (511:511:511) (608:608:608))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110001111000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (188:188:188))
        (PORT datab (394:394:394) (482:482:482))
        (PORT datac (296:296:296) (346:346:346))
        (PORT datad (371:371:371) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0010100100000111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (474:474:474))
        (PORT datab (371:371:371) (452:452:452))
        (PORT datac (470:470:470) (555:555:555))
        (PORT datad (387:387:387) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (189:189:189))
        (PORT datab (393:393:393) (480:480:480))
        (PORT datac (294:294:294) (345:345:345))
        (PORT datad (372:372:372) (443:443:443))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011100100101010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (619:619:619))
        (PORT datab (543:543:543) (645:645:645))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (373:373:373) (450:450:450))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011101000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (755:755:755))
        (PORT datab (392:392:392) (472:472:472))
        (PORT datac (369:369:369) (450:450:450))
        (PORT datad (454:454:454) (532:532:532))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (668:668:668))
        (PORT datab (546:546:546) (654:654:654))
        (PORT datac (529:529:529) (625:625:625))
        (PORT datad (444:444:444) (511:511:511))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011110111000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (440:440:440))
        (PORT datab (526:526:526) (626:626:626))
        (PORT datac (397:397:397) (490:490:490))
        (PORT datad (185:185:185) (212:212:212))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0011111000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (222:222:222))
        (PORT datac (270:270:270) (312:312:312))
        (PORT datad (291:291:291) (331:331:331))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (512:512:512))
        (PORT datab (337:337:337) (396:396:396))
        (PORT datac (258:258:258) (296:296:296))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (253:253:253))
        (PORT datab (246:246:246) (304:304:304))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (116:116:116) (133:133:133))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000010000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (630:630:630))
        (PORT datab (454:454:454) (525:525:525))
        (PORT datac (491:491:491) (582:582:582))
        (PORT datad (506:506:506) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111101001011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (633:633:633))
        (PORT datab (455:455:455) (526:526:526))
        (PORT datac (491:491:491) (583:583:583))
        (PORT datad (508:508:508) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000111001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (330:330:330) (400:400:400))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (534:534:534))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (530:530:530) (627:627:627))
        (PORT datad (372:372:372) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000110000000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (479:479:479))
        (PORT datab (144:144:144) (192:192:192))
        (PORT datac (363:363:363) (434:434:434))
        (PORT datad (480:480:480) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (493:493:493))
        (PORT datab (177:177:177) (214:214:214))
        (PORT datac (129:129:129) (177:177:177))
        (PORT datad (471:471:471) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (383:383:383))
        (PORT datab (396:396:396) (484:484:484))
        (PORT datac (361:361:361) (429:429:429))
        (PORT datad (132:132:132) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0000001100001010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (572:572:572))
        (PORT datab (486:486:486) (576:576:576))
        (PORT datac (376:376:376) (450:450:450))
        (PORT datad (362:362:362) (438:438:438))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (389:389:389) (477:477:477))
        (PORT datac (193:193:193) (245:245:245))
        (PORT datad (637:637:637) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (479:479:479))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (273:273:273) (312:312:312))
        (PORT datad (325:325:325) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (381:381:381))
        (PORT datab (390:390:390) (468:468:468))
        (PORT datac (376:376:376) (456:456:456))
        (PORT datad (131:131:131) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001111000110111)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (447:447:447))
        (PORT datad (481:481:481) (573:573:573))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (357:357:357))
        (PORT datab (534:534:534) (636:636:636))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (399:399:399) (486:486:486))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100100000011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (375:375:375))
        (PORT datab (394:394:394) (473:473:473))
        (PORT datac (373:373:373) (453:453:453))
        (PORT datad (132:132:132) (160:160:160))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001101001111011)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (452:452:452))
        (PORT datab (397:397:397) (485:485:485))
        (PORT datac (298:298:298) (349:349:349))
        (PORT datad (133:133:133) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001100001100001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (439:439:439))
        (PORT datab (389:389:389) (474:474:474))
        (PORT datac (365:365:365) (446:446:446))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datab (108:108:108) (137:137:137))
        (PORT datac (175:175:175) (211:211:211))
        (PORT datad (179:179:179) (212:212:212))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (457:457:457))
        (PORT datab (393:393:393) (480:480:480))
        (PORT datac (294:294:294) (344:344:344))
        (PORT datad (131:131:131) (160:160:160))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011100010001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (PORT datab (358:358:358) (441:441:441))
        (PORT datac (371:371:371) (454:454:454))
        (PORT datad (352:352:352) (424:424:424))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (541:541:541))
        (PORT datab (668:668:668) (793:793:793))
        (PORT datac (473:473:473) (543:543:543))
        (PORT datad (475:475:475) (534:534:534))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001010001001000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (386:386:386))
        (PORT datab (321:321:321) (388:388:388))
        (PORT datac (304:304:304) (368:368:368))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (386:386:386))
        (PORT datab (398:398:398) (486:486:486))
        (PORT datac (359:359:359) (428:428:428))
        (PORT datad (133:133:133) (163:163:163))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001011000000010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datab (457:457:457) (546:546:546))
        (PORT datac (210:210:210) (261:261:261))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (402:402:402))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (210:210:210) (267:267:267))
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (475:475:475))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datad (426:426:426) (490:490:490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (379:379:379) (459:459:459))
        (PORT datac (307:307:307) (365:365:365))
        (PORT datad (370:370:370) (449:449:449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (552:552:552))
        (PORT datab (358:358:358) (422:422:422))
        (PORT datac (656:656:656) (776:776:776))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001000000100)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (369:369:369))
        (PORT datab (472:472:472) (557:557:557))
        (PORT datac (376:376:376) (449:449:449))
        (PORT datad (362:362:362) (437:437:437))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (289:289:289) (328:328:328))
        (PORT datad (275:275:275) (316:316:316))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (497:497:497))
        (PORT datab (438:438:438) (515:515:515))
        (PORT datac (134:134:134) (184:184:184))
        (PORT datad (476:476:476) (564:564:564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (433:433:433))
        (PORT datab (532:532:532) (633:633:633))
        (PORT datac (487:487:487) (573:573:573))
        (PORT datad (398:398:398) (484:484:484))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001001010000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (456:456:456) (545:545:545))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (310:310:310) (362:362:362))
        (PORT datad (350:350:350) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (182:182:182))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (552:552:552))
        (PORT datab (358:358:358) (422:422:422))
        (PORT datac (656:656:656) (777:777:777))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000101000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1176:1176:1176))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (502:502:502) (594:594:594))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (459:459:459) (536:536:536))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (438:438:438))
        (PORT datab (575:575:575) (666:666:666))
        (PORT datac (360:360:360) (437:437:437))
        (PORT datad (384:384:384) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (PORT datab (368:368:368) (449:449:449))
        (PORT datac (309:309:309) (369:369:369))
        (PORT datad (345:345:345) (418:418:418))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (760:760:760))
        (PORT datab (381:381:381) (463:463:463))
        (PORT datac (371:371:371) (443:443:443))
        (PORT datad (358:358:358) (434:434:434))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (563:563:563) (651:651:651))
        (PORT datad (169:169:169) (200:200:200))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|Decoder0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (351:351:351))
        (PORT datab (528:528:528) (628:628:628))
        (PORT datac (485:485:485) (571:571:571))
        (PORT datad (395:395:395) (480:480:480))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_ov7670_registers\|sreg\.0001000100000000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (261:261:261))
        (PORT datab (469:469:469) (554:554:554))
        (PORT datac (373:373:373) (460:460:460))
        (PORT datad (290:290:290) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (578:578:578))
        (PORT datab (488:488:488) (583:583:583))
        (PORT datac (320:320:320) (375:375:375))
        (PORT datad (465:465:465) (547:547:547))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (562:562:562))
        (PORT datab (455:455:455) (533:533:533))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (270:270:270) (308:308:308))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (221:221:221))
        (PORT datab (309:309:309) (356:356:356))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (482:482:482))
        (PORT datab (310:310:310) (380:380:380))
        (PORT datac (298:298:298) (353:353:353))
        (PORT datad (319:319:319) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (285:285:285))
        (PORT datab (371:371:371) (452:452:452))
        (PORT datac (191:191:191) (241:241:241))
        (PORT datad (165:165:165) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (229:229:229))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (576:576:576))
        (PORT datab (368:368:368) (451:451:451))
        (PORT datac (363:363:363) (438:438:438))
        (PORT datad (369:369:369) (448:448:448))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (452:452:452))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (524:524:524))
        (PORT datad (463:463:463) (550:550:550))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (213:213:213) (270:270:270))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (237:237:237))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (297:297:297) (343:343:343))
        (PORT datad (306:306:306) (354:354:354))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (468:468:468))
        (PORT datac (317:317:317) (372:372:372))
        (PORT datad (572:572:572) (663:663:663))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (443:443:443))
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (320:320:320) (379:379:379))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (237:237:237))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (348:348:348) (417:417:417))
        (PORT datad (311:311:311) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (374:374:374) (455:455:455))
        (PORT datac (470:470:470) (555:555:555))
        (PORT datad (509:509:509) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (185:185:185))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (366:366:366) (444:444:444))
        (PORT datac (362:362:362) (444:444:444))
        (PORT datad (350:350:350) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (564:564:564) (652:652:652))
        (PORT datac (553:553:553) (632:632:632))
        (PORT datad (168:168:168) (199:199:199))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (549:549:549))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datad (163:163:163) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (368:368:368))
        (PORT datab (472:472:472) (557:557:557))
        (PORT datac (297:297:297) (360:360:360))
        (PORT datad (460:460:460) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (347:347:347) (401:401:401))
        (PORT datac (367:367:367) (441:441:441))
        (PORT datad (315:315:315) (366:366:366))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (487:487:487) (583:583:583))
        (PORT datad (361:361:361) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (748:748:748) (868:868:868))
        (PORT datac (470:470:470) (551:551:551))
        (PORT datad (346:346:346) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (232:232:232))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (309:309:309) (368:368:368))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (289:289:289) (329:329:329))
        (PORT datad (446:446:446) (515:515:515))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (567:567:567))
        (PORT datab (404:404:404) (496:496:496))
        (PORT datac (345:345:345) (415:415:415))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_ov7670_registers\|WideOr15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (446:446:446))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (587:587:587) (681:681:681))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (864:864:864) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (705:705:705))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (864:864:864) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (899:899:899) (1016:1016:1016))
        (PORT ena (864:864:864) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (899:899:899) (1016:1016:1016))
        (PORT ena (864:864:864) (935:935:935))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (371:371:371) (421:421:421))
        (PORT sload (890:890:890) (1007:1007:1007))
        (PORT ena (888:888:888) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT sload (890:890:890) (1007:1007:1007))
        (PORT ena (888:888:888) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (890:890:890) (1007:1007:1007))
        (PORT ena (888:888:888) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT sload (890:890:890) (1007:1007:1007))
        (PORT ena (888:888:888) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT sload (890:890:890) (1007:1007:1007))
        (PORT ena (888:888:888) (965:965:965))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (466:466:466) (521:521:521))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (597:597:597) (688:688:688))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (365:365:365) (410:410:410))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (364:364:364) (409:409:409))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (364:364:364) (410:410:410))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sload (909:909:909) (1023:1023:1023))
        (PORT ena (775:775:775) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datad (343:343:343) (414:414:414))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (533:533:533))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (401:401:401) (505:505:505))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (532:532:532))
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datab (131:131:131) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (401:401:401) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (532:532:532))
        (PORT datac (120:120:120) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (533:533:533))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datac (401:401:401) (506:506:506))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|data_sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (642:642:642) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (206:206:206))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datad (284:284:284) (326:326:326))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (438:438:438) (535:535:535))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (129:129:129) (175:175:175))
        (PORT datad (438:438:438) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (207:207:207))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (202:202:202))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (291:291:291))
        (PORT datab (349:349:349) (408:408:408))
        (PORT datac (222:222:222) (283:283:283))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U1\|Inst_i2c_sender\|sioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U1\|Inst_i2c_sender\|sioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (865:865:865) (774:774:774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (272:272:272))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (286:286:286))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (291:291:291))
        (PORT datab (214:214:214) (253:253:253))
        (PORT datac (91:91:91) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (209:209:209) (265:265:265))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (197:197:197) (242:242:242))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (378:378:378))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (132:132:132) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (289:289:289))
        (PORT datac (222:222:222) (279:279:279))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (381:381:381))
        (PORT datab (346:346:346) (415:415:415))
        (PORT datac (173:173:173) (210:210:210))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|pixel_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (290:290:290))
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (92:92:92) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|pixel_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (288:288:288))
        (PORT datab (239:239:239) (297:297:297))
        (PORT datac (222:222:222) (287:287:287))
        (PORT datad (224:224:224) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datac (173:173:173) (210:210:210))
        (PORT datad (328:328:328) (391:391:391))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (287:287:287))
        (PORT datac (221:221:221) (278:278:278))
        (PORT datad (330:330:330) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (186:186:186) (229:229:229))
        (PORT datac (225:225:225) (291:291:291))
        (PORT datad (228:228:228) (283:283:283))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (152:152:152) (206:206:206))
        (PORT datac (224:224:224) (283:283:283))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (128:128:128) (161:161:161))
        (PORT datac (220:220:220) (286:286:286))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (303:303:303))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (222:222:222) (288:288:288))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1213:1213:1213))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datac (224:224:224) (290:290:290))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (264:264:264))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (600:600:600))
        (PORT datab (510:510:510) (601:601:601))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (278:278:278))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (607:607:607))
        (PORT datab (504:504:504) (594:594:594))
        (PORT datad (289:289:289) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (601:601:601))
        (PORT datab (509:509:509) (601:601:601))
        (PORT datad (269:269:269) (308:308:308))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (270:270:270))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (599:599:599))
        (PORT datab (511:511:511) (603:603:603))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (598:598:598))
        (PORT datab (512:512:512) (604:604:604))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (557:557:557))
        (PORT datab (459:459:459) (539:539:539))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (600:600:600))
        (PORT datab (511:511:511) (602:602:602))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (603:603:603))
        (PORT datab (508:508:508) (599:599:599))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (380:380:380))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (606:606:606))
        (PORT datab (505:505:505) (595:595:595))
        (PORT datad (286:286:286) (328:328:328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (PORT datab (148:148:148) (200:200:200))
        (PORT datac (135:135:135) (181:181:181))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (198:198:198))
        (PORT datab (149:149:149) (199:199:199))
        (PORT datac (137:137:137) (182:182:182))
        (PORT datad (221:221:221) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (556:556:556))
        (PORT datab (460:460:460) (539:539:539))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (459:459:459) (538:538:538))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (216:216:216) (271:271:271))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (130:130:130) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (228:228:228))
        (PORT datab (206:206:206) (244:244:244))
        (PORT datac (267:267:267) (307:307:307))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (535:535:535))
        (PORT datac (221:221:221) (287:287:287))
        (PORT datad (116:116:116) (138:138:138))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|line_count\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (603:603:603))
        (PORT datab (507:507:507) (598:598:598))
        (PORT datad (287:287:287) (329:329:329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U4\|line_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1220:1220:1220))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (308:308:308))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (140:140:140) (186:186:186))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|vsync\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (281:281:281) (327:327:327))
        (PORT datac (173:173:173) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (211:211:211))
        (PORT datab (155:155:155) (207:207:207))
        (PORT datac (144:144:144) (192:192:192))
        (PORT datad (141:141:141) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (197:197:197))
        (PORT datac (138:138:138) (183:183:183))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (160:160:160) (210:210:210))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (303:303:303))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (128:128:128) (170:170:170))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (221:221:221) (287:287:287))
        (PORT datad (223:223:223) (278:278:278))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (265:265:265))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (126:126:126) (170:170:170))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (419:419:419))
        (PORT datac (355:355:355) (428:428:428))
        (PORT datad (352:352:352) (420:420:420))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (410:410:410))
        (PORT datac (430:430:430) (495:495:495))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|VGA_BLANK_N\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (174:174:174) (213:213:213))
        (PORT datac (415:415:415) (478:478:478))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (216:216:216))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (219:219:219))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (284:284:284))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (223:223:223))
        (PORT datab (165:165:165) (221:221:221))
        (PORT datac (143:143:143) (190:190:190))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (350:350:350) (420:420:420))
        (PORT datac (219:219:219) (275:275:275))
        (PORT datad (205:205:205) (259:259:259))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|x_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|x_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (510:510:510) (585:585:585))
        (PORT ena (1447:1447:1447) (1588:1588:1588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (346:346:346))
        (PORT datab (336:336:336) (407:407:407))
        (PORT datac (334:334:334) (399:399:399))
        (PORT datad (335:335:335) (403:403:403))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1343:1343:1343))
        (PORT datad (168:168:168) (200:200:200))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (203:203:203))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (211:211:211))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|y_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|y_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (321:321:321) (375:375:375))
        (PORT ena (613:613:613) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (474:474:474))
        (PORT datab (344:344:344) (415:415:415))
        (PORT datac (321:321:321) (382:382:382))
        (PORT datad (355:355:355) (425:425:425))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (464:464:464))
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (333:333:333) (398:398:398))
        (PORT datad (375:375:375) (446:446:446))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (633:633:633))
        (PORT datab (387:387:387) (475:475:475))
        (PORT datad (472:472:472) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (341:341:341) (410:410:410))
        (PORT datad (519:519:519) (607:607:607))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (214:214:214))
        (PORT datab (164:164:164) (219:219:219))
        (PORT datac (203:203:203) (258:258:258))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (403:403:403))
        (PORT datab (296:296:296) (345:345:345))
        (PORT datac (348:348:348) (426:426:426))
        (PORT datad (322:322:322) (380:380:380))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (409:409:409))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (355:355:355) (434:434:434))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (147:147:147) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (283:283:283))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (218:218:218))
        (PORT datab (152:152:152) (203:203:203))
        (PORT datac (144:144:144) (194:194:194))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE overlay_inst\|roi_border\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (402:402:402))
        (PORT datab (446:446:446) (511:511:511))
        (PORT datad (322:322:322) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (421:421:421))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (583:583:583) (711:711:711))
        (PORT datad (534:534:534) (625:625:625))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_PCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (754:754:754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_HREF\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|href_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1124:1124:1124))
        (PORT asdata (1910:1910:1910) (2109:2109:2109))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_VSYNC\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (253:253:253) (804:804:804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|y_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1748:1748:1748) (1956:1956:1956))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (1850:1850:1850) (2088:2088:2088))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1726:1726:1726) (1927:1927:1927))
        (PORT datad (1855:1855:1855) (2094:2094:2094))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|y_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_phase\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1853:1853:1853) (2093:2093:2093))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_phase)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1145:1145:1145))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|pixel_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1957:1957:1957))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (1848:1848:1848) (2087:2087:2087))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|pixel_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|x_downscaler\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1954:1954:1954))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datad (1852:1852:1852) (2091:2091:2091))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|x_downscaler)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1124:1124:1124))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (1846:1846:1846) (2085:2085:2085))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1560:1560:1560))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (759:759:759) (884:884:884))
        (PORT ena (813:813:813) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (221:221:221))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (970:970:970) (1155:1155:1155))
        (PORT datad (908:908:908) (1083:1083:1083))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|address\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|address\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1554:1554:1554))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (755:755:755) (875:875:875))
        (PORT ena (955:955:955) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (157:157:157))
        (PORT datab (964:964:964) (1147:1147:1147))
        (PORT datac (948:948:948) (1129:1129:1129))
        (PORT datad (881:881:881) (1035:1035:1035))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (485:485:485) (570:570:570))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (634:634:634))
        (PORT datab (388:388:388) (477:477:477))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (481:481:481))
        (PORT datab (485:485:485) (569:569:569))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (449:449:449))
        (PORT datab (388:388:388) (477:477:477))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (471:471:471))
        (PORT datab (384:384:384) (466:466:466))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (450:450:450))
        (PORT datab (382:382:382) (459:459:459))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (473:473:473))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (460:460:460))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (554:554:554))
        (PORT datab (355:355:355) (431:431:431))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (467:467:467))
        (PORT datab (338:338:338) (409:409:409))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (426:426:426))
        (PORT datab (282:282:282) (326:326:326))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (215:215:215))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (229:229:229))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (213:213:213))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (322:322:322))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode977w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (510:510:510))
        (PORT datac (392:392:392) (475:475:475))
        (PORT datad (387:387:387) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (213:213:213) (764:764:764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (658:658:658) (716:716:716))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1953:1953:1953))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (1853:1853:1853) (2092:2092:2092))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1584:1584:1584))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1426:1426:1426) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1426:1426:1426) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (401:401:401) (457:457:457))
        (PORT ena (1345:1345:1345) (1466:1466:1466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1345:1345:1345) (1466:1466:1466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (329:329:329) (394:394:394))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1345:1345:1345) (1466:1466:1466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (495:495:495) (551:551:551))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (2006:2006:2006))
        (PORT clk (1754:1754:1754) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (3266:3266:3266))
        (PORT d[1] (2331:2331:2331) (2726:2726:2726))
        (PORT d[2] (2269:2269:2269) (2652:2652:2652))
        (PORT d[3] (1828:1828:1828) (2177:2177:2177))
        (PORT d[4] (1932:1932:1932) (2262:2262:2262))
        (PORT d[5] (2448:2448:2448) (2835:2835:2835))
        (PORT d[6] (1603:1603:1603) (1887:1887:1887))
        (PORT d[7] (1480:1480:1480) (1744:1744:1744))
        (PORT d[8] (2363:2363:2363) (2763:2763:2763))
        (PORT d[9] (2544:2544:2544) (2895:2895:2895))
        (PORT d[10] (2698:2698:2698) (3112:3112:3112))
        (PORT d[11] (1537:1537:1537) (1829:1829:1829))
        (PORT d[12] (2463:2463:2463) (2840:2840:2840))
        (PORT clk (1752:1752:1752) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1686:1686:1686))
        (PORT clk (1752:1752:1752) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1933:1933:1933))
        (PORT d[0] (1789:1789:1789) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1874:1874:1874))
        (PORT d[1] (1968:1968:1968) (2333:2333:2333))
        (PORT d[2] (1150:1150:1150) (1320:1320:1320))
        (PORT d[3] (1352:1352:1352) (1595:1595:1595))
        (PORT d[4] (2902:2902:2902) (3401:3401:3401))
        (PORT d[5] (546:546:546) (647:647:647))
        (PORT d[6] (673:673:673) (791:791:791))
        (PORT d[7] (570:570:570) (684:684:684))
        (PORT d[8] (986:986:986) (1146:1146:1146))
        (PORT d[9] (855:855:855) (993:993:993))
        (PORT d[10] (826:826:826) (962:962:962))
        (PORT d[11] (3178:3178:3178) (3681:3681:3681))
        (PORT d[12] (813:813:813) (940:940:940))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (1033:1033:1033) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT asdata (573:573:573) (655:655:655))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT asdata (677:677:677) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (160:160:160))
        (PORT datab (966:966:966) (1150:1150:1150))
        (PORT datac (952:952:952) (1134:1134:1134))
        (PORT datad (877:877:877) (1031:1031:1031))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode988w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (509:509:509))
        (PORT datac (392:392:392) (475:475:475))
        (PORT datad (387:387:387) (469:469:469))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1743:1743:1743))
        (PORT clk (1545:1545:1545) (1690:1690:1690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2325:2325:2325))
        (PORT d[1] (1698:1698:1698) (1972:1972:1972))
        (PORT d[2] (2109:2109:2109) (2447:2447:2447))
        (PORT d[3] (928:928:928) (1099:1099:1099))
        (PORT d[4] (1886:1886:1886) (2190:2190:2190))
        (PORT d[5] (2401:2401:2401) (2775:2775:2775))
        (PORT d[6] (1932:1932:1932) (2271:2271:2271))
        (PORT d[7] (1459:1459:1459) (1714:1714:1714))
        (PORT d[8] (1440:1440:1440) (1689:1689:1689))
        (PORT d[9] (2906:2906:2906) (3353:3353:3353))
        (PORT d[10] (2617:2617:2617) (3027:3027:3027))
        (PORT d[11] (1574:1574:1574) (1853:1853:1853))
        (PORT d[12] (1790:1790:1790) (2049:2049:2049))
        (PORT clk (1543:1543:1543) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1411:1411:1411))
        (PORT clk (1543:1543:1543) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1690:1690:1690))
        (PORT d[0] (1542:1542:1542) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2270:2270:2270))
        (PORT d[1] (1349:1349:1349) (1615:1615:1615))
        (PORT d[2] (1156:1156:1156) (1338:1338:1338))
        (PORT d[3] (1894:1894:1894) (2206:2206:2206))
        (PORT d[4] (2373:2373:2373) (2748:2748:2748))
        (PORT d[5] (1340:1340:1340) (1548:1548:1548))
        (PORT d[6] (2391:2391:2391) (2794:2794:2794))
        (PORT d[7] (1081:1081:1081) (1261:1261:1261))
        (PORT d[8] (1318:1318:1318) (1515:1515:1515))
        (PORT d[9] (2929:2929:2929) (3375:3375:3375))
        (PORT d[10] (2073:2073:2073) (2387:2387:2387))
        (PORT d[11] (1675:1675:1675) (1939:1939:1939))
        (PORT d[12] (1200:1200:1200) (1389:1389:1389))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (1208:1208:1208) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (713:713:713))
        (PORT datab (483:483:483) (583:583:583))
        (PORT datac (535:535:535) (642:642:642))
        (PORT datad (799:799:799) (904:904:904))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (964:964:964) (1148:1148:1148))
        (PORT datad (904:904:904) (1078:1078:1078))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (1056:1056:1056))
        (PORT datab (969:969:969) (1152:1152:1152))
        (PORT datac (956:956:956) (1139:1139:1139))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode999w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (502:502:502))
        (PORT datac (398:398:398) (482:482:482))
        (PORT datad (393:393:393) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2083:2083:2083))
        (PORT clk (1979:1979:1979) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (2132:2132:2132))
        (PORT d[1] (1789:1789:1789) (2096:2096:2096))
        (PORT d[2] (2279:2279:2279) (2659:2659:2659))
        (PORT d[3] (2213:2213:2213) (2617:2617:2617))
        (PORT d[4] (2443:2443:2443) (2871:2871:2871))
        (PORT d[5] (2897:2897:2897) (3358:3358:3358))
        (PORT d[6] (1760:1760:1760) (2056:2056:2056))
        (PORT d[7] (1459:1459:1459) (1712:1712:1712))
        (PORT d[8] (1628:1628:1628) (1906:1906:1906))
        (PORT d[9] (2724:2724:2724) (3143:3143:3143))
        (PORT d[10] (2735:2735:2735) (3159:3159:3159))
        (PORT d[11] (1376:1376:1376) (1627:1627:1627))
        (PORT d[12] (1659:1659:1659) (1950:1950:1950))
        (PORT clk (1977:1977:1977) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1702:1702:1702))
        (PORT clk (1977:1977:1977) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2204:2204:2204))
        (PORT d[0] (1805:1805:1805) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2041:2041:2041))
        (PORT d[1] (1783:1783:1783) (2115:2115:2115))
        (PORT d[2] (2044:2044:2044) (2370:2370:2370))
        (PORT d[3] (2096:2096:2096) (2426:2426:2426))
        (PORT d[4] (2275:2275:2275) (2673:2673:2673))
        (PORT d[5] (1738:1738:1738) (2030:2030:2030))
        (PORT d[6] (1405:1405:1405) (1634:1634:1634))
        (PORT d[7] (1519:1519:1519) (1796:1796:1796))
        (PORT d[8] (1735:1735:1735) (2024:2024:2024))
        (PORT d[9] (1925:1925:1925) (2186:2186:2186))
        (PORT d[10] (2401:2401:2401) (2788:2788:2788))
        (PORT d[11] (2067:2067:2067) (2403:2403:2403))
        (PORT d[12] (2107:2107:2107) (2476:2476:2476))
        (PORT clk (1306:1306:1306) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT d[0] (1789:1789:1789) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1335:1335:1335))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1068:1068:1068))
        (PORT datab (962:962:962) (1144:1144:1144))
        (PORT datac (943:943:943) (1124:1124:1124))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1010w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (506:506:506))
        (PORT datac (395:395:395) (478:478:478))
        (PORT datad (390:390:390) (472:472:472))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1823:1823:1823))
        (PORT clk (1599:1599:1599) (1748:1748:1748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1791:1791:1791))
        (PORT d[1] (1950:1950:1950) (2278:2278:2278))
        (PORT d[2] (2472:2472:2472) (2883:2883:2883))
        (PORT d[3] (1994:1994:1994) (2261:2261:2261))
        (PORT d[4] (2392:2392:2392) (2794:2794:2794))
        (PORT d[5] (2352:2352:2352) (2717:2717:2717))
        (PORT d[6] (1855:1855:1855) (2156:2156:2156))
        (PORT d[7] (1276:1276:1276) (1501:1501:1501))
        (PORT d[8] (1728:1728:1728) (2003:2003:2003))
        (PORT d[9] (3078:3078:3078) (3536:3536:3536))
        (PORT d[10] (2667:2667:2667) (3070:3070:3070))
        (PORT d[11] (1314:1314:1314) (1542:1542:1542))
        (PORT d[12] (2776:2776:2776) (3180:3180:3180))
        (PORT clk (1597:1597:1597) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1509:1509:1509))
        (PORT clk (1597:1597:1597) (1746:1746:1746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1748:1748:1748))
        (PORT d[0] (1489:1489:1489) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1749:1749:1749))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1749:1749:1749))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1749:1749:1749))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1905:1905:1905))
        (PORT d[1] (2141:2141:2141) (2478:2478:2478))
        (PORT d[2] (3176:3176:3176) (3665:3665:3665))
        (PORT d[3] (3476:3476:3476) (3992:3992:3992))
        (PORT d[4] (1985:1985:1985) (2337:2337:2337))
        (PORT d[5] (1610:1610:1610) (1887:1887:1887))
        (PORT d[6] (2335:2335:2335) (2685:2685:2685))
        (PORT d[7] (1692:1692:1692) (1961:1961:1961))
        (PORT d[8] (2211:2211:2211) (2575:2575:2575))
        (PORT d[9] (2658:2658:2658) (3053:3053:3053))
        (PORT d[10] (2542:2542:2542) (2951:2951:2951))
        (PORT d[11] (1795:1795:1795) (2087:2087:2087))
        (PORT d[12] (1444:1444:1444) (1692:1692:1692))
        (PORT clk (1335:1335:1335) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (PORT d[0] (1271:1271:1271) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (541:541:541))
        (PORT datab (520:520:520) (618:618:618))
        (PORT datac (1335:1335:1335) (1532:1532:1532))
        (PORT datad (1827:1827:1827) (2062:2062:2062))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (PORT datac (522:522:522) (608:608:608))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (226:226:226))
        (PORT datac (148:148:148) (198:198:198))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode966w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (508:508:508))
        (PORT datac (393:393:393) (476:476:476))
        (PORT datad (388:388:388) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1816:1816:1816))
        (PORT clk (1651:1651:1651) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1765:1765:1765))
        (PORT d[1] (1766:1766:1766) (2069:2069:2069))
        (PORT d[2] (3054:3054:3054) (3556:3556:3556))
        (PORT d[3] (2161:2161:2161) (2454:2454:2454))
        (PORT d[4] (2784:2784:2784) (3250:3250:3250))
        (PORT d[5] (2163:2163:2163) (2503:2503:2503))
        (PORT d[6] (1670:1670:1670) (1944:1944:1944))
        (PORT d[7] (1272:1272:1272) (1494:1494:1494))
        (PORT d[8] (1692:1692:1692) (1957:1957:1957))
        (PORT d[9] (2904:2904:2904) (3341:3341:3341))
        (PORT d[10] (2525:2525:2525) (2911:2911:2911))
        (PORT d[11] (1134:1134:1134) (1335:1335:1335))
        (PORT d[12] (2630:2630:2630) (3011:3011:3011))
        (PORT clk (1649:1649:1649) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1383:1383:1383))
        (PORT clk (1649:1649:1649) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1812:1812:1812))
        (PORT d[0] (1520:1520:1520) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2324:2324:2324))
        (PORT d[1] (1941:1941:1941) (2246:2246:2246))
        (PORT d[2] (2793:2793:2793) (3219:3219:3219))
        (PORT d[3] (3665:3665:3665) (4208:4208:4208))
        (PORT d[4] (1954:1954:1954) (2301:2301:2301))
        (PORT d[5] (1789:1789:1789) (2086:2086:2086))
        (PORT d[6] (2161:2161:2161) (2489:2489:2489))
        (PORT d[7] (1527:1527:1527) (1777:1777:1777))
        (PORT d[8] (2026:2026:2026) (2364:2364:2364))
        (PORT d[9] (2470:2470:2470) (2835:2835:2835))
        (PORT d[10] (2374:2374:2374) (2761:2761:2761))
        (PORT d[11] (1956:1956:1956) (2269:2269:2269))
        (PORT d[12] (1605:1605:1605) (1884:1884:1884))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2330:2330:2330) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (227:227:227))
        (PORT datac (149:149:149) (200:200:200))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode944w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (507:507:507))
        (PORT datac (394:394:394) (477:477:477))
        (PORT datad (389:389:389) (471:471:471))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1782:1782:1782))
        (PORT clk (1382:1382:1382) (1487:1487:1487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1485:1485:1485))
        (PORT d[1] (1500:1500:1500) (1747:1747:1747))
        (PORT d[2] (3168:3168:3168) (3679:3679:3679))
        (PORT d[3] (2400:2400:2400) (2723:2723:2723))
        (PORT d[4] (2750:2750:2750) (3204:3204:3204))
        (PORT d[5] (2128:2128:2128) (2460:2460:2460))
        (PORT d[6] (1400:1400:1400) (1616:1616:1616))
        (PORT d[7] (1041:1041:1041) (1223:1223:1223))
        (PORT d[8] (1680:1680:1680) (1937:1937:1937))
        (PORT d[9] (2053:2053:2053) (2350:2350:2350))
        (PORT d[10] (2321:2321:2321) (2673:2673:2673))
        (PORT d[11] (1641:1641:1641) (1901:1901:1901))
        (PORT d[12] (1713:1713:1713) (1998:1998:1998))
        (PORT clk (1380:1380:1380) (1485:1485:1485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1353:1353:1353))
        (PORT clk (1380:1380:1380) (1485:1485:1485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1487:1487:1487))
        (PORT d[0] (1334:1334:1334) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2138:2138:2138))
        (PORT d[1] (2880:2880:2880) (3330:3330:3330))
        (PORT d[2] (1870:1870:1870) (2173:2173:2173))
        (PORT d[3] (2908:2908:2908) (3341:3341:3341))
        (PORT d[4] (3050:3050:3050) (3516:3516:3516))
        (PORT d[5] (2356:2356:2356) (2742:2742:2742))
        (PORT d[6] (3034:3034:3034) (3479:3479:3479))
        (PORT d[7] (1722:1722:1722) (1985:1985:1985))
        (PORT d[8] (2901:2901:2901) (3359:3359:3359))
        (PORT d[9] (3213:3213:3213) (3684:3684:3684))
        (PORT d[10] (3313:3313:3313) (3847:3847:3847))
        (PORT d[11] (2135:2135:2135) (2473:2473:2473))
        (PORT d[12] (1375:1375:1375) (1601:1601:1601))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (1309:1309:1309) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (1151:1151:1151))
        (PORT datac (955:955:955) (1138:1138:1138))
        (PORT datad (874:874:874) (1029:1029:1029))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1108:1108:1108))
        (PORT datac (965:965:965) (1149:1149:1149))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode955w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (501:501:501))
        (PORT datac (400:400:400) (484:484:484))
        (PORT datad (395:395:395) (478:478:478))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1575:1575:1575))
        (PORT clk (1539:1539:1539) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1999:1999:1999))
        (PORT d[1] (1960:1960:1960) (2291:2291:2291))
        (PORT d[2] (2821:2821:2821) (3286:3286:3286))
        (PORT d[3] (2195:2195:2195) (2485:2485:2485))
        (PORT d[4] (2393:2393:2393) (2807:2807:2807))
        (PORT d[5] (1927:1927:1927) (2229:2229:2229))
        (PORT d[6] (2223:2223:2223) (2574:2574:2574))
        (PORT d[7] (1385:1385:1385) (1615:1615:1615))
        (PORT d[8] (1536:1536:1536) (1783:1783:1783))
        (PORT d[9] (2702:2702:2702) (3107:3107:3107))
        (PORT d[10] (2332:2332:2332) (2683:2683:2683))
        (PORT d[11] (1431:1431:1431) (1664:1664:1664))
        (PORT d[12] (1388:1388:1388) (1623:1623:1623))
        (PORT clk (1537:1537:1537) (1687:1687:1687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1393:1393:1393))
        (PORT clk (1537:1537:1537) (1687:1687:1687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1689:1689:1689))
        (PORT d[0] (1536:1536:1536) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1690:1690:1690))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1690:1690:1690))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1690:1690:1690))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2144:2144:2144))
        (PORT d[1] (2490:2490:2490) (2877:2877:2877))
        (PORT d[2] (2240:2240:2240) (2596:2596:2596))
        (PORT d[3] (3257:3257:3257) (3735:3735:3735))
        (PORT d[4] (2368:2368:2368) (2789:2789:2789))
        (PORT d[5] (1970:1970:1970) (2298:2298:2298))
        (PORT d[6] (2728:2728:2728) (3143:3143:3143))
        (PORT d[7] (1369:1369:1369) (1589:1589:1589))
        (PORT d[8] (1578:1578:1578) (1837:1837:1837))
        (PORT d[9] (2859:2859:2859) (3285:3285:3285))
        (PORT d[10] (2931:2931:2931) (3403:3403:3403))
        (PORT d[11] (1926:1926:1926) (2235:2235:2235))
        (PORT d[12] (1408:1408:1408) (1636:1636:1636))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (1011:1011:1011) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1111:1111:1111))
        (PORT datac (969:969:969) (1154:1154:1154))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode926w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1594:1594:1594))
        (PORT clk (1453:1453:1453) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1280:1280:1280))
        (PORT d[1] (1479:1479:1479) (1711:1711:1711))
        (PORT d[2] (1167:1167:1167) (1348:1348:1348))
        (PORT d[3] (1615:1615:1615) (1890:1890:1890))
        (PORT d[4] (1012:1012:1012) (1177:1177:1177))
        (PORT d[5] (1661:1661:1661) (1927:1927:1927))
        (PORT d[6] (1055:1055:1055) (1245:1245:1245))
        (PORT d[7] (1769:1769:1769) (2091:2091:2091))
        (PORT d[8] (1256:1256:1256) (1446:1446:1446))
        (PORT d[9] (2011:2011:2011) (2321:2321:2321))
        (PORT d[10] (921:921:921) (1055:1055:1055))
        (PORT d[11] (1380:1380:1380) (1623:1623:1623))
        (PORT d[12] (990:990:990) (1152:1152:1152))
        (PORT clk (1451:1451:1451) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1224:1224:1224))
        (PORT clk (1451:1451:1451) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1593:1593:1593))
        (PORT d[0] (1400:1400:1400) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1716:1716:1716))
        (PORT d[1] (1079:1079:1079) (1270:1270:1270))
        (PORT d[2] (1055:1055:1055) (1232:1232:1232))
        (PORT d[3] (1603:1603:1603) (1848:1848:1848))
        (PORT d[4] (1640:1640:1640) (1905:1905:1905))
        (PORT d[5] (1509:1509:1509) (1770:1770:1770))
        (PORT d[6] (2076:2076:2076) (2438:2438:2438))
        (PORT d[7] (2764:2764:2764) (3220:3220:3220))
        (PORT d[8] (2171:2171:2171) (2540:2540:2540))
        (PORT d[9] (3201:3201:3201) (3680:3680:3680))
        (PORT d[10] (1837:1837:1837) (2106:2106:2106))
        (PORT d[11] (1751:1751:1751) (1999:1999:1999))
        (PORT d[12] (2152:2152:2152) (2532:2532:2532))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (1448:1448:1448) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (308:308:308))
        (PORT datab (509:509:509) (603:603:603))
        (PORT datac (1486:1486:1486) (1714:1714:1714))
        (PORT datad (1311:1311:1311) (1490:1490:1490))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (308:308:308))
        (PORT datab (1592:1592:1592) (1830:1830:1830))
        (PORT datac (1148:1148:1148) (1280:1280:1280))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1069:1069:1069))
        (PORT datab (962:962:962) (1144:1144:1144))
        (PORT datac (942:942:942) (1123:1123:1123))
        (PORT datad (105:105:105) (128:128:128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1550:1550:1550))
        (PORT clk (1470:1470:1470) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (2000:2000:2000))
        (PORT d[1] (1958:1958:1958) (2299:2299:2299))
        (PORT d[2] (2807:2807:2807) (3271:3271:3271))
        (PORT d[3] (2186:2186:2186) (2473:2473:2473))
        (PORT d[4] (2398:2398:2398) (2806:2806:2806))
        (PORT d[5] (1954:1954:1954) (2266:2266:2266))
        (PORT d[6] (2216:2216:2216) (2566:2566:2566))
        (PORT d[7] (1481:1481:1481) (1740:1740:1740))
        (PORT d[8] (1914:1914:1914) (2217:2217:2217))
        (PORT d[9] (2714:2714:2714) (3126:3126:3126))
        (PORT d[10] (2341:2341:2341) (2701:2701:2701))
        (PORT d[11] (1261:1261:1261) (1472:1472:1472))
        (PORT d[12] (1512:1512:1512) (1764:1764:1764))
        (PORT clk (1468:1468:1468) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1219:1219:1219))
        (PORT clk (1468:1468:1468) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1601:1601:1601))
        (PORT d[0] (1392:1392:1392) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2287:2287:2287))
        (PORT d[1] (2500:2500:2500) (2892:2892:2892))
        (PORT d[2] (2240:2240:2240) (2596:2596:2596))
        (PORT d[3] (3266:3266:3266) (3744:3744:3744))
        (PORT d[4] (2353:2353:2353) (2771:2771:2771))
        (PORT d[5] (1970:1970:1970) (2297:2297:2297))
        (PORT d[6] (2686:2686:2686) (3086:3086:3086))
        (PORT d[7] (1350:1350:1350) (1571:1571:1571))
        (PORT d[8] (1577:1577:1577) (1840:1840:1840))
        (PORT d[9] (2845:2845:2845) (3265:3265:3265))
        (PORT d[10] (2924:2924:2924) (3396:3396:3396))
        (PORT d[11] (2572:2572:2572) (2964:2964:2964))
        (PORT d[12] (1420:1420:1420) (1666:1666:1666))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (1597:1597:1597) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1061:1061:1061))
        (PORT datab (966:966:966) (1149:1149:1149))
        (PORT datac (951:951:951) (1133:1133:1133))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2101:2101:2101))
        (PORT clk (1991:1991:1991) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2133:2133:2133))
        (PORT d[1] (1953:1953:1953) (2282:2282:2282))
        (PORT d[2] (2441:2441:2441) (2841:2841:2841))
        (PORT d[3] (2057:2057:2057) (2445:2445:2445))
        (PORT d[4] (2103:2103:2103) (2451:2451:2451))
        (PORT d[5] (2723:2723:2723) (3161:3161:3161))
        (PORT d[6] (1737:1737:1737) (2033:2033:2033))
        (PORT d[7] (1460:1460:1460) (1713:1713:1713))
        (PORT d[8] (1632:1632:1632) (1913:1913:1913))
        (PORT d[9] (2737:2737:2737) (3158:3158:3158))
        (PORT d[10] (2740:2740:2740) (3170:3170:3170))
        (PORT d[11] (1703:1703:1703) (1996:1996:1996))
        (PORT d[12] (2187:2187:2187) (2510:2510:2510))
        (PORT clk (1989:1989:1989) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1493:1493:1493))
        (PORT clk (1989:1989:1989) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2221:2221:2221))
        (PORT d[0] (1631:1631:1631) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2012:2012:2012))
        (PORT d[1] (1794:1794:1794) (2126:2126:2126))
        (PORT d[2] (1909:1909:1909) (2219:2219:2219))
        (PORT d[3] (2107:2107:2107) (2448:2448:2448))
        (PORT d[4] (2166:2166:2166) (2554:2554:2554))
        (PORT d[5] (1745:1745:1745) (2036:2036:2036))
        (PORT d[6] (1547:1547:1547) (1795:1795:1795))
        (PORT d[7] (1515:1515:1515) (1789:1789:1789))
        (PORT d[8] (1596:1596:1596) (1866:1866:1866))
        (PORT d[9] (1891:1891:1891) (2148:2148:2148))
        (PORT d[10] (2218:2218:2218) (2573:2573:2573))
        (PORT d[11] (2065:2065:2065) (2402:2402:2402))
        (PORT d[12] (2177:2177:2177) (2570:2570:2570))
        (PORT clk (1302:1302:1302) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT d[0] (1642:1642:1642) (1815:1815:1815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode885w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (156:156:156))
        (PORT datab (961:961:961) (1143:1143:1143))
        (PORT datac (941:941:941) (1122:1122:1122))
        (PORT datad (886:886:886) (1040:1040:1040))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1594:1594:1594))
        (PORT clk (1480:1480:1480) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1104:1104:1104))
        (PORT d[1] (1340:1340:1340) (1554:1554:1554))
        (PORT d[2] (1160:1160:1160) (1340:1340:1340))
        (PORT d[3] (1627:1627:1627) (1907:1907:1907))
        (PORT d[4] (976:976:976) (1128:1128:1128))
        (PORT d[5] (1652:1652:1652) (1907:1907:1907))
        (PORT d[6] (1062:1062:1062) (1249:1249:1249))
        (PORT d[7] (1782:1782:1782) (2112:2112:2112))
        (PORT d[8] (1424:1424:1424) (1638:1638:1638))
        (PORT d[9] (2010:2010:2010) (2325:2325:2325))
        (PORT d[10] (803:803:803) (926:926:926))
        (PORT d[11] (1136:1136:1136) (1312:1312:1312))
        (PORT d[12] (1129:1129:1129) (1303:1303:1303))
        (PORT clk (1478:1478:1478) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1146:1146:1146))
        (PORT clk (1478:1478:1478) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1611:1611:1611))
        (PORT d[0] (1322:1322:1322) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1854:1854:1854))
        (PORT d[1] (1077:1077:1077) (1266:1266:1266))
        (PORT d[2] (759:759:759) (894:894:894))
        (PORT d[3] (1625:1625:1625) (1878:1878:1878))
        (PORT d[4] (1652:1652:1652) (1919:1919:1919))
        (PORT d[5] (1375:1375:1375) (1618:1618:1618))
        (PORT d[6] (2064:2064:2064) (2419:2419:2419))
        (PORT d[7] (2934:2934:2934) (3423:3423:3423))
        (PORT d[8] (2034:2034:2034) (2385:2385:2385))
        (PORT d[9] (3350:3350:3350) (3846:3846:3846))
        (PORT d[10] (1853:1853:1853) (2132:2132:2132))
        (PORT d[11] (1749:1749:1749) (1994:1994:1994))
        (PORT d[12] (2162:2162:2162) (2547:2547:2547))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (1560:1560:1560) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|decode2\|w_anode895w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (968:968:968) (1151:1151:1151))
        (PORT datac (954:954:954) (1137:1137:1137))
        (PORT datad (875:875:875) (1030:1030:1030))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1588:1588:1588))
        (PORT clk (1568:1568:1568) (1704:1704:1704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (2002:2002:2002))
        (PORT d[1] (1766:1766:1766) (2076:2076:2076))
        (PORT d[2] (2622:2622:2622) (3054:3054:3054))
        (PORT d[3] (2035:2035:2035) (2312:2312:2312))
        (PORT d[4] (2373:2373:2373) (2782:2782:2782))
        (PORT d[5] (1949:1949:1949) (2255:2255:2255))
        (PORT d[6] (2191:2191:2191) (2534:2534:2534))
        (PORT d[7] (1461:1461:1461) (1713:1713:1713))
        (PORT d[8] (1903:1903:1903) (2202:2202:2202))
        (PORT d[9] (2716:2716:2716) (3131:3131:3131))
        (PORT d[10] (2507:2507:2507) (2889:2889:2889))
        (PORT d[11] (1132:1132:1132) (1341:1341:1341))
        (PORT d[12] (2949:2949:2949) (3377:3377:3377))
        (PORT clk (1566:1566:1566) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1370:1370:1370))
        (PORT clk (1566:1566:1566) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1704:1704:1704))
        (PORT d[0] (1526:1526:1526) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1705:1705:1705))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2097:2097:2097))
        (PORT d[1] (2487:2487:2487) (2866:2866:2866))
        (PORT d[2] (2393:2393:2393) (2768:2768:2768))
        (PORT d[3] (3278:3278:3278) (3761:3761:3761))
        (PORT d[4] (2178:2178:2178) (2568:2568:2568))
        (PORT d[5] (1810:1810:1810) (2118:2118:2118))
        (PORT d[6] (2520:2520:2520) (2896:2896:2896))
        (PORT d[7] (1339:1339:1339) (1559:1559:1559))
        (PORT d[8] (1418:1418:1418) (1651:1651:1651))
        (PORT d[9] (2850:2850:2850) (3275:3275:3275))
        (PORT d[10] (2938:2938:2938) (3416:3416:3416))
        (PORT d[11] (1598:1598:1598) (1855:1855:1855))
        (PORT d[12] (1580:1580:1580) (1827:1827:1827))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (2840:2840:2840) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (308:308:308))
        (PORT datab (505:505:505) (599:599:599))
        (PORT datac (1290:1290:1290) (1468:1468:1468))
        (PORT datad (1303:1303:1303) (1504:1504:1504))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1647:1647:1647))
        (PORT datab (518:518:518) (615:615:615))
        (PORT datac (1043:1043:1043) (1210:1210:1210))
        (PORT datad (172:172:172) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|rdaddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (308:308:308))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|rdaddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1483:1483:1483) (1636:1636:1636))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (387:387:387) (479:479:479))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (216:216:216))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (480:480:480) (563:563:563))
        (PORT datad (873:873:873) (1003:1003:1003))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode915w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (523:523:523) (610:610:610))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode855w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (225:225:225))
        (PORT datac (147:147:147) (198:198:198))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1315:1315:1315))
        (PORT clk (1196:1196:1196) (1239:1239:1239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1213:1213:1213))
        (PORT d[1] (1635:1635:1635) (1900:1900:1900))
        (PORT d[2] (2299:2299:2299) (2692:2692:2692))
        (PORT d[3] (1678:1678:1678) (1885:1885:1885))
        (PORT d[4] (1179:1179:1179) (1338:1338:1338))
        (PORT d[5] (1666:1666:1666) (1889:1889:1889))
        (PORT d[6] (1121:1121:1121) (1295:1295:1295))
        (PORT d[7] (1546:1546:1546) (1795:1795:1795))
        (PORT d[8] (1153:1153:1153) (1342:1342:1342))
        (PORT d[9] (2468:2468:2468) (2842:2842:2842))
        (PORT d[10] (1113:1113:1113) (1282:1282:1282))
        (PORT d[11] (1081:1081:1081) (1270:1270:1270))
        (PORT d[12] (1144:1144:1144) (1323:1323:1323))
        (PORT clk (1194:1194:1194) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1287:1287:1287))
        (PORT clk (1194:1194:1194) (1237:1237:1237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1239:1239:1239))
        (PORT d[0] (1299:1299:1299) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1240:1240:1240))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2692:2692:2692))
        (PORT d[1] (1119:1119:1119) (1316:1316:1316))
        (PORT d[2] (1393:1393:1393) (1615:1615:1615))
        (PORT d[3] (1973:1973:1973) (2268:2268:2268))
        (PORT d[4] (2122:2122:2122) (2459:2459:2459))
        (PORT d[5] (1694:1694:1694) (1964:1964:1964))
        (PORT d[6] (1856:1856:1856) (2172:2172:2172))
        (PORT d[7] (1616:1616:1616) (1859:1859:1859))
        (PORT d[8] (2128:2128:2128) (2464:2464:2464))
        (PORT d[9] (3028:3028:3028) (3474:3474:3474))
        (PORT d[10] (2147:2147:2147) (2435:2435:2435))
        (PORT d[11] (2044:2044:2044) (2371:2371:2371))
        (PORT d[12] (1693:1693:1693) (1961:1961:1961))
        (PORT clk (1338:1338:1338) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT d[0] (2058:2058:2058) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode875w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (226:226:226))
        (PORT datac (148:148:148) (199:199:199))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1296:1296:1296))
        (PORT clk (1279:1279:1279) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1425:1425:1425))
        (PORT d[1] (1103:1103:1103) (1263:1263:1263))
        (PORT d[2] (2734:2734:2734) (3168:3168:3168))
        (PORT d[3] (1903:1903:1903) (2151:2151:2151))
        (PORT d[4] (746:746:746) (850:850:850))
        (PORT d[5] (1319:1319:1319) (1498:1498:1498))
        (PORT d[6] (1319:1319:1319) (1518:1518:1518))
        (PORT d[7] (1342:1342:1342) (1557:1557:1557))
        (PORT d[8] (1108:1108:1108) (1281:1281:1281))
        (PORT d[9] (2324:2324:2324) (2665:2665:2665))
        (PORT d[10] (1494:1494:1494) (1722:1722:1722))
        (PORT d[11] (1126:1126:1126) (1323:1323:1323))
        (PORT d[12] (1139:1139:1139) (1308:1308:1308))
        (PORT clk (1277:1277:1277) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1532:1532:1532))
        (PORT clk (1277:1277:1277) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1379:1379:1379))
        (PORT d[0] (1656:1656:1656) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2375:2375:2375))
        (PORT d[1] (1567:1567:1567) (1822:1822:1822))
        (PORT d[2] (1299:1299:1299) (1512:1512:1512))
        (PORT d[3] (2286:2286:2286) (2617:2617:2617))
        (PORT d[4] (2481:2481:2481) (2870:2870:2870))
        (PORT d[5] (1851:1851:1851) (2143:2143:2143))
        (PORT d[6] (2060:2060:2060) (2408:2408:2408))
        (PORT d[7] (1806:1806:1806) (2081:2081:2081))
        (PORT d[8] (2372:2372:2372) (2765:2765:2765))
        (PORT d[9] (3247:3247:3247) (3728:3728:3728))
        (PORT d[10] (2027:2027:2027) (2322:2322:2322))
        (PORT d[11] (2336:2336:2336) (2696:2696:2696))
        (PORT d[12] (2031:2031:2031) (2346:2346:2346))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2547:2547:2547) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode905w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (963:963:963) (1145:1145:1145))
        (PORT datac (944:944:944) (1125:1125:1125))
        (PORT datad (884:884:884) (1038:1038:1038))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1112:1112:1112))
        (PORT datac (970:970:970) (1154:1154:1154))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1328:1328:1328))
        (PORT clk (1356:1356:1356) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1483:1483:1483))
        (PORT d[1] (1529:1529:1529) (1785:1785:1785))
        (PORT d[2] (2507:2507:2507) (2932:2932:2932))
        (PORT d[3] (2787:2787:2787) (3169:3169:3169))
        (PORT d[4] (1112:1112:1112) (1272:1272:1272))
        (PORT d[5] (1376:1376:1376) (1570:1570:1570))
        (PORT d[6] (1758:1758:1758) (2022:2022:2022))
        (PORT d[7] (1033:1033:1033) (1214:1214:1214))
        (PORT d[8] (1318:1318:1318) (1531:1531:1531))
        (PORT d[9] (2122:2122:2122) (2436:2436:2436))
        (PORT d[10] (1861:1861:1861) (2146:2146:2146))
        (PORT d[11] (1997:1997:1997) (2307:2307:2307))
        (PORT d[12] (2960:2960:2960) (3384:3384:3384))
        (PORT clk (1354:1354:1354) (1455:1455:1455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1246:1246:1246))
        (PORT clk (1354:1354:1354) (1455:1455:1455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1457:1457:1457))
        (PORT d[0] (1292:1292:1292) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3318:3318:3318))
        (PORT d[1] (1928:1928:1928) (2234:2234:2234))
        (PORT d[2] (1499:1499:1499) (1751:1751:1751))
        (PORT d[3] (2517:2517:2517) (2889:2889:2889))
        (PORT d[4] (2681:2681:2681) (3097:3097:3097))
        (PORT d[5] (2221:2221:2221) (2569:2569:2569))
        (PORT d[6] (1643:1643:1643) (1918:1918:1918))
        (PORT d[7] (2172:2172:2172) (2498:2498:2498))
        (PORT d[8] (2542:2542:2542) (2951:2951:2951))
        (PORT d[9] (3584:3584:3584) (4105:4105:4105))
        (PORT d[10] (2398:2398:2398) (2753:2753:2753))
        (PORT d[11] (1841:1841:1841) (2135:2135:2135))
        (PORT d[12] (2234:2234:2234) (2575:2575:2575))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (1059:1059:1059) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|decode2\|w_anode865w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1110:1110:1110))
        (PORT datac (967:967:967) (1151:1151:1151))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2045:2045:2045))
        (PORT clk (1718:1718:1718) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2992:2992:2992))
        (PORT d[1] (1346:1346:1346) (1566:1566:1566))
        (PORT d[2] (1673:1673:1673) (1932:1932:1932))
        (PORT d[3] (2189:2189:2189) (2586:2586:2586))
        (PORT d[4] (2564:2564:2564) (2991:2991:2991))
        (PORT d[5] (1868:1868:1868) (2167:2167:2167))
        (PORT d[6] (1324:1324:1324) (1554:1554:1554))
        (PORT d[7] (1628:1628:1628) (1913:1913:1913))
        (PORT d[8] (1395:1395:1395) (1630:1630:1630))
        (PORT d[9] (2034:2034:2034) (2323:2323:2323))
        (PORT d[10] (2088:2088:2088) (2386:2386:2386))
        (PORT d[11] (1493:1493:1493) (1769:1769:1769))
        (PORT d[12] (1700:1700:1700) (1939:1939:1939))
        (PORT clk (1716:1716:1716) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (890:890:890))
        (PORT clk (1716:1716:1716) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1894:1894:1894))
        (PORT d[0] (1124:1124:1124) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1773:1773:1773))
        (PORT d[1] (2165:2165:2165) (2559:2559:2559))
        (PORT d[2] (902:902:902) (1040:1040:1040))
        (PORT d[3] (1167:1167:1167) (1354:1354:1354))
        (PORT d[4] (825:825:825) (952:952:952))
        (PORT d[5] (2841:2841:2841) (3289:3289:3289))
        (PORT d[6] (1719:1719:1719) (1990:1990:1990))
        (PORT d[7] (2756:2756:2756) (3206:3206:3206))
        (PORT d[8] (1598:1598:1598) (1865:1865:1865))
        (PORT d[9] (2447:2447:2447) (2794:2794:2794))
        (PORT d[10] (1520:1520:1520) (1742:1742:1742))
        (PORT d[11] (1470:1470:1470) (1680:1680:1680))
        (PORT d[12] (1870:1870:1870) (2209:2209:2209))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1320:1320:1320) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (308:308:308))
        (PORT datab (507:507:507) (601:601:601))
        (PORT datac (1438:1438:1438) (1632:1632:1632))
        (PORT datad (605:605:605) (683:683:683))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (307:307:307))
        (PORT datab (1969:1969:1969) (2246:2246:2246))
        (PORT datac (1284:1284:1284) (1496:1496:1496))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (482:482:482) (566:566:566))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (748:748:748))
        (PORT datab (157:157:157) (205:205:205))
        (PORT datac (584:584:584) (695:695:695))
        (PORT datad (575:575:575) (661:661:661))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (223:223:223) (774:774:774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (819:819:819) (924:924:924))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1584:1584:1584))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1888:1888:1888))
        (PORT clk (1777:1777:1777) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2835:2835:2835))
        (PORT d[1] (2157:2157:2157) (2535:2535:2535))
        (PORT d[2] (2209:2209:2209) (2576:2576:2576))
        (PORT d[3] (1650:1650:1650) (1972:1972:1972))
        (PORT d[4] (1935:1935:1935) (2270:2270:2270))
        (PORT d[5] (2838:2838:2838) (3297:3297:3297))
        (PORT d[6] (1619:1619:1619) (1905:1905:1905))
        (PORT d[7] (1689:1689:1689) (1978:1978:1978))
        (PORT d[8] (2154:2154:2154) (2518:2518:2518))
        (PORT d[9] (2265:2265:2265) (2587:2587:2587))
        (PORT d[10] (2873:2873:2873) (3308:3308:3308))
        (PORT d[11] (1417:1417:1417) (1671:1671:1671))
        (PORT d[12] (2134:2134:2134) (2474:2474:2474))
        (PORT clk (1775:1775:1775) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1466:1466:1466))
        (PORT clk (1775:1775:1775) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1962:1962:1962))
        (PORT d[0] (1592:1592:1592) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1656:1656:1656))
        (PORT d[1] (1594:1594:1594) (1903:1903:1903))
        (PORT d[2] (1174:1174:1174) (1367:1367:1367))
        (PORT d[3] (1150:1150:1150) (1366:1366:1366))
        (PORT d[4] (2568:2568:2568) (3026:3026:3026))
        (PORT d[5] (1656:1656:1656) (1916:1916:1916))
        (PORT d[6] (1841:1841:1841) (2166:2166:2166))
        (PORT d[7] (2607:2607:2607) (3041:3041:3041))
        (PORT d[8] (2222:2222:2222) (2603:2603:2603))
        (PORT d[9] (2302:2302:2302) (2630:2630:2630))
        (PORT d[10] (2801:2801:2801) (3246:3246:3246))
        (PORT d[11] (972:972:972) (1129:1129:1129))
        (PORT d[12] (1683:1683:1683) (2002:2002:2002))
        (PORT clk (1347:1347:1347) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT d[0] (1043:1043:1043) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2090:2090:2090))
        (PORT clk (1874:1874:1874) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2589:2589:2589))
        (PORT d[1] (1919:1919:1919) (2261:2261:2261))
        (PORT d[2] (2074:2074:2074) (2422:2422:2422))
        (PORT d[3] (1820:1820:1820) (2153:2153:2153))
        (PORT d[4] (2197:2197:2197) (2572:2572:2572))
        (PORT d[5] (2656:2656:2656) (3091:3091:3091))
        (PORT d[6] (2114:2114:2114) (2466:2466:2466))
        (PORT d[7] (1510:1510:1510) (1781:1781:1781))
        (PORT d[8] (1966:1966:1966) (2295:2295:2295))
        (PORT d[9] (2242:2242:2242) (2556:2556:2556))
        (PORT d[10] (3002:3002:3002) (3455:3455:3455))
        (PORT d[11] (1860:1860:1860) (2176:2176:2176))
        (PORT d[12] (2300:2300:2300) (2647:2647:2647))
        (PORT clk (1872:1872:1872) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1613:1613:1613))
        (PORT clk (1872:1872:1872) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2076:2076:2076))
        (PORT d[0] (1728:1728:1728) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1658:1658:1658))
        (PORT d[1] (1929:1929:1929) (2276:2276:2276))
        (PORT d[2] (2491:2491:2491) (2886:2886:2886))
        (PORT d[3] (948:948:948) (1134:1134:1134))
        (PORT d[4] (2374:2374:2374) (2803:2803:2803))
        (PORT d[5] (1470:1470:1470) (1704:1704:1704))
        (PORT d[6] (1856:1856:1856) (2178:2178:2178))
        (PORT d[7] (2263:2263:2263) (2652:2652:2652))
        (PORT d[8] (2016:2016:2016) (2366:2366:2366))
        (PORT d[9] (2128:2128:2128) (2439:2439:2439))
        (PORT d[10] (2599:2599:2599) (3015:3015:3015))
        (PORT d[11] (2832:2832:2832) (3294:3294:3294))
        (PORT d[12] (1707:1707:1707) (2014:2014:2014))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (893:893:893) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2414:2414:2414))
        (PORT clk (1758:1758:1758) (1950:1950:1950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2399:2399:2399))
        (PORT d[1] (1822:1822:1822) (2126:2126:2126))
        (PORT d[2] (2293:2293:2293) (2681:2681:2681))
        (PORT d[3] (1669:1669:1669) (1968:1968:1968))
        (PORT d[4] (1825:1825:1825) (2133:2133:2133))
        (PORT d[5] (2311:2311:2311) (2696:2696:2696))
        (PORT d[6] (2441:2441:2441) (2861:2861:2861))
        (PORT d[7] (1693:1693:1693) (1983:1983:1983))
        (PORT d[8] (1486:1486:1486) (1750:1750:1750))
        (PORT d[9] (2862:2862:2862) (3327:3327:3327))
        (PORT d[10] (2940:2940:2940) (3402:3402:3402))
        (PORT d[11] (1774:1774:1774) (2078:2078:2078))
        (PORT d[12] (2348:2348:2348) (2662:2662:2662))
        (PORT clk (1756:1756:1756) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1461:1461:1461))
        (PORT clk (1756:1756:1756) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1950:1950:1950))
        (PORT d[0] (1589:1589:1589) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1951:1951:1951))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2728:2728:2728))
        (PORT d[1] (1518:1518:1518) (1792:1792:1792))
        (PORT d[2] (2621:2621:2621) (3019:3019:3019))
        (PORT d[3] (2103:2103:2103) (2442:2442:2442))
        (PORT d[4] (2704:2704:2704) (3151:3151:3151))
        (PORT d[5] (1992:1992:1992) (2297:2297:2297))
        (PORT d[6] (2440:2440:2440) (2858:2858:2858))
        (PORT d[7] (2212:2212:2212) (2584:2584:2584))
        (PORT d[8] (2084:2084:2084) (2410:2410:2410))
        (PORT d[9] (3257:3257:3257) (3763:3763:3763))
        (PORT d[10] (1763:1763:1763) (2035:2035:2035))
        (PORT d[11] (2021:2021:2021) (2355:2355:2355))
        (PORT d[12] (2451:2451:2451) (2825:2825:2825))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (1977:1977:1977) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2198:2198:2198))
        (PORT clk (1832:1832:1832) (2038:2038:2038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2731:2731:2731))
        (PORT d[1] (2168:2168:2168) (2536:2536:2536))
        (PORT d[2] (1892:1892:1892) (2205:2205:2205))
        (PORT d[3] (1418:1418:1418) (1697:1697:1697))
        (PORT d[4] (2143:2143:2143) (2499:2499:2499))
        (PORT d[5] (2106:2106:2106) (2463:2463:2463))
        (PORT d[6] (1831:1831:1831) (2154:2154:2154))
        (PORT d[7] (1484:1484:1484) (1755:1755:1755))
        (PORT d[8] (1830:1830:1830) (2140:2140:2140))
        (PORT d[9] (2397:2397:2397) (2774:2774:2774))
        (PORT d[10] (2423:2423:2423) (2805:2805:2805))
        (PORT d[11] (1959:1959:1959) (2301:2301:2301))
        (PORT d[12] (2787:2787:2787) (3220:3220:3220))
        (PORT clk (1830:1830:1830) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (1032:1032:1032))
        (PORT clk (1830:1830:1830) (2036:2036:2036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2038:2038:2038))
        (PORT d[0] (1211:1211:1211) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2446:2446:2446))
        (PORT d[1] (1411:1411:1411) (1685:1685:1685))
        (PORT d[2] (1738:1738:1738) (2019:2019:2019))
        (PORT d[3] (1181:1181:1181) (1395:1395:1395))
        (PORT d[4] (3246:3246:3246) (3756:3756:3756))
        (PORT d[5] (1693:1693:1693) (1957:1957:1957))
        (PORT d[6] (2604:2604:2604) (3048:3048:3048))
        (PORT d[7] (1364:1364:1364) (1573:1573:1573))
        (PORT d[8] (2226:2226:2226) (2549:2549:2549))
        (PORT d[9] (3556:3556:3556) (4065:4065:4065))
        (PORT d[10] (1078:1078:1078) (1241:1241:1241))
        (PORT d[11] (2583:2583:2583) (2993:2993:2993))
        (PORT d[12] (1766:1766:1766) (2021:2021:2021))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (824:824:824) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1266:1266:1266))
        (PORT datab (852:852:852) (957:957:957))
        (PORT datac (158:158:158) (214:214:214))
        (PORT datad (500:500:500) (608:608:608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (841:841:841))
        (PORT datab (997:997:997) (1125:1125:1125))
        (PORT datac (159:159:159) (215:215:215))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1910:1910:1910))
        (PORT clk (1965:1965:1965) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2548:2548:2548))
        (PORT d[1] (1777:1777:1777) (2082:2082:2082))
        (PORT d[2] (2084:2084:2084) (2429:2429:2429))
        (PORT d[3] (1610:1610:1610) (1923:1923:1923))
        (PORT d[4] (2253:2253:2253) (2642:2642:2642))
        (PORT d[5] (2288:2288:2288) (2665:2665:2665))
        (PORT d[6] (1651:1651:1651) (1953:1953:1953))
        (PORT d[7] (1987:1987:1987) (2322:2322:2322))
        (PORT d[8] (1947:1947:1947) (2277:2277:2277))
        (PORT d[9] (2971:2971:2971) (3437:3437:3437))
        (PORT d[10] (2834:2834:2834) (3285:3285:3285))
        (PORT d[11] (1774:1774:1774) (2094:2094:2094))
        (PORT d[12] (2594:2594:2594) (3003:3003:3003))
        (PORT clk (1963:1963:1963) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1494:1494:1494))
        (PORT clk (1963:1963:1963) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2198:2198:2198))
        (PORT d[0] (1626:1626:1626) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2053:2053:2053))
        (PORT d[1] (1997:1997:1997) (2378:2378:2378))
        (PORT d[2] (1400:1400:1400) (1642:1642:1642))
        (PORT d[3] (1346:1346:1346) (1581:1581:1581))
        (PORT d[4] (2479:2479:2479) (2938:2938:2938))
        (PORT d[5] (1106:1106:1106) (1279:1279:1279))
        (PORT d[6] (2265:2265:2265) (2663:2663:2663))
        (PORT d[7] (2377:2377:2377) (2735:2735:2735))
        (PORT d[8] (2500:2500:2500) (2921:2921:2921))
        (PORT d[9] (3199:3199:3199) (3660:3660:3660))
        (PORT d[10] (1084:1084:1084) (1251:1251:1251))
        (PORT d[11] (3004:3004:3004) (3484:3484:3484))
        (PORT d[12] (1942:1942:1942) (2288:2288:2288))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (1448:1448:1448) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1737:1737:1737))
        (PORT clk (1787:1787:1787) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2834:2834:2834))
        (PORT d[1] (2159:2159:2159) (2535:2535:2535))
        (PORT d[2] (2061:2061:2061) (2407:2407:2407))
        (PORT d[3] (2006:2006:2006) (2375:2375:2375))
        (PORT d[4] (2489:2489:2489) (2899:2899:2899))
        (PORT d[5] (2264:2264:2264) (2628:2628:2628))
        (PORT d[6] (1619:1619:1619) (1904:1904:1904))
        (PORT d[7] (1703:1703:1703) (1999:1999:1999))
        (PORT d[8] (2149:2149:2149) (2509:2509:2509))
        (PORT d[9] (2284:2284:2284) (2610:2610:2610))
        (PORT d[10] (2904:2904:2904) (3345:3345:3345))
        (PORT d[11] (1319:1319:1319) (1570:1570:1570))
        (PORT d[12] (2275:2275:2275) (2629:2629:2629))
        (PORT clk (1785:1785:1785) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1519:1519:1519))
        (PORT clk (1785:1785:1785) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1977:1977:1977))
        (PORT d[0] (1642:1642:1642) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1664:1664:1664))
        (PORT d[1] (1761:1761:1761) (2094:2094:2094))
        (PORT d[2] (996:996:996) (1161:1161:1161))
        (PORT d[3] (1172:1172:1172) (1394:1394:1394))
        (PORT d[4] (2411:2411:2411) (2849:2849:2849))
        (PORT d[5] (1817:1817:1817) (2099:2099:2099))
        (PORT d[6] (1649:1649:1649) (1933:1933:1933))
        (PORT d[7] (2608:2608:2608) (3041:3041:3041))
        (PORT d[8] (2208:2208:2208) (2583:2583:2583))
        (PORT d[9] (2307:2307:2307) (2636:2636:2636))
        (PORT d[10] (2802:2802:2802) (3247:3247:3247))
        (PORT d[11] (3153:3153:3153) (3652:3652:3652))
        (PORT d[12] (993:993:993) (1150:1150:1150))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (882:882:882) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (642:642:642))
        (PORT datab (898:898:898) (1031:1031:1031))
        (PORT datac (159:159:159) (217:217:217))
        (PORT datad (726:726:726) (814:814:814))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1733:1733:1733))
        (PORT clk (1698:1698:1698) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (3262:3262:3262))
        (PORT d[1] (1781:1781:1781) (2079:2079:2079))
        (PORT d[2] (2450:2450:2450) (2857:2857:2857))
        (PORT d[3] (1646:1646:1646) (1970:1970:1970))
        (PORT d[4] (2110:2110:2110) (2468:2468:2468))
        (PORT d[5] (2291:2291:2291) (2663:2663:2663))
        (PORT d[6] (1636:1636:1636) (1926:1926:1926))
        (PORT d[7] (1438:1438:1438) (1699:1699:1699))
        (PORT d[8] (2534:2534:2534) (2951:2951:2951))
        (PORT d[9] (2728:2728:2728) (3106:3106:3106))
        (PORT d[10] (2514:2514:2514) (2901:2901:2901))
        (PORT d[11] (1723:1723:1723) (2046:2046:2046))
        (PORT d[12] (1488:1488:1488) (1748:1748:1748))
        (PORT clk (1696:1696:1696) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (897:897:897) (957:957:957))
        (PORT clk (1696:1696:1696) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1698:1698:1698) (1859:1859:1859))
        (PORT d[0] (1181:1181:1181) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2097:2097:2097))
        (PORT d[1] (1967:1967:1967) (2327:2327:2327))
        (PORT d[2] (1003:1003:1003) (1164:1164:1164))
        (PORT d[3] (1515:1515:1515) (1775:1775:1775))
        (PORT d[4] (2932:2932:2932) (3436:3436:3436))
        (PORT d[5] (515:515:515) (612:612:612))
        (PORT d[6] (643:643:643) (754:754:754))
        (PORT d[7] (534:534:534) (637:637:637))
        (PORT d[8] (1157:1157:1157) (1343:1343:1343))
        (PORT d[9] (1042:1042:1042) (1214:1214:1214))
        (PORT d[10] (672:672:672) (785:785:785))
        (PORT d[11] (2204:2204:2204) (2542:2542:2542))
        (PORT d[12] (656:656:656) (763:763:763))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (384:384:384) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1702:1702:1702))
        (PORT clk (1734:1734:1734) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (3052:3052:3052))
        (PORT d[1] (1622:1622:1622) (1898:1898:1898))
        (PORT d[2] (1876:1876:1876) (2176:2176:2176))
        (PORT d[3] (2186:2186:2186) (2577:2577:2577))
        (PORT d[4] (2108:2108:2108) (2455:2455:2455))
        (PORT d[5] (2090:2090:2090) (2429:2429:2429))
        (PORT d[6] (1611:1611:1611) (1897:1897:1897))
        (PORT d[7] (1600:1600:1600) (1877:1877:1877))
        (PORT d[8] (2179:2179:2179) (2545:2545:2545))
        (PORT d[9] (2549:2549:2549) (2906:2906:2906))
        (PORT d[10] (2874:2874:2874) (3323:3323:3323))
        (PORT d[11] (1518:1518:1518) (1806:1806:1806))
        (PORT d[12] (2451:2451:2451) (2828:2828:2828))
        (PORT clk (1732:1732:1732) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1298:1298:1298))
        (PORT clk (1732:1732:1732) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1916:1916:1916))
        (PORT d[0] (1452:1452:1452) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1917:1917:1917))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1875:1875:1875))
        (PORT d[1] (1789:1789:1789) (2118:2118:2118))
        (PORT d[2] (1153:1153:1153) (1327:1327:1327))
        (PORT d[3] (1347:1347:1347) (1590:1590:1590))
        (PORT d[4] (2751:2751:2751) (3233:3233:3233))
        (PORT d[5] (1836:1836:1836) (2119:2119:2119))
        (PORT d[6] (1622:1622:1622) (1899:1899:1899))
        (PORT d[7] (729:729:729) (865:865:865))
        (PORT d[8] (972:972:972) (1130:1130:1130))
        (PORT d[9] (857:857:857) (998:998:998))
        (PORT d[10] (2984:2984:2984) (3454:3454:3454))
        (PORT d[11] (2363:2363:2363) (2720:2720:2720))
        (PORT d[12] (835:835:835) (968:968:968))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (709:709:709) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (645:645:645))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (284:284:284) (324:324:324))
        (PORT datad (458:458:458) (517:517:517))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (529:529:529) (635:635:635))
        (PORT datac (318:318:318) (388:388:388))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1954:1954:1954))
        (PORT clk (1539:1539:1539) (1698:1698:1698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2541:2541:2541))
        (PORT d[1] (1904:1904:1904) (2210:2210:2210))
        (PORT d[2] (2096:2096:2096) (2440:2440:2440))
        (PORT d[3] (941:941:941) (1117:1117:1117))
        (PORT d[4] (2075:2075:2075) (2405:2405:2405))
        (PORT d[5] (2615:2615:2615) (3032:3032:3032))
        (PORT d[6] (2087:2087:2087) (2449:2449:2449))
        (PORT d[7] (1474:1474:1474) (1739:1739:1739))
        (PORT d[8] (1642:1642:1642) (1928:1928:1928))
        (PORT d[9] (2757:2757:2757) (3188:3188:3188))
        (PORT d[10] (2573:2573:2573) (2971:2971:2971))
        (PORT d[11] (2236:2236:2236) (2621:2621:2621))
        (PORT d[12] (1962:1962:1962) (2251:2251:2251))
        (PORT clk (1537:1537:1537) (1696:1696:1696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (985:985:985))
        (PORT clk (1537:1537:1537) (1696:1696:1696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1698:1698:1698))
        (PORT d[0] (1177:1177:1177) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1699:1699:1699))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2468:2468:2468))
        (PORT d[1] (1173:1173:1173) (1411:1411:1411))
        (PORT d[2] (1173:1173:1173) (1365:1365:1365))
        (PORT d[3] (2063:2063:2063) (2396:2396:2396))
        (PORT d[4] (2410:2410:2410) (2799:2799:2799))
        (PORT d[5] (1979:1979:1979) (2270:2270:2270))
        (PORT d[6] (2396:2396:2396) (2797:2797:2797))
        (PORT d[7] (924:924:924) (1087:1087:1087))
        (PORT d[8] (1495:1495:1495) (1717:1717:1717))
        (PORT d[9] (1582:1582:1582) (1830:1830:1830))
        (PORT d[10] (2295:2295:2295) (2653:2653:2653))
        (PORT d[11] (1655:1655:1655) (1915:1915:1915))
        (PORT d[12] (1038:1038:1038) (1205:1205:1205))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (1946:1946:1946) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1950:1950:1950))
        (PORT clk (1893:1893:1893) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2375:2375:2375))
        (PORT d[1] (1959:1959:1959) (2308:2308:2308))
        (PORT d[2] (1907:1907:1907) (2230:2230:2230))
        (PORT d[3] (2245:2245:2245) (2662:2662:2662))
        (PORT d[4] (2194:2194:2194) (2564:2564:2564))
        (PORT d[5] (2656:2656:2656) (3092:3092:3092))
        (PORT d[6] (1946:1946:1946) (2289:2289:2289))
        (PORT d[7] (1511:1511:1511) (1778:1778:1778))
        (PORT d[8] (1804:1804:1804) (2112:2112:2112))
        (PORT d[9] (2419:2419:2419) (2765:2765:2765))
        (PORT d[10] (2705:2705:2705) (3116:3116:3116))
        (PORT d[11] (1443:1443:1443) (1697:1697:1697))
        (PORT d[12] (2128:2128:2128) (2467:2467:2467))
        (PORT clk (1891:1891:1891) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2103:2103:2103))
        (PORT clk (1891:1891:1891) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (2088:2088:2088))
        (PORT d[0] (2135:2135:2135) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2648:2648:2648))
        (PORT d[1] (1935:1935:1935) (2272:2272:2272))
        (PORT d[2] (1365:1365:1365) (1584:1584:1584))
        (PORT d[3] (1370:1370:1370) (1625:1625:1625))
        (PORT d[4] (2371:2371:2371) (2802:2802:2802))
        (PORT d[5] (1462:1462:1462) (1695:1695:1695))
        (PORT d[6] (1851:1851:1851) (2171:2171:2171))
        (PORT d[7] (2263:2263:2263) (2651:2651:2651))
        (PORT d[8] (1880:1880:1880) (2210:2210:2210))
        (PORT d[9] (1966:1966:1966) (2255:2255:2255))
        (PORT d[10] (2447:2447:2447) (2846:2846:2846))
        (PORT d[11] (2813:2813:2813) (3267:3267:3267))
        (PORT d[12] (2702:2702:2702) (3177:3177:3177))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (1374:1374:1374) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1970:1970:1970))
        (PORT clk (1579:1579:1579) (1738:1738:1738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2703:2703:2703))
        (PORT d[1] (2073:2073:2073) (2392:2392:2392))
        (PORT d[2] (1913:1913:1913) (2232:2232:2232))
        (PORT d[3] (960:960:960) (1138:1138:1138))
        (PORT d[4] (1908:1908:1908) (2225:2225:2225))
        (PORT d[5] (2453:2453:2453) (2849:2849:2849))
        (PORT d[6] (2004:2004:2004) (2348:2348:2348))
        (PORT d[7] (1283:1283:1283) (1519:1519:1519))
        (PORT d[8] (1623:1623:1623) (1900:1900:1900))
        (PORT d[9] (2738:2738:2738) (3168:3168:3168))
        (PORT d[10] (2412:2412:2412) (2793:2793:2793))
        (PORT d[11] (2090:2090:2090) (2464:2464:2464))
        (PORT d[12] (1966:1966:1966) (2248:2248:2248))
        (PORT clk (1577:1577:1577) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1275:1275:1275))
        (PORT clk (1577:1577:1577) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1738:1738:1738))
        (PORT d[0] (1439:1439:1439) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1739:1739:1739))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2687:2687:2687))
        (PORT d[1] (1361:1361:1361) (1624:1624:1624))
        (PORT d[2] (975:975:975) (1134:1134:1134))
        (PORT d[3] (2243:2243:2243) (2603:2603:2603))
        (PORT d[4] (2578:2578:2578) (2986:2986:2986))
        (PORT d[5] (1336:1336:1336) (1546:1546:1546))
        (PORT d[6] (832:832:832) (966:966:966))
        (PORT d[7] (887:887:887) (1039:1039:1039))
        (PORT d[8] (1754:1754:1754) (2004:2004:2004))
        (PORT d[9] (1408:1408:1408) (1628:1628:1628))
        (PORT d[10] (1027:1027:1027) (1185:1185:1185))
        (PORT d[11] (1842:1842:1842) (2127:2127:2127))
        (PORT d[12] (859:859:859) (999:999:999))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (1941:1941:1941) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2117:2117:2117))
        (PORT clk (1828:1828:1828) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2593:2593:2593))
        (PORT d[1] (1967:1967:1967) (2318:2318:2318))
        (PORT d[2] (1882:1882:1882) (2202:2202:2202))
        (PORT d[3] (1821:1821:1821) (2156:2156:2156))
        (PORT d[4] (2187:2187:2187) (2561:2561:2561))
        (PORT d[5] (2667:2667:2667) (3105:3105:3105))
        (PORT d[6] (1793:1793:1793) (2101:2101:2101))
        (PORT d[7] (1520:1520:1520) (1791:1791:1791))
        (PORT d[8] (1808:1808:1808) (2123:2123:2123))
        (PORT d[9] (2385:2385:2385) (2712:2712:2712))
        (PORT d[10] (3003:3003:3003) (3454:3454:3454))
        (PORT d[11] (1278:1278:1278) (1501:1501:1501))
        (PORT d[12] (1673:1673:1673) (1969:1969:1969))
        (PORT clk (1826:1826:1826) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1617:1617:1617))
        (PORT clk (1826:1826:1826) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (2030:2030:2030))
        (PORT d[0] (1558:1558:1558) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1855:1855:1855))
        (PORT d[1] (1399:1399:1399) (1678:1678:1678))
        (PORT d[2] (1350:1350:1350) (1567:1567:1567))
        (PORT d[3] (969:969:969) (1161:1161:1161))
        (PORT d[4] (2393:2393:2393) (2828:2828:2828))
        (PORT d[5] (1471:1471:1471) (1704:1704:1704))
        (PORT d[6] (1875:1875:1875) (2201:2201:2201))
        (PORT d[7] (1056:1056:1056) (1227:1227:1227))
        (PORT d[8] (2212:2212:2212) (2600:2600:2600))
        (PORT d[9] (2128:2128:2128) (2435:2435:2435))
        (PORT d[10] (2626:2626:2626) (3050:3050:3050))
        (PORT d[11] (2981:2981:2981) (3455:3455:3455))
        (PORT d[12] (2563:2563:2563) (3021:3021:3021))
        (PORT clk (1352:1352:1352) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT d[0] (1383:1383:1383) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (638:638:638))
        (PORT datab (174:174:174) (236:236:236))
        (PORT datac (608:608:608) (682:682:682))
        (PORT datad (660:660:660) (760:760:760))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (931:931:931))
        (PORT datab (957:957:957) (1083:1083:1083))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (506:506:506) (617:617:617))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2136:2136:2136))
        (PORT clk (1506:1506:1506) (1644:1644:1644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (2305:2305:2305))
        (PORT d[1] (1831:1831:1831) (2118:2118:2118))
        (PORT d[2] (2295:2295:2295) (2668:2668:2668))
        (PORT d[3] (1355:1355:1355) (1611:1611:1611))
        (PORT d[4] (1883:1883:1883) (2186:2186:2186))
        (PORT d[5] (2240:2240:2240) (2594:2594:2594))
        (PORT d[6] (1898:1898:1898) (2221:2221:2221))
        (PORT d[7] (1463:1463:1463) (1713:1713:1713))
        (PORT d[8] (1252:1252:1252) (1473:1473:1473))
        (PORT d[9] (2920:2920:2920) (3371:3371:3371))
        (PORT d[10] (2689:2689:2689) (3115:3115:3115))
        (PORT d[11] (1570:1570:1570) (1827:1827:1827))
        (PORT d[12] (1603:1603:1603) (1832:1832:1832))
        (PORT clk (1504:1504:1504) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1200:1200:1200))
        (PORT clk (1504:1504:1504) (1642:1642:1642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1644:1644:1644))
        (PORT d[0] (1347:1347:1347) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1645:1645:1645))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2261:2261:2261))
        (PORT d[1] (1211:1211:1211) (1459:1459:1459))
        (PORT d[2] (1331:1331:1331) (1536:1536:1536))
        (PORT d[3] (1873:1873:1873) (2182:2182:2182))
        (PORT d[4] (2218:2218:2218) (2576:2576:2576))
        (PORT d[5] (1644:1644:1644) (1893:1893:1893))
        (PORT d[6] (2190:2190:2190) (2559:2559:2559))
        (PORT d[7] (2586:2586:2586) (3013:3013:3013))
        (PORT d[8] (1597:1597:1597) (1827:1827:1827))
        (PORT d[9] (3173:3173:3173) (3644:3644:3644))
        (PORT d[10] (2043:2043:2043) (2353:2353:2353))
        (PORT d[11] (1483:1483:1483) (1717:1717:1717))
        (PORT d[12] (2484:2484:2484) (2913:2913:2913))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (1233:1233:1233) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1709:1709:1709))
        (PORT clk (1719:1719:1719) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (3246:3246:3246))
        (PORT d[1] (1769:1769:1769) (2063:2063:2063))
        (PORT d[2] (1730:1730:1730) (2020:2020:2020))
        (PORT d[3] (1836:1836:1836) (2187:2187:2187))
        (PORT d[4] (2102:2102:2102) (2459:2459:2459))
        (PORT d[5] (2255:2255:2255) (2618:2618:2618))
        (PORT d[6] (1625:1625:1625) (1911:1911:1911))
        (PORT d[7] (1484:1484:1484) (1754:1754:1754))
        (PORT d[8] (1709:1709:1709) (1985:1985:1985))
        (PORT d[9] (2713:2713:2713) (3088:3088:3088))
        (PORT d[10] (2678:2678:2678) (3088:3088:3088))
        (PORT d[11] (1692:1692:1692) (2004:2004:2004))
        (PORT d[12] (1482:1482:1482) (1741:1741:1741))
        (PORT clk (1717:1717:1717) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1402:1402:1402))
        (PORT clk (1717:1717:1717) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1901:1901:1901))
        (PORT d[0] (1546:1546:1546) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2071:2071:2071))
        (PORT d[1] (1978:1978:1978) (2342:2342:2342))
        (PORT d[2] (999:999:999) (1167:1167:1167))
        (PORT d[3] (1523:1523:1523) (1787:1787:1787))
        (PORT d[4] (2931:2931:2931) (3435:3435:3435))
        (PORT d[5] (538:538:538) (639:639:639))
        (PORT d[6] (498:498:498) (585:585:585))
        (PORT d[7] (673:673:673) (787:787:787))
        (PORT d[8] (1005:1005:1005) (1170:1170:1170))
        (PORT d[9] (510:510:510) (599:599:599))
        (PORT d[10] (637:637:637) (747:747:747))
        (PORT d[11] (3354:3354:3354) (3880:3880:3880))
        (PORT d[12] (998:998:998) (1159:1159:1159))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (531:531:531) (578:578:578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (917:917:917))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (460:460:460) (526:526:526))
        (PORT datad (505:505:505) (615:615:615))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2221:2221:2221))
        (PORT clk (1803:1803:1803) (2010:2010:2010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2411:2411:2411))
        (PORT d[1] (1644:1644:1644) (1927:1927:1927))
        (PORT d[2] (2471:2471:2471) (2876:2876:2876))
        (PORT d[3] (1733:1733:1733) (2043:2043:2043))
        (PORT d[4] (1998:1998:1998) (2326:2326:2326))
        (PORT d[5] (2687:2687:2687) (3123:3123:3123))
        (PORT d[6] (2544:2544:2544) (2990:2990:2990))
        (PORT d[7] (1504:1504:1504) (1771:1771:1771))
        (PORT d[8] (2012:2012:2012) (2355:2355:2355))
        (PORT d[9] (3047:3047:3047) (3532:3532:3532))
        (PORT d[10] (2738:2738:2738) (3168:3168:3168))
        (PORT d[11] (1706:1706:1706) (2012:2012:2012))
        (PORT d[12] (2951:2951:2951) (3434:3434:3434))
        (PORT clk (1801:1801:1801) (2008:2008:2008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1587:1587:1587))
        (PORT clk (1801:1801:1801) (2008:2008:2008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (2010:2010:2010))
        (PORT d[0] (1674:1674:1674) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (3102:3102:3102))
        (PORT d[1] (1268:1268:1268) (1516:1516:1516))
        (PORT d[2] (2944:2944:2944) (3388:3388:3388))
        (PORT d[3] (2310:2310:2310) (2684:2684:2684))
        (PORT d[4] (2899:2899:2899) (3373:3373:3373))
        (PORT d[5] (2188:2188:2188) (2521:2521:2521))
        (PORT d[6] (2619:2619:2619) (3058:3058:3058))
        (PORT d[7] (2551:2551:2551) (2968:2968:2968))
        (PORT d[8] (2268:2268:2268) (2615:2615:2615))
        (PORT d[9] (3441:3441:3441) (3970:3970:3970))
        (PORT d[10] (1751:1751:1751) (2023:2023:2023))
        (PORT d[11] (2239:2239:2239) (2615:2615:2615))
        (PORT d[12] (2664:2664:2664) (3071:3071:3071))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (PORT d[0] (1078:1078:1078) (1239:1239:1239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1314:1314:1314))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2071:2071:2071))
        (PORT clk (1908:1908:1908) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2533:2533:2533))
        (PORT d[1] (1980:1980:1980) (2321:2321:2321))
        (PORT d[2] (2259:2259:2259) (2623:2623:2623))
        (PORT d[3] (1592:1592:1592) (1897:1897:1897))
        (PORT d[4] (2425:2425:2425) (2833:2833:2833))
        (PORT d[5] (2466:2466:2466) (2869:2869:2869))
        (PORT d[6] (1662:1662:1662) (1961:1961:1961))
        (PORT d[7] (2141:2141:2141) (2490:2490:2490))
        (PORT d[8] (2124:2124:2124) (2475:2475:2475))
        (PORT d[9] (2595:2595:2595) (3003:3003:3003))
        (PORT d[10] (2607:2607:2607) (3017:3017:3017))
        (PORT d[11] (1782:1782:1782) (2099:2099:2099))
        (PORT d[12] (2601:2601:2601) (3008:3008:3008))
        (PORT clk (1906:1906:1906) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1893:1893:1893))
        (PORT clk (1906:1906:1906) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (2110:2110:2110))
        (PORT d[0] (1963:1963:1963) (2186:2186:2186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (2111:2111:2111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2242:2242:2242))
        (PORT d[1] (1595:1595:1595) (1893:1893:1893))
        (PORT d[2] (1565:1565:1565) (1827:1827:1827))
        (PORT d[3] (1169:1169:1169) (1379:1379:1379))
        (PORT d[4] (2659:2659:2659) (3142:3142:3142))
        (PORT d[5] (2124:2124:2124) (2469:2469:2469))
        (PORT d[6] (2434:2434:2434) (2857:2857:2857))
        (PORT d[7] (1571:1571:1571) (1818:1818:1818))
        (PORT d[8] (2390:2390:2390) (2729:2729:2729))
        (PORT d[9] (3355:3355:3355) (3832:3832:3832))
        (PORT d[10] (1063:1063:1063) (1227:1227:1227))
        (PORT d[11] (2950:2950:2950) (3418:3418:3418))
        (PORT d[12] (1952:1952:1952) (2230:2230:2230))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (605:605:605) (689:689:689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1494:1494:1494) (1718:1718:1718))
        (PORT datac (161:161:161) (218:218:218))
        (PORT datad (806:806:806) (889:889:889))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (537:537:537) (643:643:643))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (741:741:741))
        (PORT datab (154:154:154) (201:201:201))
        (PORT datac (583:583:583) (694:694:694))
        (PORT datad (415:415:415) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (884:884:884) (999:999:999))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1584:1584:1584))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1267:1267:1267))
        (PORT clk (1566:1566:1566) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1292:1292:1292))
        (PORT d[1] (1770:1770:1770) (2063:2063:2063))
        (PORT d[2] (823:823:823) (954:954:954))
        (PORT d[3] (1639:1639:1639) (1884:1884:1884))
        (PORT d[4] (2121:2121:2121) (2471:2471:2471))
        (PORT d[5] (2035:2035:2035) (2356:2356:2356))
        (PORT d[6] (1951:1951:1951) (2276:2276:2276))
        (PORT d[7] (1066:1066:1066) (1263:1263:1263))
        (PORT d[8] (1951:1951:1951) (2262:2262:2262))
        (PORT d[9] (1454:1454:1454) (1686:1686:1686))
        (PORT d[10] (2271:2271:2271) (2599:2599:2599))
        (PORT d[11] (1801:1801:1801) (2107:2107:2107))
        (PORT d[12] (1486:1486:1486) (1705:1705:1705))
        (PORT clk (1564:1564:1564) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1066:1066:1066))
        (PORT clk (1564:1564:1564) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1719:1719:1719))
        (PORT d[0] (1268:1268:1268) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (960:960:960))
        (PORT d[1] (1456:1456:1456) (1700:1700:1700))
        (PORT d[2] (1279:1279:1279) (1490:1490:1490))
        (PORT d[3] (2129:2129:2129) (2444:2444:2444))
        (PORT d[4] (1867:1867:1867) (2181:2181:2181))
        (PORT d[5] (1002:1002:1002) (1143:1143:1143))
        (PORT d[6] (1946:1946:1946) (2265:2265:2265))
        (PORT d[7] (3307:3307:3307) (3846:3846:3846))
        (PORT d[8] (2414:2414:2414) (2823:2823:2823))
        (PORT d[9] (3584:3584:3584) (4115:4115:4115))
        (PORT d[10] (2205:2205:2205) (2527:2527:2527))
        (PORT d[11] (2300:2300:2300) (2634:2634:2634))
        (PORT d[12] (2521:2521:2521) (2950:2950:2950))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (1832:1832:1832) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1366:1366:1366))
        (PORT clk (1699:1699:1699) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3363:3363:3363))
        (PORT d[1] (1514:1514:1514) (1759:1759:1759))
        (PORT d[2] (1552:1552:1552) (1798:1798:1798))
        (PORT d[3] (1311:1311:1311) (1517:1517:1517))
        (PORT d[4] (2122:2122:2122) (2462:2462:2462))
        (PORT d[5] (1841:1841:1841) (2135:2135:2135))
        (PORT d[6] (1417:1417:1417) (1664:1664:1664))
        (PORT d[7] (1618:1618:1618) (1896:1896:1896))
        (PORT d[8] (1600:1600:1600) (1869:1869:1869))
        (PORT d[9] (1372:1372:1372) (1567:1567:1567))
        (PORT d[10] (2079:2079:2079) (2382:2382:2382))
        (PORT d[11] (1659:1659:1659) (1951:1951:1951))
        (PORT d[12] (1608:1608:1608) (1877:1877:1877))
        (PORT clk (1697:1697:1697) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (1197:1197:1197))
        (PORT clk (1697:1697:1697) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1699:1699:1699) (1867:1867:1867))
        (PORT d[0] (1370:1370:1370) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1700:1700:1700) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (358:358:358) (427:427:427))
        (PORT d[1] (776:776:776) (901:901:901))
        (PORT d[2] (709:709:709) (815:815:815))
        (PORT d[3] (989:989:989) (1146:1146:1146))
        (PORT d[4] (672:672:672) (778:778:778))
        (PORT d[5] (793:793:793) (906:906:906))
        (PORT d[6] (1574:1574:1574) (1840:1840:1840))
        (PORT d[7] (813:813:813) (944:944:944))
        (PORT d[8] (1789:1789:1789) (2084:2084:2084))
        (PORT d[9] (2624:2624:2624) (2996:2996:2996))
        (PORT d[10] (1343:1343:1343) (1541:1541:1541))
        (PORT d[11] (1780:1780:1780) (2023:2023:2023))
        (PORT d[12] (1904:1904:1904) (2248:2248:2248))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (379:379:379) (399:399:399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (510:510:510))
        (PORT datab (808:808:808) (925:925:925))
        (PORT datac (473:473:473) (544:544:544))
        (PORT datad (327:327:327) (394:394:394))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1391:1391:1391))
        (PORT clk (1233:1233:1233) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1487:1487:1487))
        (PORT d[1] (1716:1716:1716) (2000:2000:2000))
        (PORT d[2] (2652:2652:2652) (3092:3092:3092))
        (PORT d[3] (2097:2097:2097) (2374:2374:2374))
        (PORT d[4] (925:925:925) (1059:1059:1059))
        (PORT d[5] (1187:1187:1187) (1351:1351:1351))
        (PORT d[6] (1033:1033:1033) (1184:1184:1184))
        (PORT d[7] (1169:1169:1169) (1361:1361:1361))
        (PORT d[8] (1349:1349:1349) (1568:1568:1568))
        (PORT d[9] (2149:2149:2149) (2468:2468:2468))
        (PORT d[10] (1683:1683:1683) (1940:1940:1940))
        (PORT d[11] (2175:2175:2175) (2505:2505:2505))
        (PORT d[12] (2977:2977:2977) (3403:3403:3403))
        (PORT clk (1231:1231:1231) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1100:1100:1100))
        (PORT clk (1231:1231:1231) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1233:1233:1233) (1324:1324:1324))
        (PORT d[0] (1309:1309:1309) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1234:1234:1234) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (3310:3310:3310))
        (PORT d[1] (1763:1763:1763) (2047:2047:2047))
        (PORT d[2] (1492:1492:1492) (1743:1743:1743))
        (PORT d[3] (2514:2514:2514) (2885:2885:2885))
        (PORT d[4] (2668:2668:2668) (3084:3084:3084))
        (PORT d[5] (2042:2042:2042) (2364:2364:2364))
        (PORT d[6] (2416:2416:2416) (2820:2820:2820))
        (PORT d[7] (1995:1995:1995) (2302:2302:2302))
        (PORT d[8] (2555:2555:2555) (2974:2974:2974))
        (PORT d[9] (3418:3418:3418) (3920:3920:3920))
        (PORT d[10] (2207:2207:2207) (2530:2530:2530))
        (PORT d[11] (1992:1992:1992) (2306:2306:2306))
        (PORT d[12] (2204:2204:2204) (2538:2538:2538))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2365:2365:2365) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1616:1616:1616))
        (PORT clk (1401:1401:1401) (1517:1517:1517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1531:1531:1531))
        (PORT d[1] (2137:2137:2137) (2497:2497:2497))
        (PORT d[2] (2997:2997:2997) (3486:3486:3486))
        (PORT d[3] (2391:2391:2391) (2714:2714:2714))
        (PORT d[4] (2712:2712:2712) (3166:3166:3166))
        (PORT d[5] (1955:1955:1955) (2264:2264:2264))
        (PORT d[6] (1574:1574:1574) (1809:1809:1809))
        (PORT d[7] (1062:1062:1062) (1247:1247:1247))
        (PORT d[8] (1541:1541:1541) (1787:1787:1787))
        (PORT d[9] (2095:2095:2095) (2393:2393:2393))
        (PORT d[10] (2167:2167:2167) (2505:2505:2505))
        (PORT d[11] (1462:1462:1462) (1701:1701:1701))
        (PORT d[12] (1691:1691:1691) (1970:1970:1970))
        (PORT clk (1399:1399:1399) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1175:1175:1175))
        (PORT clk (1399:1399:1399) (1515:1515:1515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1517:1517:1517))
        (PORT d[0] (1313:1313:1313) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2300:2300:2300))
        (PORT d[1] (2706:2706:2706) (3132:3132:3132))
        (PORT d[2] (2039:2039:2039) (2367:2367:2367))
        (PORT d[3] (3065:3065:3065) (3518:3518:3518))
        (PORT d[4] (2563:2563:2563) (3001:3001:3001))
        (PORT d[5] (2191:2191:2191) (2560:2560:2560))
        (PORT d[6] (2877:2877:2877) (3300:3300:3300))
        (PORT d[7] (1354:1354:1354) (1575:1575:1575))
        (PORT d[8] (1926:1926:1926) (2241:2241:2241))
        (PORT d[9] (3204:3204:3204) (3678:3678:3678))
        (PORT d[10] (3306:3306:3306) (3840:3840:3840))
        (PORT d[11] (1956:1956:1956) (2270:2270:2270))
        (PORT d[12] (1238:1238:1238) (1444:1444:1444))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (1157:1157:1157) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (1570:1570:1570) (1817:1817:1817))
        (PORT datac (1400:1400:1400) (1600:1600:1600))
        (PORT datad (331:331:331) (399:399:399))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2224:2224:2224))
        (PORT clk (1708:1708:1708) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (3160:3160:3160))
        (PORT d[1] (1367:1367:1367) (1591:1591:1591))
        (PORT d[2] (1549:1549:1549) (1795:1795:1795))
        (PORT d[3] (2189:2189:2189) (2587:2587:2587))
        (PORT d[4] (1867:1867:1867) (2175:2175:2175))
        (PORT d[5] (1875:1875:1875) (2179:2179:2179))
        (PORT d[6] (1395:1395:1395) (1638:1638:1638))
        (PORT d[7] (1616:1616:1616) (1894:1894:1894))
        (PORT d[8] (1414:1414:1414) (1656:1656:1656))
        (PORT d[9] (2028:2028:2028) (2311:2311:2311))
        (PORT d[10] (2089:2089:2089) (2387:2387:2387))
        (PORT d[11] (1481:1481:1481) (1751:1751:1751))
        (PORT d[12] (1718:1718:1718) (1962:1962:1962))
        (PORT clk (1706:1706:1706) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1132:1132:1132))
        (PORT clk (1706:1706:1706) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1891:1891:1891))
        (PORT d[0] (1298:1298:1298) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (712:712:712) (833:833:833))
        (PORT d[1] (533:533:533) (630:630:630))
        (PORT d[2] (725:725:725) (842:842:842))
        (PORT d[3] (1011:1011:1011) (1181:1181:1181))
        (PORT d[4] (698:698:698) (801:801:801))
        (PORT d[5] (2839:2839:2839) (3285:3285:3285))
        (PORT d[6] (1422:1422:1422) (1668:1668:1668))
        (PORT d[7] (2753:2753:2753) (3201:3201:3201))
        (PORT d[8] (1769:1769:1769) (2064:2064:2064))
        (PORT d[9] (2603:2603:2603) (2973:2973:2973))
        (PORT d[10] (1363:1363:1363) (1565:1565:1565))
        (PORT d[11] (1471:1471:1471) (1681:1681:1681))
        (PORT d[12] (1755:1755:1755) (2086:2086:2086))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (975:975:975) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1390:1390:1390))
        (PORT clk (1333:1333:1333) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1284:1284:1284))
        (PORT d[1] (1534:1534:1534) (1784:1784:1784))
        (PORT d[2] (2644:2644:2644) (3077:3077:3077))
        (PORT d[3] (2770:2770:2770) (3148:3148:3148))
        (PORT d[4] (1123:1123:1123) (1287:1287:1287))
        (PORT d[5] (1363:1363:1363) (1551:1551:1551))
        (PORT d[6] (1764:1764:1764) (2034:2034:2034))
        (PORT d[7] (1029:1029:1029) (1208:1208:1208))
        (PORT d[8] (1166:1166:1166) (1361:1361:1361))
        (PORT d[9] (2134:2134:2134) (2449:2449:2449))
        (PORT d[10] (2380:2380:2380) (2744:2744:2744))
        (PORT d[11] (1996:1996:1996) (2306:2306:2306))
        (PORT d[12] (2800:2800:2800) (3207:3207:3207))
        (PORT clk (1331:1331:1331) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (974:974:974))
        (PORT clk (1331:1331:1331) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1427:1427:1427))
        (PORT d[0] (1184:1184:1184) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3500:3500:3500))
        (PORT d[1] (1930:1930:1930) (2234:2234:2234))
        (PORT d[2] (1659:1659:1659) (1921:1921:1921))
        (PORT d[3] (2690:2690:2690) (3088:3088:3088))
        (PORT d[4] (2857:2857:2857) (3300:3300:3300))
        (PORT d[5] (2222:2222:2222) (2570:2570:2570))
        (PORT d[6] (2391:2391:2391) (2779:2779:2779))
        (PORT d[7] (2173:2173:2173) (2499:2499:2499))
        (PORT d[8] (2677:2677:2677) (3102:3102:3102))
        (PORT d[9] (3590:3590:3590) (4112:4112:4112))
        (PORT d[10] (2389:2389:2389) (2741:2741:2741))
        (PORT d[11] (2298:2298:2298) (2651:2651:2651))
        (PORT d[12] (1404:1404:1404) (1635:1635:1635))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1179:1179:1179) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1440:1440:1440))
        (PORT clk (1173:1173:1173) (1207:1207:1207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1395:1395:1395))
        (PORT d[1] (1667:1667:1667) (1936:1936:1936))
        (PORT d[2] (2436:2436:2436) (2838:2838:2838))
        (PORT d[3] (1680:1680:1680) (1892:1892:1892))
        (PORT d[4] (1194:1194:1194) (1355:1355:1355))
        (PORT d[5] (1684:1684:1684) (1907:1907:1907))
        (PORT d[6] (922:922:922) (1056:1056:1056))
        (PORT d[7] (1723:1723:1723) (2001:2001:2001))
        (PORT d[8] (1135:1135:1135) (1311:1311:1311))
        (PORT d[9] (2283:2283:2283) (2625:2625:2625))
        (PORT d[10] (1152:1152:1152) (1323:1323:1323))
        (PORT d[11] (924:924:924) (1082:1082:1082))
        (PORT d[12] (1135:1135:1135) (1316:1316:1316))
        (PORT clk (1171:1171:1171) (1205:1205:1205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1150:1150:1150))
        (PORT clk (1171:1171:1171) (1205:1205:1205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1207:1207:1207))
        (PORT d[0] (1308:1308:1308) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1208:1208:1208))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2697:2697:2697))
        (PORT d[1] (1242:1242:1242) (1452:1452:1452))
        (PORT d[2] (1131:1131:1131) (1327:1327:1327))
        (PORT d[3] (1923:1923:1923) (2208:2208:2208))
        (PORT d[4] (2101:2101:2101) (2435:2435:2435))
        (PORT d[5] (2010:2010:2010) (2325:2325:2325))
        (PORT d[6] (1918:1918:1918) (2232:2232:2232))
        (PORT d[7] (1434:1434:1434) (1651:1651:1651))
        (PORT d[8] (1987:1987:1987) (2309:2309:2309))
        (PORT d[9] (2871:2871:2871) (3298:3298:3298))
        (PORT d[10] (2106:2106:2106) (2384:2384:2384))
        (PORT d[11] (2189:2189:2189) (2535:2535:2535))
        (PORT d[12] (1683:1683:1683) (1953:1953:1953))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (2037:2037:2037) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (627:627:627) (728:728:728))
        (PORT clk (1443:1443:1443) (1572:1572:1572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1288:1288:1288))
        (PORT d[1] (1347:1347:1347) (1557:1557:1557))
        (PORT d[2] (1290:1290:1290) (1481:1481:1481))
        (PORT d[3] (1605:1605:1605) (1881:1881:1881))
        (PORT d[4] (1009:1009:1009) (1171:1171:1171))
        (PORT d[5] (1653:1653:1653) (1908:1908:1908))
        (PORT d[6] (965:965:965) (1138:1138:1138))
        (PORT d[7] (1737:1737:1737) (2054:2054:2054))
        (PORT d[8] (1195:1195:1195) (1403:1403:1403))
        (PORT d[9] (2030:2030:2030) (2345:2345:2345))
        (PORT d[10] (941:941:941) (1081:1081:1081))
        (PORT d[11] (1121:1121:1121) (1301:1301:1301))
        (PORT d[12] (962:962:962) (1109:1109:1109))
        (PORT clk (1441:1441:1441) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (979:979:979))
        (PORT clk (1441:1441:1441) (1570:1570:1570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1572:1572:1572))
        (PORT d[0] (1186:1186:1186) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1543:1543:1543))
        (PORT d[1] (928:928:928) (1097:1097:1097))
        (PORT d[2] (917:917:917) (1072:1072:1072))
        (PORT d[3] (1592:1592:1592) (1837:1837:1837))
        (PORT d[4] (1642:1642:1642) (1901:1901:1901))
        (PORT d[5] (1516:1516:1516) (1776:1776:1776))
        (PORT d[6] (2041:2041:2041) (2392:2392:2392))
        (PORT d[7] (2743:2743:2743) (3198:3198:3198))
        (PORT d[8] (1967:1967:1967) (2298:2298:2298))
        (PORT d[9] (3180:3180:3180) (3653:3653:3653))
        (PORT d[10] (1854:1854:1854) (2125:2125:2125))
        (PORT d[11] (1717:1717:1717) (1957:1957:1957))
        (PORT d[12] (1975:1975:1975) (2335:2335:2335))
        (PORT clk (1331:1331:1331) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (PORT d[0] (1423:1423:1423) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1759:1759:1759))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datac (318:318:318) (388:388:388))
        (PORT datad (1367:1367:1367) (1569:1569:1569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (871:871:871))
        (PORT datab (328:328:328) (403:403:403))
        (PORT datac (1421:1421:1421) (1621:1621:1621))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (643:643:643))
        (PORT datab (177:177:177) (239:239:239))
        (PORT datac (280:280:280) (319:319:319))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1973:1973:1973))
        (PORT clk (1929:1929:1929) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2134:2134:2134))
        (PORT d[1] (1761:1761:1761) (2062:2062:2062))
        (PORT d[2] (2454:2454:2454) (2870:2870:2870))
        (PORT d[3] (2224:2224:2224) (2631:2631:2631))
        (PORT d[4] (2419:2419:2419) (2845:2845:2845))
        (PORT d[5] (2390:2390:2390) (2780:2780:2780))
        (PORT d[6] (1540:1540:1540) (1806:1806:1806))
        (PORT d[7] (1267:1267:1267) (1495:1495:1495))
        (PORT d[8] (1610:1610:1610) (1889:1889:1889))
        (PORT d[9] (2415:2415:2415) (2770:2770:2770))
        (PORT d[10] (2298:2298:2298) (2635:2635:2635))
        (PORT d[11] (1551:1551:1551) (1823:1823:1823))
        (PORT d[12] (2235:2235:2235) (2574:2574:2574))
        (PORT clk (1927:1927:1927) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1918:1918:1918))
        (PORT clk (1927:1927:1927) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2141:2141:2141))
        (PORT d[0] (1981:1981:1981) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1791:1791:1791))
        (PORT d[1] (1613:1613:1613) (1928:1928:1928))
        (PORT d[2] (1861:1861:1861) (2155:2155:2155))
        (PORT d[3] (1901:1901:1901) (2210:2210:2210))
        (PORT d[4] (2096:2096:2096) (2478:2478:2478))
        (PORT d[5] (2122:2122:2122) (2471:2471:2471))
        (PORT d[6] (1587:1587:1587) (1844:1844:1844))
        (PORT d[7] (1894:1894:1894) (2229:2229:2229))
        (PORT d[8] (1622:1622:1622) (1899:1899:1899))
        (PORT d[9] (1718:1718:1718) (1953:1953:1953))
        (PORT d[10] (2602:2602:2602) (3017:3017:3017))
        (PORT d[11] (2554:2554:2554) (2958:2958:2958))
        (PORT d[12] (1978:1978:1978) (2346:2346:2346))
        (PORT clk (1321:1321:1321) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (PORT d[0] (1830:1830:1830) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (2153:2153:2153))
        (PORT clk (1573:1573:1573) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1767:1767:1767))
        (PORT d[1] (1955:1955:1955) (2277:2277:2277))
        (PORT d[2] (2466:2466:2466) (2873:2873:2873))
        (PORT d[3] (1996:1996:1996) (2267:2267:2267))
        (PORT d[4] (2921:2921:2921) (3400:3400:3400))
        (PORT d[5] (2346:2346:2346) (2710:2710:2710))
        (PORT d[6] (1855:1855:1855) (2155:2155:2155))
        (PORT d[7] (1260:1260:1260) (1482:1482:1482))
        (PORT d[8] (1733:1733:1733) (2015:2015:2015))
        (PORT d[9] (3090:3090:3090) (3555:3555:3555))
        (PORT d[10] (2528:2528:2528) (2900:2900:2900))
        (PORT d[11] (1471:1471:1471) (1719:1719:1719))
        (PORT d[12] (2610:2610:2610) (2996:2996:2996))
        (PORT clk (1571:1571:1571) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1692:1692:1692))
        (PORT clk (1571:1571:1571) (1708:1708:1708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1710:1710:1710))
        (PORT d[0] (1802:1802:1802) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1711:1711:1711))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2552:2552:2552))
        (PORT d[1] (2129:2129:2129) (2464:2464:2464))
        (PORT d[2] (2984:2984:2984) (3441:3441:3441))
        (PORT d[3] (3643:3643:3643) (4182:4182:4182))
        (PORT d[4] (1996:1996:1996) (2352:2352:2352))
        (PORT d[5] (1758:1758:1758) (2048:2048:2048))
        (PORT d[6] (2357:2357:2357) (2714:2714:2714))
        (PORT d[7] (1700:1700:1700) (1972:1972:1972))
        (PORT d[8] (2191:2191:2191) (2553:2553:2553))
        (PORT d[9] (2643:2643:2643) (3035:3035:3035))
        (PORT d[10] (2541:2541:2541) (2951:2951:2951))
        (PORT d[11] (2408:2408:2408) (2780:2780:2780))
        (PORT d[12] (1478:1478:1478) (1738:1738:1738))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2797:2797:2797) (3131:3131:3131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (412:412:412))
        (PORT datab (866:866:866) (1004:1004:1004))
        (PORT datac (477:477:477) (558:558:558))
        (PORT datad (1221:1221:1221) (1408:1408:1408))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1666:1666:1666))
        (PORT clk (1816:1816:1816) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2603:2603:2603))
        (PORT d[1] (1969:1969:1969) (2318:2318:2318))
        (PORT d[2] (1892:1892:1892) (2214:2214:2214))
        (PORT d[3] (1818:1818:1818) (2158:2158:2158))
        (PORT d[4] (2030:2030:2030) (2387:2387:2387))
        (PORT d[5] (2836:2836:2836) (3299:3299:3299))
        (PORT d[6] (1792:1792:1792) (2100:2100:2100))
        (PORT d[7] (1277:1277:1277) (1512:1512:1512))
        (PORT d[8] (1974:1974:1974) (2311:2311:2311))
        (PORT d[9] (2267:2267:2267) (2583:2583:2583))
        (PORT d[10] (2744:2744:2744) (3169:3169:3169))
        (PORT d[11] (1427:1427:1427) (1678:1678:1678))
        (PORT d[12] (2099:2099:2099) (2429:2429:2429))
        (PORT clk (1814:1814:1814) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1435:1435:1435))
        (PORT clk (1814:1814:1814) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2013:2013:2013))
        (PORT d[0] (1567:1567:1567) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1649:1649:1649))
        (PORT d[1] (1591:1591:1591) (1904:1904:1904))
        (PORT d[2] (1186:1186:1186) (1380:1380:1380))
        (PORT d[3] (972:972:972) (1163:1163:1163))
        (PORT d[4] (2393:2393:2393) (2826:2826:2826))
        (PORT d[5] (1635:1635:1635) (1892:1892:1892))
        (PORT d[6] (1836:1836:1836) (2158:2158:2158))
        (PORT d[7] (2433:2433:2433) (2848:2848:2848))
        (PORT d[8] (2037:2037:2037) (2391:2391:2391))
        (PORT d[9] (2135:2135:2135) (2443:2443:2443))
        (PORT d[10] (2633:2633:2633) (3059:3059:3059))
        (PORT d[11] (2826:2826:2826) (3282:3282:3282))
        (PORT d[12] (3030:3030:3030) (3552:3552:3552))
        (PORT clk (1351:1351:1351) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT d[0] (1528:1528:1528) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1741:1741:1741))
        (PORT clk (1954:1954:1954) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (2149:2149:2149))
        (PORT d[1] (2216:2216:2216) (2571:2571:2571))
        (PORT d[2] (2290:2290:2290) (2672:2672:2672))
        (PORT d[3] (2206:2206:2206) (2616:2616:2616))
        (PORT d[4] (2468:2468:2468) (2872:2872:2872))
        (PORT d[5] (2423:2423:2423) (2817:2817:2817))
        (PORT d[6] (1904:1904:1904) (2224:2224:2224))
        (PORT d[7] (1270:1270:1270) (1503:1503:1503))
        (PORT d[8] (2115:2115:2115) (2465:2465:2465))
        (PORT d[9] (3197:3197:3197) (3696:3696:3696))
        (PORT d[10] (2825:2825:2825) (3252:3252:3252))
        (PORT d[11] (1482:1482:1482) (1746:1746:1746))
        (PORT d[12] (2312:2312:2312) (2674:2674:2674))
        (PORT clk (1952:1952:1952) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1624:1624:1624))
        (PORT clk (1952:1952:1952) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (2173:2173:2173))
        (PORT d[0] (1741:1741:1741) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2417:2417:2417))
        (PORT d[1] (1738:1738:1738) (2048:2048:2048))
        (PORT d[2] (2273:2273:2273) (2634:2634:2634))
        (PORT d[3] (1157:1157:1157) (1379:1379:1379))
        (PORT d[4] (2008:2008:2008) (2375:2375:2375))
        (PORT d[5] (1789:1789:1789) (2102:2102:2102))
        (PORT d[6] (1867:1867:1867) (2191:2191:2191))
        (PORT d[7] (2070:2070:2070) (2431:2431:2431))
        (PORT d[8] (1893:1893:1893) (2222:2222:2222))
        (PORT d[9] (1763:1763:1763) (2020:2020:2020))
        (PORT d[10] (2568:2568:2568) (2985:2985:2985))
        (PORT d[11] (2457:2457:2457) (2862:2862:2862))
        (PORT d[12] (2545:2545:2545) (2997:2997:2997))
        (PORT clk (1342:1342:1342) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT d[0] (1795:1795:1795) (1991:1991:1991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (471:471:471))
        (PORT datab (532:532:532) (638:638:638))
        (PORT datac (894:894:894) (1011:1011:1011))
        (PORT datad (988:988:988) (1128:1128:1128))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2205:2205:2205))
        (PORT clk (1610:1610:1610) (1762:1762:1762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1544:1544:1544))
        (PORT d[1] (1771:1771:1771) (2067:2067:2067))
        (PORT d[2] (2706:2706:2706) (3156:3156:3156))
        (PORT d[3] (2813:2813:2813) (3184:3184:3184))
        (PORT d[4] (2756:2756:2756) (3218:3218:3218))
        (PORT d[5] (2165:2165:2165) (2503:2503:2503))
        (PORT d[6] (1650:1650:1650) (1917:1917:1917))
        (PORT d[7] (1268:1268:1268) (1487:1487:1487))
        (PORT d[8] (1704:1704:1704) (1970:1970:1970))
        (PORT d[9] (2916:2916:2916) (3359:3359:3359))
        (PORT d[10] (2361:2361:2361) (2727:2727:2727))
        (PORT d[11] (1687:1687:1687) (1951:1951:1951))
        (PORT d[12] (2613:2613:2613) (2990:2990:2990))
        (PORT clk (1608:1608:1608) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1527:1527:1527))
        (PORT clk (1608:1608:1608) (1760:1760:1760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1762:1762:1762))
        (PORT d[0] (1517:1517:1517) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1763:1763:1763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2349:2349:2349))
        (PORT d[1] (1930:1930:1930) (2232:2232:2232))
        (PORT d[2] (2793:2793:2793) (3218:3218:3218))
        (PORT d[3] (3831:3831:3831) (4397:4397:4397))
        (PORT d[4] (1953:1953:1953) (2307:2307:2307))
        (PORT d[5] (2166:2166:2166) (2525:2525:2525))
        (PORT d[6] (2173:2173:2173) (2506:2506:2506))
        (PORT d[7] (1497:1497:1497) (1743:1743:1743))
        (PORT d[8] (2013:2013:2013) (2348:2348:2348))
        (PORT d[9] (2457:2457:2457) (2820:2820:2820))
        (PORT d[10] (2373:2373:2373) (2760:2760:2760))
        (PORT d[11] (2223:2223:2223) (2572:2572:2572))
        (PORT d[12] (1467:1467:1467) (1721:1721:1721))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2614:2614:2614) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1535:1535:1535))
        (PORT clk (1693:1693:1693) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (3361:3361:3361))
        (PORT d[1] (1378:1378:1378) (1608:1608:1608))
        (PORT d[2] (1669:1669:1669) (1928:1928:1928))
        (PORT d[3] (1457:1457:1457) (1678:1678:1678))
        (PORT d[4] (2092:2092:2092) (2424:2424:2424))
        (PORT d[5] (1856:1856:1856) (2152:2152:2152))
        (PORT d[6] (1747:1747:1747) (2044:2044:2044))
        (PORT d[7] (1057:1057:1057) (1249:1249:1249))
        (PORT d[8] (1745:1745:1745) (2027:2027:2027))
        (PORT d[9] (1220:1220:1220) (1393:1393:1393))
        (PORT d[10] (1296:1296:1296) (1482:1482:1482))
        (PORT d[11] (1615:1615:1615) (1894:1894:1894))
        (PORT d[12] (1895:1895:1895) (2163:2163:2163))
        (PORT clk (1691:1691:1691) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (695:695:695))
        (PORT clk (1691:1691:1691) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1693:1693:1693) (1860:1860:1860))
        (PORT d[0] (947:947:947) (988:988:988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1694:1694:1694) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (672:672:672) (784:784:784))
        (PORT d[1] (519:519:519) (619:619:619))
        (PORT d[2] (1439:1439:1439) (1664:1664:1664))
        (PORT d[3] (830:830:830) (970:970:970))
        (PORT d[4] (486:486:486) (565:565:565))
        (PORT d[5] (636:636:636) (734:734:734))
        (PORT d[6] (1577:1577:1577) (1847:1847:1847))
        (PORT d[7] (862:862:862) (979:979:979))
        (PORT d[8] (1950:1950:1950) (2268:2268:2268))
        (PORT d[9] (2633:2633:2633) (3005:3005:3005))
        (PORT d[10] (1272:1272:1272) (1462:1462:1462))
        (PORT d[11] (1801:1801:1801) (2050:2050:2050))
        (PORT d[12] (627:627:627) (724:724:724))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (1754:1754:1754) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1384:1384:1384))
        (PORT datab (513:513:513) (590:590:590))
        (PORT datac (478:478:478) (559:559:559))
        (PORT datad (322:322:322) (387:387:387))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1108:1108:1108))
        (PORT clk (1567:1567:1567) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1300:1300:1300))
        (PORT d[1] (1769:1769:1769) (2062:2062:2062))
        (PORT d[2] (980:980:980) (1137:1137:1137))
        (PORT d[3] (1315:1315:1315) (1518:1518:1518))
        (PORT d[4] (1952:1952:1952) (2281:2281:2281))
        (PORT d[5] (2023:2023:2023) (2343:2343:2343))
        (PORT d[6] (1787:1787:1787) (2089:2089:2089))
        (PORT d[7] (1046:1046:1046) (1237:1237:1237))
        (PORT d[8] (1931:1931:1931) (2236:2236:2236))
        (PORT d[9] (1260:1260:1260) (1454:1454:1454))
        (PORT d[10] (2270:2270:2270) (2598:2598:2598))
        (PORT d[11] (1790:1790:1790) (2093:2093:2093))
        (PORT d[12] (2234:2234:2234) (2545:2545:2545))
        (PORT clk (1565:1565:1565) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (890:890:890))
        (PORT clk (1565:1565:1565) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1720:1720:1720))
        (PORT d[0] (1132:1132:1132) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1721:1721:1721))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (953:953:953))
        (PORT d[1] (1631:1631:1631) (1901:1901:1901))
        (PORT d[2] (1286:1286:1286) (1498:1498:1498))
        (PORT d[3] (2135:2135:2135) (2450:2450:2450))
        (PORT d[4] (1863:1863:1863) (2174:2174:2174))
        (PORT d[5] (1001:1001:1001) (1142:1142:1142))
        (PORT d[6] (1955:1955:1955) (2278:2278:2278))
        (PORT d[7] (3311:3311:3311) (3853:3853:3853))
        (PORT d[8] (2569:2569:2569) (2996:2996:2996))
        (PORT d[9] (3749:3749:3749) (4301:4301:4301))
        (PORT d[10] (2223:2223:2223) (2549:2549:2549))
        (PORT d[11] (2307:2307:2307) (2643:2643:2643))
        (PORT d[12] (1749:1749:1749) (2070:2070:2070))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (1185:1185:1185) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1911:1911:1911))
        (PORT clk (1911:1911:1911) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2358:2358:2358))
        (PORT d[1] (1783:1783:1783) (2097:2097:2097))
        (PORT d[2] (2096:2096:2096) (2419:2419:2419))
        (PORT d[3] (2237:2237:2237) (2649:2649:2649))
        (PORT d[4] (2231:2231:2231) (2621:2621:2621))
        (PORT d[5] (2747:2747:2747) (3185:3185:3185))
        (PORT d[6] (1757:1757:1757) (2049:2049:2049))
        (PORT d[7] (1396:1396:1396) (1651:1651:1651))
        (PORT d[8] (1608:1608:1608) (1888:1888:1888))
        (PORT d[9] (2065:2065:2065) (2366:2366:2366))
        (PORT d[10] (2129:2129:2129) (2448:2448:2448))
        (PORT d[11] (1483:1483:1483) (1752:1752:1752))
        (PORT d[12] (2408:2408:2408) (2763:2763:2763))
        (PORT clk (1909:1909:1909) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1629:1629:1629))
        (PORT clk (1909:1909:1909) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2114:2114:2114))
        (PORT d[0] (1733:1733:1733) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1585:1585:1585))
        (PORT d[1] (1634:1634:1634) (1952:1952:1952))
        (PORT d[2] (1499:1499:1499) (1731:1731:1731))
        (PORT d[3] (1722:1722:1722) (2003:2003:2003))
        (PORT d[4] (2259:2259:2259) (2660:2660:2660))
        (PORT d[5] (2310:2310:2310) (2691:2691:2691))
        (PORT d[6] (1771:1771:1771) (2053:2053:2053))
        (PORT d[7] (2071:2071:2071) (2431:2431:2431))
        (PORT d[8] (1983:1983:1983) (2314:2314:2314))
        (PORT d[9] (1894:1894:1894) (2160:2160:2160))
        (PORT d[10] (2787:2787:2787) (3234:3234:3234))
        (PORT d[11] (1559:1559:1559) (1782:1782:1782))
        (PORT d[12] (2153:2153:2153) (2546:2546:2546))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (1145:1145:1145) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (718:718:718) (828:828:828))
        (PORT datac (481:481:481) (562:562:562))
        (PORT datad (1018:1018:1018) (1155:1155:1155))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[10\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (157:157:157) (214:214:214))
        (PORT datad (377:377:377) (424:424:424))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (398:398:398))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (587:587:587) (717:717:717))
        (PORT datad (535:535:535) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (233:233:233) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|red\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (928:928:928))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|red\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1584:1584:1584))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (480:480:480) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1449:1449:1449))
        (PORT clk (1257:1257:1257) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1454:1454:1454))
        (PORT d[1] (1720:1720:1720) (2007:2007:2007))
        (PORT d[2] (2639:2639:2639) (3077:3077:3077))
        (PORT d[3] (2776:2776:2776) (3154:3154:3154))
        (PORT d[4] (1114:1114:1114) (1277:1277:1277))
        (PORT d[5] (1188:1188:1188) (1351:1351:1351))
        (PORT d[6] (1769:1769:1769) (2037:2037:2037))
        (PORT d[7] (1011:1011:1011) (1188:1188:1188))
        (PORT d[8] (1331:1331:1331) (1546:1546:1546))
        (PORT d[9] (2080:2080:2080) (2389:2389:2389))
        (PORT d[10] (2574:2574:2574) (2971:2971:2971))
        (PORT d[11] (2168:2168:2168) (2498:2498:2498))
        (PORT d[12] (2971:2971:2971) (3397:3397:3397))
        (PORT clk (1255:1255:1255) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1098:1098:1098))
        (PORT clk (1255:1255:1255) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1355:1355:1355))
        (PORT d[0] (1285:1285:1285) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3317:3317:3317))
        (PORT d[1] (1760:1760:1760) (2044:2044:2044))
        (PORT d[2] (1509:1509:1509) (1764:1764:1764))
        (PORT d[3] (2532:2532:2532) (2907:2907:2907))
        (PORT d[4] (2680:2680:2680) (3096:3096:3096))
        (PORT d[5] (2215:2215:2215) (2563:2563:2563))
        (PORT d[6] (1661:1661:1661) (1940:1940:1940))
        (PORT d[7] (2001:2001:2001) (2308:2308:2308))
        (PORT d[8] (2551:2551:2551) (2965:2965:2965))
        (PORT d[9] (3572:3572:3572) (4093:4093:4093))
        (PORT d[10] (2381:2381:2381) (2732:2732:2732))
        (PORT d[11] (2557:2557:2557) (2950:2950:2950))
        (PORT d[12] (1553:1553:1553) (1799:1799:1799))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1519:1519:1519) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1750:1750:1750))
        (PORT clk (1913:1913:1913) (2114:2114:2114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2373:2373:2373))
        (PORT d[1] (2387:2387:2387) (2763:2763:2763))
        (PORT d[2] (2097:2097:2097) (2450:2450:2450))
        (PORT d[3] (2241:2241:2241) (2658:2658:2658))
        (PORT d[4] (2340:2340:2340) (2734:2734:2734))
        (PORT d[5] (2622:2622:2622) (3050:3050:3050))
        (PORT d[6] (2106:2106:2106) (2460:2460:2460))
        (PORT d[7] (1483:1483:1483) (1746:1746:1746))
        (PORT d[8] (1993:1993:1993) (2327:2327:2327))
        (PORT d[9] (2447:2447:2447) (2797:2797:2797))
        (PORT d[10] (2998:2998:2998) (3455:3455:3455))
        (PORT d[11] (1705:1705:1705) (2005:2005:2005))
        (PORT d[12] (2126:2126:2126) (2460:2460:2460))
        (PORT clk (1911:1911:1911) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2066:2066:2066))
        (PORT clk (1911:1911:1911) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2114:2114:2114))
        (PORT d[0] (2110:2110:2110) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2115:2115:2115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2628:2628:2628))
        (PORT d[1] (1937:1937:1937) (2286:2286:2286))
        (PORT d[2] (2409:2409:2409) (2790:2790:2790))
        (PORT d[3] (1359:1359:1359) (1611:1611:1611))
        (PORT d[4] (2205:2205:2205) (2614:2614:2614))
        (PORT d[5] (1442:1442:1442) (1671:1671:1671))
        (PORT d[6] (1853:1853:1853) (2176:2176:2176))
        (PORT d[7] (2255:2255:2255) (2645:2645:2645))
        (PORT d[8] (2052:2052:2052) (2393:2393:2393))
        (PORT d[9] (1117:1117:1117) (1282:1282:1282))
        (PORT d[10] (2442:2442:2442) (2841:2841:2841))
        (PORT d[11] (1309:1309:1309) (1505:1505:1505))
        (PORT d[12] (2367:2367:2367) (2796:2796:2796))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1342:1342:1342) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1870:1870:1870))
        (PORT clk (1973:1973:1973) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2416:2416:2416))
        (PORT d[1] (1790:1790:1790) (2102:2102:2102))
        (PORT d[2] (2107:2107:2107) (2463:2463:2463))
        (PORT d[3] (1427:1427:1427) (1700:1700:1700))
        (PORT d[4] (2030:2030:2030) (2379:2379:2379))
        (PORT d[5] (2350:2350:2350) (2747:2747:2747))
        (PORT d[6] (2197:2197:2197) (2597:2597:2597))
        (PORT d[7] (1337:1337:1337) (1587:1587:1587))
        (PORT d[8] (1802:1802:1802) (2128:2128:2128))
        (PORT d[9] (2842:2842:2842) (3298:3298:3298))
        (PORT d[10] (2405:2405:2405) (2786:2786:2786))
        (PORT d[11] (1724:1724:1724) (2033:2033:2033))
        (PORT d[12] (2787:2787:2787) (3253:3253:3253))
        (PORT clk (1971:1971:1971) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1750:1750:1750))
        (PORT clk (1971:1971:1971) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (2191:2191:2191))
        (PORT d[0] (1683:1683:1683) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (3317:3317:3317))
        (PORT d[1] (1472:1472:1472) (1752:1752:1752))
        (PORT d[2] (3270:3270:3270) (3752:3752:3752))
        (PORT d[3] (2671:2671:2671) (3095:3095:3095))
        (PORT d[4] (3078:3078:3078) (3575:3575:3575))
        (PORT d[5] (2374:2374:2374) (2738:2738:2738))
        (PORT d[6] (3103:3103:3103) (3608:3608:3608))
        (PORT d[7] (2749:2749:2749) (3188:3188:3188))
        (PORT d[8] (2436:2436:2436) (2807:2807:2807))
        (PORT d[9] (3617:3617:3617) (4164:4164:4164))
        (PORT d[10] (1892:1892:1892) (2177:2177:2177))
        (PORT d[11] (2394:2394:2394) (2780:2780:2780))
        (PORT d[12] (2862:2862:2862) (3298:3298:3298))
        (PORT clk (1257:1257:1257) (1283:1283:1283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (PORT d[0] (2993:2993:2993) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2520:2520:2520))
        (PORT clk (1691:1691:1691) (1869:1869:1869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2052:2052:2052))
        (PORT d[1] (2035:2035:2035) (2364:2364:2364))
        (PORT d[2] (2144:2144:2144) (2510:2510:2510))
        (PORT d[3] (1309:1309:1309) (1546:1546:1546))
        (PORT d[4] (1426:1426:1426) (1675:1675:1675))
        (PORT d[5] (2327:2327:2327) (2693:2693:2693))
        (PORT d[6] (2145:2145:2145) (2510:2510:2510))
        (PORT d[7] (1515:1515:1515) (1800:1800:1800))
        (PORT d[8] (1608:1608:1608) (1882:1882:1882))
        (PORT d[9] (2755:2755:2755) (3187:3187:3187))
        (PORT d[10] (2622:2622:2622) (3044:3044:3044))
        (PORT d[11] (1481:1481:1481) (1753:1753:1753))
        (PORT d[12] (1962:1962:1962) (2233:2233:2233))
        (PORT clk (1689:1689:1689) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1366:1366:1366))
        (PORT clk (1689:1689:1689) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1869:1869:1869))
        (PORT d[0] (1491:1491:1491) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1870:1870:1870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1870:1870:1870))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2661:2661:2661))
        (PORT d[1] (1465:1465:1465) (1720:1720:1720))
        (PORT d[2] (2121:2121:2121) (2431:2431:2431))
        (PORT d[3] (1857:1857:1857) (2156:2156:2156))
        (PORT d[4] (2374:2374:2374) (2770:2770:2770))
        (PORT d[5] (1837:1837:1837) (2128:2128:2128))
        (PORT d[6] (2289:2289:2289) (2678:2678:2678))
        (PORT d[7] (2276:2276:2276) (2639:2639:2639))
        (PORT d[8] (1729:1729:1729) (1975:1975:1975))
        (PORT d[9] (3424:3424:3424) (3945:3945:3945))
        (PORT d[10] (1834:1834:1834) (2126:2126:2126))
        (PORT d[11] (1895:1895:1895) (2203:2203:2203))
        (PORT d[12] (1724:1724:1724) (1971:1971:1971))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (2337:2337:2337) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1342:1342:1342))
        (PORT datab (408:408:408) (496:496:496))
        (PORT datac (475:475:475) (572:572:572))
        (PORT datad (1444:1444:1444) (1674:1674:1674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1603:1603:1603))
        (PORT datab (406:406:406) (494:494:494))
        (PORT datac (1019:1019:1019) (1169:1169:1169))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2086:2086:2086))
        (PORT clk (1708:1708:1708) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2173:2173:2173))
        (PORT d[1] (1806:1806:1806) (2120:2120:2120))
        (PORT d[2] (2353:2353:2353) (2752:2752:2752))
        (PORT d[3] (1375:1375:1375) (1639:1639:1639))
        (PORT d[4] (1796:1796:1796) (2096:2096:2096))
        (PORT d[5] (2305:2305:2305) (2687:2687:2687))
        (PORT d[6] (2541:2541:2541) (2973:2973:2973))
        (PORT d[7] (1682:1682:1682) (1989:1989:1989))
        (PORT d[8] (1450:1450:1450) (1716:1716:1716))
        (PORT d[9] (2690:2690:2690) (3102:3102:3102))
        (PORT d[10] (2601:2601:2601) (3012:3012:3012))
        (PORT d[11] (1627:1627:1627) (1912:1912:1912))
        (PORT d[12] (2163:2163:2163) (2448:2448:2448))
        (PORT clk (1706:1706:1706) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1555:1555:1555))
        (PORT clk (1706:1706:1706) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1708:1708:1708) (1887:1887:1887))
        (PORT d[0] (1659:1659:1659) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2550:2550:2550))
        (PORT d[1] (1355:1355:1355) (1615:1615:1615))
        (PORT d[2] (2435:2435:2435) (2810:2810:2810))
        (PORT d[3] (1900:1900:1900) (2210:2210:2210))
        (PORT d[4] (2499:2499:2499) (2911:2911:2911))
        (PORT d[5] (1700:1700:1700) (1970:1970:1970))
        (PORT d[6] (2377:2377:2377) (2786:2786:2786))
        (PORT d[7] (2162:2162:2162) (2523:2523:2523))
        (PORT d[8] (2183:2183:2183) (2511:2511:2511))
        (PORT d[9] (3157:3157:3157) (3639:3639:3639))
        (PORT d[10] (1811:1811:1811) (2090:2090:2090))
        (PORT d[11] (1822:1822:1822) (2125:2125:2125))
        (PORT d[12] (2262:2262:2262) (2610:2610:2610))
        (PORT clk (1320:1320:1320) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (PORT d[0] (1946:1946:1946) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2227:2227:2227))
        (PORT clk (1932:1932:1932) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (2046:2046:2046))
        (PORT d[1] (1778:1778:1778) (2086:2086:2086))
        (PORT d[2] (2417:2417:2417) (2778:2778:2778))
        (PORT d[3] (2194:2194:2194) (2595:2595:2595))
        (PORT d[4] (2422:2422:2422) (2849:2849:2849))
        (PORT d[5] (3074:3074:3074) (3553:3553:3553))
        (PORT d[6] (1604:1604:1604) (1879:1879:1879))
        (PORT d[7] (1287:1287:1287) (1518:1518:1518))
        (PORT d[8] (1617:1617:1617) (1892:1892:1892))
        (PORT d[9] (2413:2413:2413) (2767:2767:2767))
        (PORT d[10] (2310:2310:2310) (2656:2656:2656))
        (PORT d[11] (1544:1544:1544) (1820:1820:1820))
        (PORT d[12] (1800:1800:1800) (2107:2107:2107))
        (PORT clk (1930:1930:1930) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1567:1567:1567))
        (PORT clk (1930:1930:1930) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (2151:2151:2151))
        (PORT d[0] (1682:1682:1682) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2152:2152:2152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1830:1830:1830))
        (PORT d[1] (1618:1618:1618) (1930:1930:1930))
        (PORT d[2] (1719:1719:1719) (2004:2004:2004))
        (PORT d[3] (1921:1921:1921) (2237:2237:2237))
        (PORT d[4] (1968:1968:1968) (2329:2329:2329))
        (PORT d[5] (1936:1936:1936) (2257:2257:2257))
        (PORT d[6] (1579:1579:1579) (1836:1836:1836))
        (PORT d[7] (1685:1685:1685) (1986:1986:1986))
        (PORT d[8] (1614:1614:1614) (1890:1890:1890))
        (PORT d[9] (1886:1886:1886) (2142:2142:2142))
        (PORT d[10] (2423:2423:2423) (2811:2811:2811))
        (PORT d[11] (2264:2264:2264) (2633:2633:2633))
        (PORT d[12] (1956:1956:1956) (2319:2319:2319))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (1678:1678:1678) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1862:1862:1862))
        (PORT clk (1470:1470:1470) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2096:2096:2096))
        (PORT d[1] (1714:1714:1714) (1989:1989:1989))
        (PORT d[2] (2480:2480:2480) (2878:2878:2878))
        (PORT d[3] (1330:1330:1330) (1576:1576:1576))
        (PORT d[4] (1701:1701:1701) (1980:1980:1980))
        (PORT d[5] (2205:2205:2205) (2546:2546:2546))
        (PORT d[6] (1235:1235:1235) (1446:1446:1446))
        (PORT d[7] (1862:1862:1862) (2202:2202:2202))
        (PORT d[8] (1205:1205:1205) (1426:1426:1426))
        (PORT d[9] (2570:2570:2570) (2969:2969:2969))
        (PORT d[10] (2591:2591:2591) (3003:3003:3003))
        (PORT d[11] (1389:1389:1389) (1625:1625:1625))
        (PORT d[12] (1452:1452:1452) (1661:1661:1661))
        (PORT clk (1468:1468:1468) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1378:1378:1378))
        (PORT clk (1468:1468:1468) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1613:1613:1613))
        (PORT d[0] (1525:1525:1525) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2057:2057:2057))
        (PORT d[1] (1148:1148:1148) (1370:1370:1370))
        (PORT d[2] (1504:1504:1504) (1730:1730:1730))
        (PORT d[3] (1675:1675:1675) (1952:1952:1952))
        (PORT d[4] (2018:2018:2018) (2346:2346:2346))
        (PORT d[5] (1451:1451:1451) (1669:1669:1669))
        (PORT d[6] (2027:2027:2027) (2375:2375:2375))
        (PORT d[7] (2390:2390:2390) (2792:2792:2792))
        (PORT d[8] (1368:1368:1368) (1580:1580:1580))
        (PORT d[9] (3018:3018:3018) (3469:3469:3469))
        (PORT d[10] (2106:2106:2106) (2436:2436:2436))
        (PORT d[11] (1559:1559:1559) (1782:1782:1782))
        (PORT d[12] (2313:2313:2313) (2719:2719:2719))
        (PORT clk (1350:1350:1350) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (PORT d[0] (1420:1420:1420) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1478:1478:1478))
        (PORT clk (1565:1565:1565) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1278:1278:1278))
        (PORT d[1] (1761:1761:1761) (2052:2052:2052))
        (PORT d[2] (988:988:988) (1146:1146:1146))
        (PORT d[3] (1314:1314:1314) (1517:1517:1517))
        (PORT d[4] (1951:1951:1951) (2280:2280:2280))
        (PORT d[5] (1861:1861:1861) (2159:2159:2159))
        (PORT d[6] (1786:1786:1786) (2088:2088:2088))
        (PORT d[7] (1034:1034:1034) (1224:1224:1224))
        (PORT d[8] (1932:1932:1932) (2241:2241:2241))
        (PORT d[9] (1259:1259:1259) (1453:1453:1453))
        (PORT d[10] (1952:1952:1952) (2245:2245:2245))
        (PORT d[11] (1783:1783:1783) (2085:2085:2085))
        (PORT d[12] (2070:2070:2070) (2360:2360:2360))
        (PORT clk (1563:1563:1563) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (871:871:871))
        (PORT clk (1563:1563:1563) (1717:1717:1717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1719:1719:1719))
        (PORT d[0] (1095:1095:1095) (1164:1164:1164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1720:1720:1720))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2471:2471:2471))
        (PORT d[1] (1645:1645:1645) (1918:1918:1918))
        (PORT d[2] (1297:1297:1297) (1514:1514:1514))
        (PORT d[3] (2133:2133:2133) (2449:2449:2449))
        (PORT d[4] (1865:1865:1865) (2177:2177:2177))
        (PORT d[5] (995:995:995) (1135:1135:1135))
        (PORT d[6] (1960:1960:1960) (2290:2290:2290))
        (PORT d[7] (3487:3487:3487) (4054:4054:4054))
        (PORT d[8] (2572:2572:2572) (2997:2997:2997))
        (PORT d[9] (3764:3764:3764) (4318:4318:4318))
        (PORT d[10] (1527:1527:1527) (1747:1747:1747))
        (PORT d[11] (2306:2306:2306) (2638:2638:2638))
        (PORT d[12] (1922:1922:1922) (2262:2262:2262))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (1000:1000:1000) (1088:1088:1088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (608:608:608))
        (PORT datab (846:846:846) (975:975:975))
        (PORT datac (476:476:476) (576:576:576))
        (PORT datad (723:723:723) (817:817:817))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1449:1449:1449))
        (PORT datab (496:496:496) (594:594:594))
        (PORT datac (1565:1565:1565) (1768:1768:1768))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1858:1858:1858))
        (PORT clk (1493:1493:1493) (1627:1627:1627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2124:2124:2124))
        (PORT d[1] (1553:1553:1553) (1804:1804:1804))
        (PORT d[2] (2301:2301:2301) (2666:2666:2666))
        (PORT d[3] (1344:1344:1344) (1596:1596:1596))
        (PORT d[4] (1713:1713:1713) (1993:1993:1993))
        (PORT d[5] (2227:2227:2227) (2579:2579:2579))
        (PORT d[6] (2114:2114:2114) (2480:2480:2480))
        (PORT d[7] (1886:1886:1886) (2229:2229:2229))
        (PORT d[8] (1241:1241:1241) (1459:1459:1459))
        (PORT d[9] (3136:3136:3136) (3625:3625:3625))
        (PORT d[10] (2688:2688:2688) (3114:3114:3114))
        (PORT d[11] (1593:1593:1593) (1859:1859:1859))
        (PORT d[12] (1602:1602:1602) (1832:1832:1832))
        (PORT clk (1491:1491:1491) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1206:1206:1206))
        (PORT clk (1491:1491:1491) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1627:1627:1627))
        (PORT d[0] (1368:1368:1368) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1628:1628:1628))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2066:2066:2066))
        (PORT d[1] (1419:1419:1419) (1663:1663:1663))
        (PORT d[2] (1334:1334:1334) (1540:1540:1540))
        (PORT d[3] (1700:1700:1700) (1982:1982:1982))
        (PORT d[4] (2220:2220:2220) (2580:2580:2580))
        (PORT d[5] (1643:1643:1643) (1892:1892:1892))
        (PORT d[6] (2011:2011:2011) (2353:2353:2353))
        (PORT d[7] (2423:2423:2423) (2833:2833:2833))
        (PORT d[8] (1188:1188:1188) (1370:1370:1370))
        (PORT d[9] (2872:2872:2872) (3315:3315:3315))
        (PORT d[10] (1950:1950:1950) (2263:2263:2263))
        (PORT d[11] (1152:1152:1152) (1336:1336:1336))
        (PORT d[12] (1227:1227:1227) (1421:1421:1421))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (1234:1234:1234) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (2062:2062:2062))
        (PORT clk (1918:1918:1918) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2418:2418:2418))
        (PORT d[1] (1631:1631:1631) (1912:1912:1912))
        (PORT d[2] (2470:2470:2470) (2877:2877:2877))
        (PORT d[3] (1237:1237:1237) (1476:1476:1476))
        (PORT d[4] (2118:2118:2118) (2453:2453:2453))
        (PORT d[5] (2538:2538:2538) (2959:2959:2959))
        (PORT d[6] (2534:2534:2534) (2982:2982:2982))
        (PORT d[7] (1506:1506:1506) (1777:1777:1777))
        (PORT d[8] (1982:1982:1982) (2334:2334:2334))
        (PORT d[9] (3047:3047:3047) (3533:3533:3533))
        (PORT d[10] (2575:2575:2575) (2982:2982:2982))
        (PORT d[11] (1890:1890:1890) (2216:2216:2216))
        (PORT d[12] (2950:2950:2950) (3433:3433:3433))
        (PORT clk (1916:1916:1916) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1753:1753:1753))
        (PORT clk (1916:1916:1916) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (2140:2140:2140))
        (PORT d[0] (1675:1675:1675) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (3123:3123:3123))
        (PORT d[1] (1283:1283:1283) (1536:1536:1536))
        (PORT d[2] (2980:2980:2980) (3426:3426:3426))
        (PORT d[3] (2489:2489:2489) (2889:2889:2889))
        (PORT d[4] (2900:2900:2900) (3373:3373:3373))
        (PORT d[5] (2202:2202:2202) (2541:2541:2541))
        (PORT d[6] (2633:2633:2633) (3079:3079:3079))
        (PORT d[7] (2563:2563:2563) (2980:2980:2980))
        (PORT d[8] (2263:2263:2263) (2610:2610:2610))
        (PORT d[9] (3318:3318:3318) (3822:3822:3822))
        (PORT d[10] (1743:1743:1743) (2011:2011:2011))
        (PORT d[11] (2213:2213:2213) (2572:2572:2572))
        (PORT d[12] (2672:2672:2672) (3080:3080:3080))
        (PORT clk (1284:1284:1284) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (PORT d[0] (1085:1085:1085) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1876:1876:1876))
        (PORT clk (1517:1517:1517) (1659:1659:1659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2316:2316:2316))
        (PORT d[1] (1709:1709:1709) (1987:1987:1987))
        (PORT d[2] (2284:2284:2284) (2658:2658:2658))
        (PORT d[3] (1109:1109:1109) (1305:1305:1305))
        (PORT d[4] (1901:1901:1901) (2208:2208:2208))
        (PORT d[5] (2261:2261:2261) (2623:2623:2623))
        (PORT d[6] (2293:2293:2293) (2683:2683:2683))
        (PORT d[7] (1616:1616:1616) (1891:1891:1891))
        (PORT d[8] (1430:1430:1430) (1679:1679:1679))
        (PORT d[9] (2950:2950:2950) (3413:3413:3413))
        (PORT d[10] (2604:2604:2604) (3008:3008:3008))
        (PORT d[11] (1565:1565:1565) (1842:1842:1842))
        (PORT d[12] (1781:1781:1781) (2039:2039:2039))
        (PORT clk (1515:1515:1515) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1525:1525:1525))
        (PORT clk (1515:1515:1515) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1659:1659:1659))
        (PORT d[0] (1660:1660:1660) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1660:1660:1660))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2266:2266:2266))
        (PORT d[1] (1336:1336:1336) (1593:1593:1593))
        (PORT d[2] (954:954:954) (1129:1129:1129))
        (PORT d[3] (1902:1902:1902) (2218:2218:2218))
        (PORT d[4] (2222:2222:2222) (2583:2583:2583))
        (PORT d[5] (1805:1805:1805) (2072:2072:2072))
        (PORT d[6] (2213:2213:2213) (2590:2590:2590))
        (PORT d[7] (2592:2592:2592) (3020:3020:3020))
        (PORT d[8] (1317:1317:1317) (1514:1514:1514))
        (PORT d[9] (2931:2931:2931) (3379:3379:3379))
        (PORT d[10] (2072:2072:2072) (2386:2386:2386))
        (PORT d[11] (1654:1654:1654) (1911:1911:1911))
        (PORT d[12] (1233:1233:1233) (1430:1430:1430))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (1056:1056:1056) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1953:1953:1953))
        (PORT clk (1672:1672:1672) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1937:1937:1937))
        (PORT d[1] (1911:1911:1911) (2235:2235:2235))
        (PORT d[2] (2874:2874:2874) (3351:3351:3351))
        (PORT d[3] (2166:2166:2166) (2460:2460:2460))
        (PORT d[4] (2431:2431:2431) (2850:2850:2850))
        (PORT d[5] (2153:2153:2153) (2493:2493:2493))
        (PORT d[6] (1621:1621:1621) (1873:1873:1873))
        (PORT d[7] (1269:1269:1269) (1488:1488:1488))
        (PORT d[8] (1711:1711:1711) (1977:1977:1977))
        (PORT d[9] (2895:2895:2895) (3330:3330:3330))
        (PORT d[10] (2892:2892:2892) (3333:3333:3333))
        (PORT d[11] (1682:1682:1682) (1945:1945:1945))
        (PORT d[12] (2432:2432:2432) (2793:2793:2793))
        (PORT clk (1670:1670:1670) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1422:1422:1422))
        (PORT clk (1670:1670:1670) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1836:1836:1836))
        (PORT d[0] (1554:1554:1554) (1698:1698:1698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1673:1673:1673) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1818:1818:1818) (2119:2119:2119))
        (PORT d[1] (1927:1927:1927) (2220:2220:2220))
        (PORT d[2] (2797:2797:2797) (3225:3225:3225))
        (PORT d[3] (3834:3834:3834) (4397:4397:4397))
        (PORT d[4] (1964:1964:1964) (2318:2318:2318))
        (PORT d[5] (2147:2147:2147) (2499:2499:2499))
        (PORT d[6] (2144:2144:2144) (2470:2470:2470))
        (PORT d[7] (1248:1248:1248) (1466:1466:1466))
        (PORT d[8] (1859:1859:1859) (2172:2172:2172))
        (PORT d[9] (2425:2425:2425) (2773:2773:2773))
        (PORT d[10] (2459:2459:2459) (2850:2850:2850))
        (PORT d[11] (2034:2034:2034) (2354:2354:2354))
        (PORT d[12] (1468:1468:1468) (1722:1722:1722))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2252:2252:2252) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1031:1031:1031))
        (PORT datab (501:501:501) (600:600:600))
        (PORT datac (1811:1811:1811) (2083:2083:2083))
        (PORT datad (387:387:387) (465:465:465))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1095:1095:1095))
        (PORT datab (1061:1061:1061) (1216:1216:1216))
        (PORT datac (485:485:485) (583:583:583))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (629:629:629))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (522:522:522) (614:614:614))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1810:1810:1810))
        (PORT clk (1987:1987:1987) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2269:2269:2269))
        (PORT d[1] (2029:2029:2029) (2360:2360:2360))
        (PORT d[2] (2478:2478:2478) (2885:2885:2885))
        (PORT d[3] (1864:1864:1864) (2221:2221:2221))
        (PORT d[4] (2283:2283:2283) (2663:2663:2663))
        (PORT d[5] (2452:2452:2452) (2852:2852:2852))
        (PORT d[6] (1805:1805:1805) (2118:2118:2118))
        (PORT d[7] (1326:1326:1326) (1565:1565:1565))
        (PORT d[8] (1978:1978:1978) (2307:2307:2307))
        (PORT d[9] (3015:3015:3015) (3494:3494:3494))
        (PORT d[10] (2664:2664:2664) (3072:3072:3072))
        (PORT d[11] (1334:1334:1334) (1581:1581:1581))
        (PORT d[12] (2129:2129:2129) (2454:2454:2454))
        (PORT clk (1985:1985:1985) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1582:1582:1582))
        (PORT clk (1985:1985:1985) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2213:2213:2213))
        (PORT d[0] (1698:1698:1698) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2182:2182:2182))
        (PORT d[1] (1582:1582:1582) (1876:1876:1876))
        (PORT d[2] (1942:1942:1942) (2265:2265:2265))
        (PORT d[3] (1160:1160:1160) (1373:1373:1373))
        (PORT d[4] (1994:1994:1994) (2355:2355:2355))
        (PORT d[5] (1705:1705:1705) (2006:2006:2006))
        (PORT d[6] (1797:1797:1797) (2098:2098:2098))
        (PORT d[7] (1898:1898:1898) (2239:2239:2239))
        (PORT d[8] (1696:1696:1696) (1992:1992:1992))
        (PORT d[9] (1592:1592:1592) (1824:1824:1824))
        (PORT d[10] (2266:2266:2266) (2641:2641:2641))
        (PORT d[11] (2282:2282:2282) (2665:2665:2665))
        (PORT d[12] (2169:2169:2169) (2569:2569:2569))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (1430:1430:1430) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1761:1761:1761))
        (PORT clk (1739:1739:1739) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1755:1755:1755))
        (PORT d[1] (1744:1744:1744) (2041:2041:2041))
        (PORT d[2] (2689:2689:2689) (3141:3141:3141))
        (PORT d[3] (2344:2344:2344) (2661:2661:2661))
        (PORT d[4] (2594:2594:2594) (3035:3035:3035))
        (PORT d[5] (2180:2180:2180) (2525:2525:2525))
        (PORT d[6] (1640:1640:1640) (1897:1897:1897))
        (PORT d[7] (2150:2150:2150) (2462:2462:2462))
        (PORT d[8] (1565:1565:1565) (1819:1819:1819))
        (PORT d[9] (2712:2712:2712) (3127:3127:3127))
        (PORT d[10] (2719:2719:2719) (3141:3141:3141))
        (PORT d[11] (1445:1445:1445) (1685:1685:1685))
        (PORT d[12] (2582:2582:2582) (2958:2958:2958))
        (PORT clk (1737:1737:1737) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1523:1523:1523))
        (PORT clk (1737:1737:1737) (1917:1917:1917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1919:1919:1919))
        (PORT d[0] (1510:1510:1510) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1740:1740:1740) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2330:2330:2330))
        (PORT d[1] (1728:1728:1728) (2000:2000:2000))
        (PORT d[2] (2612:2612:2612) (3015:3015:3015))
        (PORT d[3] (4019:4019:4019) (4607:4607:4607))
        (PORT d[4] (2272:2272:2272) (2663:2663:2663))
        (PORT d[5] (1820:1820:1820) (2133:2133:2133))
        (PORT d[6] (2134:2134:2134) (2458:2458:2458))
        (PORT d[7] (1415:1415:1415) (1651:1651:1651))
        (PORT d[8] (1652:1652:1652) (1931:1931:1931))
        (PORT d[9] (2483:2483:2483) (2851:2851:2851))
        (PORT d[10] (2339:2339:2339) (2718:2718:2718))
        (PORT d[11] (2138:2138:2138) (2479:2479:2479))
        (PORT d[12] (1935:1935:1935) (2275:2275:2275))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2154:2154:2154) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1576:1576:1576))
        (PORT clk (1801:1801:1801) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2601:2601:2601))
        (PORT d[1] (1977:1977:1977) (2326:2326:2326))
        (PORT d[2] (2024:2024:2024) (2353:2353:2353))
        (PORT d[3] (1998:1998:1998) (2367:2367:2367))
        (PORT d[4] (2313:2313:2313) (2702:2702:2702))
        (PORT d[5] (2843:2843:2843) (3306:3306:3306))
        (PORT d[6] (1799:1799:1799) (2112:2112:2112))
        (PORT d[7] (1679:1679:1679) (1969:1969:1969))
        (PORT d[8] (2000:2000:2000) (2347:2347:2347))
        (PORT d[9] (2101:2101:2101) (2397:2397:2397))
        (PORT d[10] (2897:2897:2897) (3340:3340:3340))
        (PORT d[11] (1277:1277:1277) (1508:1508:1508))
        (PORT d[12] (1674:1674:1674) (1972:1972:1972))
        (PORT clk (1799:1799:1799) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1313:1313:1313))
        (PORT clk (1799:1799:1799) (1992:1992:1992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1994:1994:1994))
        (PORT d[0] (1447:1447:1447) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1600:1600:1600))
        (PORT d[1] (2111:2111:2111) (2484:2484:2484))
        (PORT d[2] (1197:1197:1197) (1395:1395:1395))
        (PORT d[3] (1000:1000:1000) (1200:1200:1200))
        (PORT d[4] (2175:2175:2175) (2565:2565:2565))
        (PORT d[5] (1648:1648:1648) (1907:1907:1907))
        (PORT d[6] (1826:1826:1826) (2146:2146:2146))
        (PORT d[7] (2427:2427:2427) (2835:2835:2835))
        (PORT d[8] (2204:2204:2204) (2585:2585:2585))
        (PORT d[9] (2149:2149:2149) (2463:2463:2463))
        (PORT d[10] (2634:2634:2634) (3059:3059:3059))
        (PORT d[11] (2985:2985:2985) (3466:3466:3466))
        (PORT d[12] (2863:2863:2863) (3355:3355:3355))
        (PORT clk (1350:1350:1350) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1380:1380:1380))
        (PORT d[0] (1056:1056:1056) (1173:1173:1173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1723:1723:1723))
        (PORT clk (1606:1606:1606) (1773:1773:1773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3697:3697:3697))
        (PORT d[1] (2134:2134:2134) (2472:2472:2472))
        (PORT d[2] (1724:1724:1724) (2003:2003:2003))
        (PORT d[3] (1742:1742:1742) (2059:2059:2059))
        (PORT d[4] (1886:1886:1886) (2201:2201:2201))
        (PORT d[5] (2441:2441:2441) (2839:2839:2839))
        (PORT d[6] (1986:1986:1986) (2326:2326:2326))
        (PORT d[7] (1249:1249:1249) (1475:1475:1475))
        (PORT d[8] (1411:1411:1411) (1658:1658:1658))
        (PORT d[9] (2730:2730:2730) (3164:3164:3164))
        (PORT d[10] (2234:2234:2234) (2592:2592:2592))
        (PORT d[11] (2045:2045:2045) (2406:2406:2406))
        (PORT d[12] (2829:2829:2829) (3252:3252:3252))
        (PORT clk (1604:1604:1604) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1108:1108:1108))
        (PORT clk (1604:1604:1604) (1771:1771:1771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1773:1773:1773))
        (PORT d[0] (1306:1306:1306) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2870:2870:2870))
        (PORT d[1] (1380:1380:1380) (1646:1646:1646))
        (PORT d[2] (962:962:962) (1114:1114:1114))
        (PORT d[3] (2266:2266:2266) (2630:2630:2630))
        (PORT d[4] (2694:2694:2694) (3113:3113:3113))
        (PORT d[5] (1378:1378:1378) (1598:1598:1598))
        (PORT d[6] (699:699:699) (816:816:816))
        (PORT d[7] (733:733:733) (865:865:865))
        (PORT d[8] (1658:1658:1658) (1897:1897:1897))
        (PORT d[9] (1386:1386:1386) (1603:1603:1603))
        (PORT d[10] (2484:2484:2484) (2867:2867:2867))
        (PORT d[11] (2019:2019:2019) (2335:2335:2335))
        (PORT d[12] (852:852:852) (995:995:995))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (849:849:849) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (897:897:897))
        (PORT datab (402:402:402) (490:490:490))
        (PORT datac (481:481:481) (579:579:579))
        (PORT datad (445:445:445) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1546:1546:1546) (1741:1741:1741))
        (PORT datab (401:401:401) (489:489:489))
        (PORT datac (2045:2045:2045) (2359:2359:2359))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (499:499:499) (607:607:607))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|r\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (718:718:718))
        (PORT datab (152:152:152) (200:200:200))
        (PORT datac (579:579:579) (706:706:706))
        (PORT datad (339:339:339) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (283:283:283) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (982:982:982))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1805:1805:1805))
        (PORT clk (1741:1741:1741) (1928:1928:1928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2360:2360:2360))
        (PORT d[1] (1601:1601:1601) (1877:1877:1877))
        (PORT d[2] (2246:2246:2246) (2603:2603:2603))
        (PORT d[3] (994:994:994) (1201:1201:1201))
        (PORT d[4] (1767:1767:1767) (2053:2053:2053))
        (PORT d[5] (2097:2097:2097) (2453:2453:2453))
        (PORT d[6] (2142:2142:2142) (2504:2504:2504))
        (PORT d[7] (1754:1754:1754) (2048:2048:2048))
        (PORT d[8] (1810:1810:1810) (2110:2110:2110))
        (PORT d[9] (2889:2889:2889) (3328:3328:3328))
        (PORT d[10] (2810:2810:2810) (3253:3253:3253))
        (PORT d[11] (1675:1675:1675) (1973:1973:1973))
        (PORT d[12] (2332:2332:2332) (2654:2654:2654))
        (PORT clk (1739:1739:1739) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1562:1562:1562))
        (PORT clk (1739:1739:1739) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1928:1928:1928))
        (PORT d[0] (1657:1657:1657) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1929:1929:1929))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2892:2892:2892))
        (PORT d[1] (1045:1045:1045) (1265:1265:1265))
        (PORT d[2] (2479:2479:2479) (2838:2838:2838))
        (PORT d[3] (2177:2177:2177) (2520:2520:2520))
        (PORT d[4] (2870:2870:2870) (3330:3330:3330))
        (PORT d[5] (1327:1327:1327) (1544:1544:1544))
        (PORT d[6] (2672:2672:2672) (3124:3124:3124))
        (PORT d[7] (1735:1735:1735) (1998:1998:1998))
        (PORT d[8] (1871:1871:1871) (2144:2144:2144))
        (PORT d[9] (3842:3842:3842) (4440:4440:4440))
        (PORT d[10] (2018:2018:2018) (2336:2336:2336))
        (PORT d[11] (2225:2225:2225) (2583:2583:2583))
        (PORT d[12] (1427:1427:1427) (1638:1638:1638))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (PORT d[0] (1004:1004:1004) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2351:2351:2351))
        (PORT clk (1838:1838:1838) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2580:2580:2580))
        (PORT d[1] (1706:1706:1706) (2007:2007:2007))
        (PORT d[2] (2240:2240:2240) (2613:2613:2613))
        (PORT d[3] (2039:2039:2039) (2412:2412:2412))
        (PORT d[4] (2043:2043:2043) (2411:2411:2411))
        (PORT d[5] (2072:2072:2072) (2400:2400:2400))
        (PORT d[6] (1780:1780:1780) (2076:2076:2076))
        (PORT d[7] (1576:1576:1576) (1857:1857:1857))
        (PORT d[8] (1621:1621:1621) (1899:1899:1899))
        (PORT d[9] (1867:1867:1867) (2135:2135:2135))
        (PORT d[10] (1939:1939:1939) (2227:2227:2227))
        (PORT d[11] (1306:1306:1306) (1553:1553:1553))
        (PORT d[12] (1601:1601:1601) (1880:1880:1880))
        (PORT clk (1836:1836:1836) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1304:1304:1304))
        (PORT clk (1836:1836:1836) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (2030:2030:2030))
        (PORT d[0] (1484:1484:1484) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1427:1427:1427))
        (PORT d[1] (1826:1826:1826) (2174:2174:2174))
        (PORT d[2] (1327:1327:1327) (1550:1550:1550))
        (PORT d[3] (1551:1551:1551) (1799:1799:1799))
        (PORT d[4] (1218:1218:1218) (1408:1408:1408))
        (PORT d[5] (2498:2498:2498) (2904:2904:2904))
        (PORT d[6] (2133:2133:2133) (2476:2476:2476))
        (PORT d[7] (2241:2241:2241) (2626:2626:2626))
        (PORT d[8] (2152:2152:2152) (2505:2505:2505))
        (PORT d[9] (1760:1760:1760) (2008:2008:2008))
        (PORT d[10] (2953:2953:2953) (3418:3418:3418))
        (PORT d[11] (1297:1297:1297) (1488:1488:1488))
        (PORT d[12] (2336:2336:2336) (2752:2752:2752))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT d[0] (2176:2176:2176) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1382:1382:1382))
        (PORT datab (638:638:638) (750:750:750))
        (PORT datac (789:789:789) (906:906:906))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1325:1325:1325))
        (PORT clk (1434:1434:1434) (1555:1555:1555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2195:2195:2195))
        (PORT d[1] (1961:1961:1961) (2292:2292:2292))
        (PORT d[2] (2807:2807:2807) (3266:3266:3266))
        (PORT d[3] (2204:2204:2204) (2501:2501:2501))
        (PORT d[4] (2565:2565:2565) (3003:3003:3003))
        (PORT d[5] (1944:1944:1944) (2256:2256:2256))
        (PORT d[6] (2224:2224:2224) (2574:2574:2574))
        (PORT d[7] (1635:1635:1635) (1907:1907:1907))
        (PORT d[8] (1536:1536:1536) (1783:1783:1783))
        (PORT d[9] (2338:2338:2338) (2694:2694:2694))
        (PORT d[10] (2176:2176:2176) (2505:2505:2505))
        (PORT d[11] (1282:1282:1282) (1499:1499:1499))
        (PORT d[12] (1518:1518:1518) (1772:1772:1772))
        (PORT clk (1432:1432:1432) (1553:1553:1553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1468:1468:1468))
        (PORT clk (1432:1432:1432) (1553:1553:1553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1555:1555:1555))
        (PORT d[0] (1459:1459:1459) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1435:1435:1435) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2294:2294:2294))
        (PORT d[1] (2502:2502:2502) (2895:2895:2895))
        (PORT d[2] (2222:2222:2222) (2574:2574:2574))
        (PORT d[3] (3255:3255:3255) (3735:3735:3735))
        (PORT d[4] (2381:2381:2381) (2796:2796:2796))
        (PORT d[5] (2009:2009:2009) (2352:2352:2352))
        (PORT d[6] (2697:2697:2697) (3098:3098:3098))
        (PORT d[7] (1519:1519:1519) (1756:1756:1756))
        (PORT d[8] (1599:1599:1599) (1867:1867:1867))
        (PORT d[9] (3017:3017:3017) (3464:3464:3464))
        (PORT d[10] (3110:3110:3110) (3611:3611:3611))
        (PORT d[11] (1985:1985:1985) (2303:2303:2303))
        (PORT d[12] (1426:1426:1426) (1671:1671:1671))
        (PORT clk (1338:1338:1338) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT d[0] (1626:1626:1626) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1566:1566:1566))
        (PORT clk (1658:1658:1658) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1586:1586:1586))
        (PORT d[1] (1742:1742:1742) (2042:2042:2042))
        (PORT d[2] (2862:2862:2862) (3335:3335:3335))
        (PORT d[3] (2647:2647:2647) (3001:3001:3001))
        (PORT d[4] (2620:2620:2620) (3070:3070:3070))
        (PORT d[5] (2008:2008:2008) (2330:2330:2330))
        (PORT d[6] (1496:1496:1496) (1740:1740:1740))
        (PORT d[7] (2183:2183:2183) (2502:2502:2502))
        (PORT d[8] (1712:1712:1712) (1978:1978:1978))
        (PORT d[9] (2870:2870:2870) (3301:3301:3301))
        (PORT d[10] (2749:2749:2749) (3179:3179:3179))
        (PORT d[11] (1671:1671:1671) (1932:1932:1932))
        (PORT d[12] (2441:2441:2441) (2800:2800:2800))
        (PORT clk (1656:1656:1656) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1383:1383:1383))
        (PORT clk (1656:1656:1656) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1819:1819:1819))
        (PORT d[0] (1517:1517:1517) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2351:2351:2351))
        (PORT d[1] (1919:1919:1919) (2222:2222:2222))
        (PORT d[2] (2767:2767:2767) (3178:3178:3178))
        (PORT d[3] (3842:3842:3842) (4406:4406:4406))
        (PORT d[4] (1981:1981:1981) (2340:2340:2340))
        (PORT d[5] (1996:1996:1996) (2333:2333:2333))
        (PORT d[6] (2165:2165:2165) (2497:2497:2497))
        (PORT d[7] (1439:1439:1439) (1685:1685:1685))
        (PORT d[8] (1848:1848:1848) (2157:2157:2157))
        (PORT d[9] (2448:2448:2448) (2807:2807:2807))
        (PORT d[10] (2352:2352:2352) (2735:2735:2735))
        (PORT d[11] (2154:2154:2154) (2494:2494:2494))
        (PORT d[12] (2114:2114:2114) (2482:2482:2482))
        (PORT clk (1326:1326:1326) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (PORT d[0] (2442:2442:2442) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1232:1232:1232) (1418:1418:1418))
        (PORT datac (622:622:622) (727:727:727))
        (PORT datad (1281:1281:1281) (1479:1479:1479))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1077:1077:1077))
        (PORT clk (1328:1328:1328) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1445:1445:1445))
        (PORT d[1] (1721:1721:1721) (1999:1999:1999))
        (PORT d[2] (2485:2485:2485) (2904:2904:2904))
        (PORT d[3] (2086:2086:2086) (2359:2359:2359))
        (PORT d[4] (1112:1112:1112) (1276:1276:1276))
        (PORT d[5] (1343:1343:1343) (1529:1529:1529))
        (PORT d[6] (1185:1185:1185) (1356:1356:1356))
        (PORT d[7] (1015:1015:1015) (1189:1189:1189))
        (PORT d[8] (1338:1338:1338) (1553:1553:1553))
        (PORT d[9] (2139:2139:2139) (2459:2459:2459))
        (PORT d[10] (1684:1684:1684) (1941:1941:1941))
        (PORT d[11] (2175:2175:2175) (2505:2505:2505))
        (PORT d[12] (1011:1011:1011) (1194:1194:1194))
        (PORT clk (1326:1326:1326) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1326:1326:1326))
        (PORT clk (1326:1326:1326) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1441:1441:1441))
        (PORT d[0] (1473:1473:1473) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2378:2378:2378))
        (PORT d[1] (1763:1763:1763) (2046:2046:2046))
        (PORT d[2] (1509:1509:1509) (1764:1764:1764))
        (PORT d[3] (2542:2542:2542) (2921:2921:2921))
        (PORT d[4] (2661:2661:2661) (3071:3071:3071))
        (PORT d[5] (2202:2202:2202) (2548:2548:2548))
        (PORT d[6] (2228:2228:2228) (2599:2599:2599))
        (PORT d[7] (2154:2154:2154) (2478:2478:2478))
        (PORT d[8] (2553:2553:2553) (2970:2970:2970))
        (PORT d[9] (3415:3415:3415) (3915:3915:3915))
        (PORT d[10] (2196:2196:2196) (2518:2518:2518))
        (PORT d[11] (2555:2555:2555) (2949:2949:2949))
        (PORT d[12] (2228:2228:2228) (2568:2568:2568))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2358:2358:2358) (2699:2699:2699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (968:968:968))
        (PORT clk (1156:1156:1156) (1214:1214:1214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1600:1600:1600))
        (PORT d[1] (1472:1472:1472) (1714:1714:1714))
        (PORT d[2] (2566:2566:2566) (2982:2982:2982))
        (PORT d[3] (1730:1730:1730) (1957:1957:1957))
        (PORT d[4] (924:924:924) (1056:1056:1056))
        (PORT d[5] (1505:1505:1505) (1707:1707:1707))
        (PORT d[6] (1152:1152:1152) (1334:1334:1334))
        (PORT d[7] (1511:1511:1511) (1742:1742:1742))
        (PORT d[8] (1149:1149:1149) (1329:1329:1329))
        (PORT d[9] (2464:2464:2464) (2832:2832:2832))
        (PORT d[10] (1304:1304:1304) (1507:1507:1507))
        (PORT d[11] (1101:1101:1101) (1294:1294:1294))
        (PORT d[12] (1336:1336:1336) (1544:1544:1544))
        (PORT clk (1154:1154:1154) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (1025:1025:1025))
        (PORT clk (1154:1154:1154) (1212:1212:1212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1156:1156:1156) (1214:1214:1214))
        (PORT d[0] (1225:1225:1225) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1215:1215:1215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2902:2902:2902))
        (PORT d[1] (1424:1424:1424) (1660:1660:1660))
        (PORT d[2] (1110:1110:1110) (1294:1294:1294))
        (PORT d[3] (2124:2124:2124) (2438:2438:2438))
        (PORT d[4] (1682:1682:1682) (1966:1966:1966))
        (PORT d[5] (1700:1700:1700) (1973:1973:1973))
        (PORT d[6] (1877:1877:1877) (2196:2196:2196))
        (PORT d[7] (1618:1618:1618) (1863:1863:1863))
        (PORT d[8] (2135:2135:2135) (2471:2471:2471))
        (PORT d[9] (3492:3492:3492) (3988:3988:3988))
        (PORT d[10] (1848:1848:1848) (2118:2118:2118))
        (PORT d[11] (2350:2350:2350) (2721:2721:2721))
        (PORT d[12] (1866:1866:1866) (2160:2160:2160))
        (PORT clk (1332:1332:1332) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT d[0] (2220:2220:2220) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1773:1773:1773))
        (PORT clk (1649:1649:1649) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3579:3579:3579))
        (PORT d[1] (1346:1346:1346) (1564:1564:1564))
        (PORT d[2] (1187:1187:1187) (1372:1372:1372))
        (PORT d[3] (1142:1142:1142) (1325:1325:1325))
        (PORT d[4] (1807:1807:1807) (2117:2117:2117))
        (PORT d[5] (1840:1840:1840) (2136:2136:2136))
        (PORT d[6] (1610:1610:1610) (1890:1890:1890))
        (PORT d[7] (1049:1049:1049) (1240:1240:1240))
        (PORT d[8] (1752:1752:1752) (2036:2036:2036))
        (PORT d[9] (1075:1075:1075) (1238:1238:1238))
        (PORT d[10] (1962:1962:1962) (2259:2259:2259))
        (PORT d[11] (1456:1456:1456) (1717:1717:1717))
        (PORT d[12] (2058:2058:2058) (2347:2347:2347))
        (PORT clk (1647:1647:1647) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (769:769:769))
        (PORT clk (1647:1647:1647) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1805:1805:1805))
        (PORT d[0] (999:999:999) (1062:1062:1062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (793:793:793))
        (PORT d[1] (546:546:546) (646:646:646))
        (PORT d[2] (1441:1441:1441) (1669:1669:1669))
        (PORT d[3] (808:808:808) (943:943:943))
        (PORT d[4] (2040:2040:2040) (2370:2370:2370))
        (PORT d[5] (808:808:808) (924:924:924))
        (PORT d[6] (1767:1767:1767) (2065:2065:2065))
        (PORT d[7] (799:799:799) (918:918:918))
        (PORT d[8] (2593:2593:2593) (3021:3021:3021))
        (PORT d[9] (2642:2642:2642) (3015:3015:3015))
        (PORT d[10] (1363:1363:1363) (1565:1565:1565))
        (PORT d[11] (2493:2493:2493) (2851:2851:2851))
        (PORT d[12] (1927:1927:1927) (2268:2268:2268))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (675:675:675) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1979:1979:1979))
        (PORT clk (1723:1723:1723) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (3000:3000:3000))
        (PORT d[1] (1376:1376:1376) (1602:1602:1602))
        (PORT d[2] (1728:1728:1728) (1997:1997:1997))
        (PORT d[3] (2020:2020:2020) (2402:2402:2402))
        (PORT d[4] (2547:2547:2547) (2972:2972:2972))
        (PORT d[5] (1867:1867:1867) (2167:2167:2167))
        (PORT d[6] (1401:1401:1401) (1643:1643:1643))
        (PORT d[7] (1438:1438:1438) (1696:1696:1696))
        (PORT d[8] (1396:1396:1396) (1641:1641:1641))
        (PORT d[9] (1741:1741:1741) (1985:1985:1985))
        (PORT d[10] (1916:1916:1916) (2194:2194:2194))
        (PORT d[11] (1308:1308:1308) (1554:1554:1554))
        (PORT d[12] (1566:1566:1566) (1791:1791:1791))
        (PORT clk (1721:1721:1721) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (896:896:896))
        (PORT clk (1721:1721:1721) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1906:1906:1906))
        (PORT d[0] (1130:1130:1130) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1765:1765:1765))
        (PORT d[1] (685:685:685) (795:795:795))
        (PORT d[2] (931:931:931) (1089:1089:1089))
        (PORT d[3] (1197:1197:1197) (1394:1394:1394))
        (PORT d[4] (851:851:851) (982:982:982))
        (PORT d[5] (2656:2656:2656) (3079:3079:3079))
        (PORT d[6] (1541:1541:1541) (1783:1783:1783))
        (PORT d[7] (2600:2600:2600) (3034:3034:3034))
        (PORT d[8] (1578:1578:1578) (1840:1840:1840))
        (PORT d[9] (2278:2278:2278) (2603:2603:2603))
        (PORT d[10] (929:929:929) (1057:1057:1057))
        (PORT d[11] (1464:1464:1464) (1677:1677:1677))
        (PORT d[12] (1720:1720:1720) (2039:2039:2039))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (1142:1142:1142) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (916:916:916))
        (PORT datab (543:543:543) (626:626:626))
        (PORT datac (619:619:619) (724:724:724))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1650:1650:1650))
        (PORT datab (357:357:357) (430:430:430))
        (PORT datac (1842:1842:1842) (2095:2095:2095))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1995:1995:1995))
        (PORT clk (1764:1764:1764) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2773:2773:2773))
        (PORT d[1] (1355:1355:1355) (1568:1568:1568))
        (PORT d[2] (1729:1729:1729) (1998:1998:1998))
        (PORT d[3] (2033:2033:2033) (2411:2411:2411))
        (PORT d[4] (2396:2396:2396) (2804:2804:2804))
        (PORT d[5] (1873:1873:1873) (2172:2172:2172))
        (PORT d[6] (1421:1421:1421) (1671:1671:1671))
        (PORT d[7] (1268:1268:1268) (1501:1501:1501))
        (PORT d[8] (1759:1759:1759) (2061:2061:2061))
        (PORT d[9] (1740:1740:1740) (1984:1984:1984))
        (PORT d[10] (1902:1902:1902) (2173:2173:2173))
        (PORT d[11] (1315:1315:1315) (1568:1568:1568))
        (PORT d[12] (1684:1684:1684) (1920:1920:1920))
        (PORT clk (1762:1762:1762) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1629:1629:1629))
        (PORT clk (1762:1762:1762) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1953:1953:1953))
        (PORT d[0] (1726:1726:1726) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (1017:1017:1017))
        (PORT d[1] (696:696:696) (813:813:813))
        (PORT d[2] (925:925:925) (1067:1067:1067))
        (PORT d[3] (1192:1192:1192) (1392:1392:1392))
        (PORT d[4] (868:868:868) (996:996:996))
        (PORT d[5] (2668:2668:2668) (3092:3092:3092))
        (PORT d[6] (1362:1362:1362) (1581:1581:1581))
        (PORT d[7] (2580:2580:2580) (3007:3007:3007))
        (PORT d[8] (1577:1577:1577) (1844:1844:1844))
        (PORT d[9] (2413:2413:2413) (2756:2756:2756))
        (PORT d[10] (1538:1538:1538) (1763:1763:1763))
        (PORT d[11] (1441:1441:1441) (1646:1646:1646))
        (PORT d[12] (1721:1721:1721) (2042:2042:2042))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (679:679:679) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1846:1846:1846))
        (PORT clk (1772:1772:1772) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2349:2349:2349))
        (PORT d[1] (1594:1594:1594) (1870:1870:1870))
        (PORT d[2] (2261:2261:2261) (2624:2624:2624))
        (PORT d[3] (1698:1698:1698) (2006:2006:2006))
        (PORT d[4] (1784:1784:1784) (2077:2077:2077))
        (PORT d[5] (2061:2061:2061) (2407:2407:2407))
        (PORT d[6] (2376:2376:2376) (2776:2776:2776))
        (PORT d[7] (1746:1746:1746) (2037:2037:2037))
        (PORT d[8] (1992:1992:1992) (2323:2323:2323))
        (PORT d[9] (2898:2898:2898) (3341:3341:3341))
        (PORT d[10] (2596:2596:2596) (3002:3002:3002))
        (PORT d[11] (1676:1676:1676) (1974:1974:1974))
        (PORT d[12] (2333:2333:2333) (2655:2655:2655))
        (PORT clk (1770:1770:1770) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1577:1577:1577))
        (PORT clk (1770:1770:1770) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1973:1973:1973))
        (PORT d[0] (1706:1706:1706) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2999:2999:2999))
        (PORT d[1] (1217:1217:1217) (1466:1466:1466))
        (PORT d[2] (2495:2495:2495) (2858:2858:2858))
        (PORT d[3] (2194:2194:2194) (2534:2534:2534))
        (PORT d[4] (2878:2878:2878) (3338:3338:3338))
        (PORT d[5] (1328:1328:1328) (1545:1545:1545))
        (PORT d[6] (2668:2668:2668) (3114:3114:3114))
        (PORT d[7] (1746:1746:1746) (2012:2012:2012))
        (PORT d[8] (1877:1877:1877) (2155:2155:2155))
        (PORT d[9] (3843:3843:3843) (4441:4441:4441))
        (PORT d[10] (2038:2038:2038) (2362:2362:2362))
        (PORT d[11] (2214:2214:2214) (2573:2573:2573))
        (PORT d[12] (1554:1554:1554) (1779:1779:1779))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1635:1635:1635) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1742:1742:1742))
        (PORT clk (1487:1487:1487) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (958:958:958))
        (PORT d[1] (1478:1478:1478) (1709:1709:1709))
        (PORT d[2] (1158:1158:1158) (1340:1340:1340))
        (PORT d[3] (896:896:896) (1061:1061:1061))
        (PORT d[4] (827:827:827) (965:965:965))
        (PORT d[5] (1678:1678:1678) (1940:1940:1940))
        (PORT d[6] (1052:1052:1052) (1236:1236:1236))
        (PORT d[7] (783:783:783) (902:902:902))
        (PORT d[8] (1437:1437:1437) (1654:1654:1654))
        (PORT d[9] (1838:1838:1838) (2127:2127:2127))
        (PORT d[10] (802:802:802) (926:926:926))
        (PORT d[11] (1139:1139:1139) (1312:1312:1312))
        (PORT d[12] (797:797:797) (928:928:928))
        (PORT clk (1485:1485:1485) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1198:1198:1198))
        (PORT clk (1485:1485:1485) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1619:1619:1619))
        (PORT d[0] (1384:1384:1384) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1880:1880:1880))
        (PORT d[1] (1099:1099:1099) (1296:1296:1296))
        (PORT d[2] (892:892:892) (1044:1044:1044))
        (PORT d[3] (1773:1773:1773) (2041:2041:2041))
        (PORT d[4] (1668:1668:1668) (1939:1939:1939))
        (PORT d[5] (1705:1705:1705) (1998:1998:1998))
        (PORT d[6] (2236:2236:2236) (2621:2621:2621))
        (PORT d[7] (2930:2930:2930) (3412:3412:3412))
        (PORT d[8] (2040:2040:2040) (2388:2388:2388))
        (PORT d[9] (3351:3351:3351) (3847:3847:3847))
        (PORT d[10] (1841:1841:1841) (2112:2112:2112))
        (PORT d[11] (1903:1903:1903) (2171:2171:2171))
        (PORT d[12] (2163:2163:2163) (2548:2548:2548))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (1470:1470:1470) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (2357:2357:2357))
        (PORT clk (1873:1873:1873) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2576:2576:2576))
        (PORT d[1] (1391:1391:1391) (1622:1622:1622))
        (PORT d[2] (1912:1912:1912) (2212:2212:2212))
        (PORT d[3] (2005:2005:2005) (2379:2379:2379))
        (PORT d[4] (2211:2211:2211) (2598:2598:2598))
        (PORT d[5] (2043:2043:2043) (2367:2367:2367))
        (PORT d[6] (1580:1580:1580) (1849:1849:1849))
        (PORT d[7] (1380:1380:1380) (1622:1622:1622))
        (PORT d[8] (1594:1594:1594) (1874:1874:1874))
        (PORT d[9] (1847:1847:1847) (2113:2113:2113))
        (PORT d[10] (1898:1898:1898) (2174:2174:2174))
        (PORT d[11] (1298:1298:1298) (1544:1544:1544))
        (PORT d[12] (1676:1676:1676) (1973:1973:1973))
        (PORT clk (1871:1871:1871) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (1000:1000:1000))
        (PORT clk (1871:1871:1871) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (2077:2077:2077))
        (PORT d[0] (1200:1200:1200) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1222:1222:1222))
        (PORT d[1] (871:871:871) (1011:1011:1011))
        (PORT d[2] (1114:1114:1114) (1293:1293:1293))
        (PORT d[3] (1372:1372:1372) (1602:1602:1602))
        (PORT d[4] (1074:1074:1074) (1236:1236:1236))
        (PORT d[5] (2484:2484:2484) (2881:2881:2881))
        (PORT d[6] (1182:1182:1182) (1377:1377:1377))
        (PORT d[7] (2262:2262:2262) (2652:2652:2652))
        (PORT d[8] (1227:1227:1227) (1439:1439:1439))
        (PORT d[9] (1941:1941:1941) (2218:2218:2218))
        (PORT d[10] (2971:2971:2971) (3440:3440:3440))
        (PORT d[11] (1111:1111:1111) (1276:1276:1276))
        (PORT d[12] (2483:2483:2483) (2913:2913:2913))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (949:949:949) (1073:1073:1073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1323:1323:1323))
        (PORT datab (930:930:930) (1064:1064:1064))
        (PORT datac (479:479:479) (568:568:568))
        (PORT datad (358:358:358) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (453:453:453))
        (PORT datab (803:803:803) (920:920:920))
        (PORT datac (1425:1425:1425) (1626:1626:1626))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2297:2297:2297))
        (PORT clk (2035:2035:2035) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2546:2546:2546))
        (PORT d[1] (1882:1882:1882) (2183:2183:2183))
        (PORT d[2] (2069:2069:2069) (2405:2405:2405))
        (PORT d[3] (1607:1607:1607) (1920:1920:1920))
        (PORT d[4] (2059:2059:2059) (2420:2420:2420))
        (PORT d[5] (2270:2270:2270) (2644:2644:2644))
        (PORT d[6] (1831:1831:1831) (2154:2154:2154))
        (PORT d[7] (1631:1631:1631) (1914:1914:1914))
        (PORT d[8] (1804:1804:1804) (2116:2116:2116))
        (PORT d[9] (2632:2632:2632) (3051:3051:3051))
        (PORT d[10] (2623:2623:2623) (3038:3038:3038))
        (PORT d[11] (1412:1412:1412) (1676:1676:1676))
        (PORT d[12] (2247:2247:2247) (2607:2607:2607))
        (PORT clk (2033:2033:2033) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1611:1611:1611))
        (PORT clk (2033:2033:2033) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2274:2274:2274))
        (PORT d[0] (1711:1711:1711) (1887:1887:1887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1673:1673:1673))
        (PORT d[1] (1626:1626:1626) (1956:1956:1956))
        (PORT d[2] (1402:1402:1402) (1639:1639:1639))
        (PORT d[3] (1019:1019:1019) (1219:1219:1219))
        (PORT d[4] (2440:2440:2440) (2879:2879:2879))
        (PORT d[5] (1436:1436:1436) (1683:1683:1683))
        (PORT d[6] (2044:2044:2044) (2407:2407:2407))
        (PORT d[7] (1948:1948:1948) (2253:2253:2253))
        (PORT d[8] (2139:2139:2139) (2513:2513:2513))
        (PORT d[9] (2852:2852:2852) (3271:3271:3271))
        (PORT d[10] (1428:1428:1428) (1636:1636:1636))
        (PORT d[11] (2671:2671:2671) (3104:3104:3104))
        (PORT d[12] (1741:1741:1741) (2062:2062:2062))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1101:1101:1101) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2118:2118:2118))
        (PORT clk (1978:1978:1978) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2602:2602:2602))
        (PORT d[1] (2167:2167:2167) (2507:2507:2507))
        (PORT d[2] (1907:1907:1907) (2227:2227:2227))
        (PORT d[3] (1597:1597:1597) (1906:1906:1906))
        (PORT d[4] (2238:2238:2238) (2621:2621:2621))
        (PORT d[5] (2198:2198:2198) (2551:2551:2551))
        (PORT d[6] (1649:1649:1649) (1943:1943:1943))
        (PORT d[7] (1788:1788:1788) (2092:2092:2092))
        (PORT d[8] (1640:1640:1640) (1932:1932:1932))
        (PORT d[9] (2780:2780:2780) (3217:3217:3217))
        (PORT d[10] (2634:2634:2634) (3051:3051:3051))
        (PORT d[11] (1449:1449:1449) (1720:1720:1720))
        (PORT d[12] (1875:1875:1875) (2196:2196:2196))
        (PORT clk (1976:1976:1976) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1725:1725:1725))
        (PORT clk (1976:1976:1976) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2201:2201:2201))
        (PORT d[0] (1821:1821:1821) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1856:1856:1856))
        (PORT d[1] (1822:1822:1822) (2182:2182:2182))
        (PORT d[2] (1384:1384:1384) (1614:1614:1614))
        (PORT d[3] (1198:1198:1198) (1421:1421:1421))
        (PORT d[4] (2454:2454:2454) (2907:2907:2907))
        (PORT d[5] (1937:1937:1937) (2257:2257:2257))
        (PORT d[6] (2081:2081:2081) (2451:2451:2451))
        (PORT d[7] (2349:2349:2349) (2701:2701:2701))
        (PORT d[8] (2463:2463:2463) (2877:2877:2877))
        (PORT d[9] (3194:3194:3194) (3658:3658:3658))
        (PORT d[10] (1254:1254:1254) (1440:1440:1440))
        (PORT d[11] (2833:2833:2833) (3291:3291:3291))
        (PORT d[12] (1782:1782:1782) (2112:2112:2112))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (841:841:841) (952:952:952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (963:963:963))
        (PORT datab (904:904:904) (1035:1035:1035))
        (PORT datac (485:485:485) (575:575:575))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1561:1561:1561))
        (PORT clk (1612:1612:1612) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1766:1766:1766))
        (PORT d[1] (1919:1919:1919) (2240:2240:2240))
        (PORT d[2] (3040:3040:3040) (3534:3534:3534))
        (PORT d[3] (2819:2819:2819) (3191:3191:3191))
        (PORT d[4] (2796:2796:2796) (3266:3266:3266))
        (PORT d[5] (2164:2164:2164) (2503:2503:2503))
        (PORT d[6] (1671:1671:1671) (1945:1945:1945))
        (PORT d[7] (1250:1250:1250) (1468:1468:1468))
        (PORT d[8] (1553:1553:1553) (1808:1808:1808))
        (PORT d[9] (3048:3048:3048) (3502:3502:3502))
        (PORT d[10] (2919:2919:2919) (3367:3367:3367))
        (PORT d[11] (1276:1276:1276) (1487:1487:1487))
        (PORT d[12] (2643:2643:2643) (3031:3031:3031))
        (PORT clk (1610:1610:1610) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1702:1702:1702))
        (PORT clk (1610:1610:1610) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1761:1761:1761))
        (PORT d[0] (1812:1812:1812) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2521:2521:2521))
        (PORT d[1] (2116:2116:2116) (2451:2451:2451))
        (PORT d[2] (2987:2987:2987) (3448:3448:3448))
        (PORT d[3] (3653:3653:3653) (4191:4191:4191))
        (PORT d[4] (1968:1968:1968) (2327:2327:2327))
        (PORT d[5] (2333:2333:2333) (2709:2709:2709))
        (PORT d[6] (2338:2338:2338) (2690:2690:2690))
        (PORT d[7] (1664:1664:1664) (1933:1933:1933))
        (PORT d[8] (2027:2027:2027) (2365:2365:2365))
        (PORT d[9] (2464:2464:2464) (2824:2824:2824))
        (PORT d[10] (2549:2549:2549) (2965:2965:2965))
        (PORT d[11] (2220:2220:2220) (2566:2566:2566))
        (PORT d[12] (1473:1473:1473) (1726:1726:1726))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2599:2599:2599) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2148:2148:2148))
        (PORT clk (1772:1772:1772) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2785:2785:2785))
        (PORT d[1] (1374:1374:1374) (1600:1600:1600))
        (PORT d[2] (1743:1743:1743) (2017:2017:2017))
        (PORT d[3] (2009:2009:2009) (2384:2384:2384))
        (PORT d[4] (2388:2388:2388) (2797:2797:2797))
        (PORT d[5] (1890:1890:1890) (2194:2194:2194))
        (PORT d[6] (1956:1956:1956) (2276:2276:2276))
        (PORT d[7] (1548:1548:1548) (1812:1812:1812))
        (PORT d[8] (1612:1612:1612) (1890:1890:1890))
        (PORT d[9] (1723:1723:1723) (1968:1968:1968))
        (PORT d[10] (1881:1881:1881) (2151:2151:2151))
        (PORT d[11] (1162:1162:1162) (1386:1386:1386))
        (PORT d[12] (1726:1726:1726) (1972:1972:1972))
        (PORT clk (1770:1770:1770) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (995:995:995))
        (PORT clk (1770:1770:1770) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1962:1962:1962))
        (PORT d[0] (1190:1190:1190) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1574:1574:1574))
        (PORT d[1] (1995:1995:1995) (2368:2368:2368))
        (PORT d[2] (1125:1125:1125) (1313:1313:1313))
        (PORT d[3] (1362:1362:1362) (1578:1578:1578))
        (PORT d[4] (1197:1197:1197) (1388:1388:1388))
        (PORT d[5] (2672:2672:2672) (3102:3102:3102))
        (PORT d[6] (1354:1354:1354) (1572:1572:1572))
        (PORT d[7] (2411:2411:2411) (2817:2817:2817))
        (PORT d[8] (1399:1399:1399) (1642:1642:1642))
        (PORT d[9] (2099:2099:2099) (2401:2401:2401))
        (PORT d[10] (1690:1690:1690) (1928:1928:1928))
        (PORT d[11] (1280:1280:1280) (1466:1466:1466))
        (PORT d[12] (1517:1517:1517) (1805:1805:1805))
        (PORT clk (1330:1330:1330) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT d[0] (1524:1524:1524) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (496:496:496) (592:592:592))
        (PORT datac (1123:1123:1123) (1307:1307:1307))
        (PORT datad (799:799:799) (909:909:909))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (511:511:511) (605:605:605))
        (PORT datac (598:598:598) (701:701:701))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (345:345:345))
        (PORT datab (284:284:284) (334:334:334))
        (PORT datac (597:597:597) (700:700:700))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (227:227:227))
        (PORT datab (158:158:158) (206:206:206))
        (PORT datac (593:593:593) (724:724:724))
        (PORT datad (535:535:535) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (754:754:754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (435:435:435) (475:475:475))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1087:1087:1087) (1155:1155:1155))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2078:2078:2078))
        (PORT clk (1517:1517:1517) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1186:1186:1186))
        (PORT d[1] (1504:1504:1504) (1739:1739:1739))
        (PORT d[2] (954:954:954) (1102:1102:1102))
        (PORT d[3] (736:736:736) (888:888:888))
        (PORT d[4] (626:626:626) (728:728:728))
        (PORT d[5] (1650:1650:1650) (1907:1907:1907))
        (PORT d[6] (1238:1238:1238) (1446:1446:1446))
        (PORT d[7] (1240:1240:1240) (1454:1454:1454))
        (PORT d[8] (1625:1625:1625) (1866:1866:1866))
        (PORT d[9] (1648:1648:1648) (1910:1910:1910))
        (PORT d[10] (800:800:800) (927:927:927))
        (PORT d[11] (1470:1470:1470) (1699:1699:1699))
        (PORT d[12] (1312:1312:1312) (1509:1509:1509))
        (PORT clk (1515:1515:1515) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1089:1089:1089))
        (PORT clk (1515:1515:1515) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1667:1667:1667))
        (PORT d[0] (1300:1300:1300) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1152:1152:1152))
        (PORT d[1] (1286:1286:1286) (1511:1511:1511))
        (PORT d[2] (719:719:719) (844:844:844))
        (PORT d[3] (1952:1952:1952) (2244:2244:2244))
        (PORT d[4] (1644:1644:1644) (1920:1920:1920))
        (PORT d[5] (1686:1686:1686) (1972:1972:1972))
        (PORT d[6] (2409:2409:2409) (2813:2813:2813))
        (PORT d[7] (3111:3111:3111) (3618:3618:3618))
        (PORT d[8] (2238:2238:2238) (2621:2621:2621))
        (PORT d[9] (3408:3408:3408) (3918:3918:3918))
        (PORT d[10] (2023:2023:2023) (2321:2321:2321))
        (PORT d[11] (2107:2107:2107) (2408:2408:2408))
        (PORT d[12] (2343:2343:2343) (2752:2752:2752))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (1203:1203:1203) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2232:2232:2232))
        (PORT clk (1487:1487:1487) (1631:1631:1631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1164:1164:1164))
        (PORT d[1] (1485:1485:1485) (1718:1718:1718))
        (PORT d[2] (992:992:992) (1141:1141:1141))
        (PORT d[3] (890:890:890) (1055:1055:1055))
        (PORT d[4] (830:830:830) (971:971:971))
        (PORT d[5] (1683:1683:1683) (1942:1942:1942))
        (PORT d[6] (1242:1242:1242) (1457:1457:1457))
        (PORT d[7] (766:766:766) (884:884:884))
        (PORT d[8] (1459:1459:1459) (1684:1684:1684))
        (PORT d[9] (1631:1631:1631) (1884:1884:1884))
        (PORT d[10] (797:797:797) (925:925:925))
        (PORT d[11] (1319:1319:1319) (1529:1529:1529))
        (PORT d[12] (942:942:942) (1092:1092:1092))
        (PORT clk (1485:1485:1485) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (1002:1002:1002))
        (PORT clk (1485:1485:1485) (1629:1629:1629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1631:1631:1631))
        (PORT d[0] (1197:1197:1197) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1632:1632:1632))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2057:2057:2057))
        (PORT d[1] (1267:1267:1267) (1488:1488:1488))
        (PORT d[2] (911:911:911) (1066:1066:1066))
        (PORT d[3] (1802:1802:1802) (2077:2077:2077))
        (PORT d[4] (1657:1657:1657) (1937:1937:1937))
        (PORT d[5] (1530:1530:1530) (1797:1797:1797))
        (PORT d[6] (2243:2243:2243) (2626:2626:2626))
        (PORT d[7] (3088:3088:3088) (3592:3592:3592))
        (PORT d[8] (2202:2202:2202) (2577:2577:2577))
        (PORT d[9] (3377:3377:3377) (3879:3879:3879))
        (PORT d[10] (1874:1874:1874) (2154:2154:2154))
        (PORT d[11] (1939:1939:1939) (2218:2218:2218))
        (PORT d[12] (2494:2494:2494) (2926:2926:2926))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1385:1385:1385) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (2044:2044:2044))
        (PORT clk (1690:1690:1690) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (3351:3351:3351))
        (PORT d[1] (1366:1366:1366) (1593:1593:1593))
        (PORT d[2] (1379:1379:1379) (1603:1603:1603))
        (PORT d[3] (1318:1318:1318) (1528:1528:1528))
        (PORT d[4] (1962:1962:1962) (2294:2294:2294))
        (PORT d[5] (1850:1850:1850) (2145:2145:2145))
        (PORT d[6] (1403:1403:1403) (1644:1644:1644))
        (PORT d[7] (1216:1216:1216) (1429:1429:1429))
        (PORT d[8] (1580:1580:1580) (1841:1841:1841))
        (PORT d[9] (1369:1369:1369) (1561:1561:1561))
        (PORT d[10] (2114:2114:2114) (2427:2427:2427))
        (PORT d[11] (1622:1622:1622) (1902:1902:1902))
        (PORT d[12] (1875:1875:1875) (2141:2141:2141))
        (PORT clk (1688:1688:1688) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1196:1196:1196))
        (PORT clk (1688:1688:1688) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1690:1690:1690) (1855:1855:1855))
        (PORT d[0] (1552:1552:1552) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (639:639:639) (740:740:740))
        (PORT d[1] (659:659:659) (771:771:771))
        (PORT d[2] (735:735:735) (858:858:858))
        (PORT d[3] (1004:1004:1004) (1159:1159:1159))
        (PORT d[4] (682:682:682) (791:791:791))
        (PORT d[5] (819:819:819) (940:940:940))
        (PORT d[6] (1568:1568:1568) (1837:1837:1837))
        (PORT d[7] (812:812:812) (939:939:939))
        (PORT d[8] (1778:1778:1778) (2070:2070:2070))
        (PORT d[9] (2469:2469:2469) (2821:2821:2821))
        (PORT d[10] (1342:1342:1342) (1537:1537:1537))
        (PORT d[11] (1625:1625:1625) (1853:1853:1853))
        (PORT d[12] (1901:1901:1901) (2247:2247:2247))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (854:854:854) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1282:1282:1282))
        (PORT datab (665:665:665) (783:783:783))
        (PORT datac (637:637:637) (746:746:746))
        (PORT datad (594:594:594) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2039:2039:2039))
        (PORT clk (1911:1911:1911) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2129:2129:2129))
        (PORT d[1] (1773:1773:1773) (2075:2075:2075))
        (PORT d[2] (2463:2463:2463) (2875:2875:2875))
        (PORT d[3] (2235:2235:2235) (2645:2645:2645))
        (PORT d[4] (2083:2083:2083) (2423:2423:2423))
        (PORT d[5] (2552:2552:2552) (2960:2960:2960))
        (PORT d[6] (1933:1933:1933) (2247:2247:2247))
        (PORT d[7] (1295:1295:1295) (1530:1530:1530))
        (PORT d[8] (1614:1614:1614) (1894:1894:1894))
        (PORT d[9] (2250:2250:2250) (2584:2584:2584))
        (PORT d[10] (2934:2934:2934) (3383:3383:3383))
        (PORT d[11] (1552:1552:1552) (1824:1824:1824))
        (PORT d[12] (2400:2400:2400) (2759:2759:2759))
        (PORT clk (1909:1909:1909) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1341:1341:1341))
        (PORT clk (1909:1909:1909) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (2126:2126:2126))
        (PORT d[0] (1502:1502:1502) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1595:1595:1595))
        (PORT d[1] (1788:1788:1788) (2128:2128:2128))
        (PORT d[2] (1516:1516:1516) (1753:1753:1753))
        (PORT d[3] (1744:1744:1744) (2037:2037:2037))
        (PORT d[4] (2108:2108:2108) (2491:2491:2491))
        (PORT d[5] (2123:2123:2123) (2472:2472:2472))
        (PORT d[6] (1764:1764:1764) (2050:2050:2050))
        (PORT d[7] (1885:1885:1885) (2217:2217:2217))
        (PORT d[8] (1798:1798:1798) (2102:2102:2102))
        (PORT d[9] (1595:1595:1595) (1809:1809:1809))
        (PORT d[10] (2603:2603:2603) (3018:3018:3018))
        (PORT d[11] (1486:1486:1486) (1703:1703:1703))
        (PORT d[12] (1979:1979:1979) (2347:2347:2347))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (1566:1566:1566) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1014:1014:1014))
        (PORT datab (662:662:662) (779:779:779))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1164:1164:1164) (1331:1331:1331))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1916:1916:1916))
        (PORT clk (1615:1615:1615) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1564:1564:1564))
        (PORT d[1] (1715:1715:1715) (2007:2007:2007))
        (PORT d[2] (3052:3052:3052) (3550:3550:3550))
        (PORT d[3] (1994:1994:1994) (2266:2266:2266))
        (PORT d[4] (2387:2387:2387) (2787:2787:2787))
        (PORT d[5] (2341:2341:2341) (2707:2707:2707))
        (PORT d[6] (1833:1833:1833) (2126:2126:2126))
        (PORT d[7] (1249:1249:1249) (1463:1463:1463))
        (PORT d[8] (1715:1715:1715) (1990:1990:1990))
        (PORT d[9] (2713:2713:2713) (3124:3124:3124))
        (PORT d[10] (2539:2539:2539) (2928:2928:2928))
        (PORT d[11] (1480:1480:1480) (1729:1729:1729))
        (PORT d[12] (1235:1235:1235) (1449:1449:1449))
        (PORT clk (1613:1613:1613) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1418:1418:1418))
        (PORT clk (1613:1613:1613) (1764:1764:1764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1766:1766:1766))
        (PORT d[0] (1552:1552:1552) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2349:2349:2349))
        (PORT d[1] (2120:2120:2120) (2453:2453:2453))
        (PORT d[2] (2983:2983:2983) (3441:3441:3441))
        (PORT d[3] (3645:3645:3645) (4182:4182:4182))
        (PORT d[4] (1983:1983:1983) (2345:2345:2345))
        (PORT d[5] (2338:2338:2338) (2715:2715:2715))
        (PORT d[6] (2346:2346:2346) (2699:2699:2699))
        (PORT d[7] (1530:1530:1530) (1785:1785:1785))
        (PORT d[8] (2043:2043:2043) (2385:2385:2385))
        (PORT d[9] (2477:2477:2477) (2844:2844:2844))
        (PORT d[10] (2556:2556:2556) (2972:2972:2972))
        (PORT d[11] (2397:2397:2397) (2770:2770:2770))
        (PORT d[12] (1451:1451:1451) (1711:1711:1711))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2324:2324:2324) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1594:1594:1594))
        (PORT clk (1871:1871:1871) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2547:2547:2547))
        (PORT d[1] (1756:1756:1756) (2067:2067:2067))
        (PORT d[2] (2115:2115:2115) (2482:2482:2482))
        (PORT d[3] (2045:2045:2045) (2428:2428:2428))
        (PORT d[4] (2218:2218:2218) (2610:2610:2610))
        (PORT d[5] (2752:2752:2752) (3187:3187:3187))
        (PORT d[6] (1782:1782:1782) (2082:2082:2082))
        (PORT d[7] (1258:1258:1258) (1484:1484:1484))
        (PORT d[8] (1620:1620:1620) (1898:1898:1898))
        (PORT d[9] (2039:2039:2039) (2336:2336:2336))
        (PORT d[10] (1890:1890:1890) (2159:2159:2159))
        (PORT d[11] (1475:1475:1475) (1748:1748:1748))
        (PORT d[12] (1894:1894:1894) (2185:2185:2185))
        (PORT clk (1869:1869:1869) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (1018:1018:1018))
        (PORT clk (1869:1869:1869) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (2064:2064:2064))
        (PORT d[0] (1210:1210:1210) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1424:1424:1424))
        (PORT d[1] (1825:1825:1825) (2173:2173:2173))
        (PORT d[2] (1333:1333:1333) (1560:1560:1560))
        (PORT d[3] (1562:1562:1562) (1821:1821:1821))
        (PORT d[4] (1373:1373:1373) (1581:1581:1581))
        (PORT d[5] (2295:2295:2295) (2663:2663:2663))
        (PORT d[6] (1955:1955:1955) (2267:2267:2267))
        (PORT d[7] (2228:2228:2228) (2605:2605:2605))
        (PORT d[8] (1401:1401:1401) (1632:1632:1632))
        (PORT d[9] (1749:1749:1749) (1994:1994:1994))
        (PORT d[10] (2783:2783:2783) (3224:3224:3224))
        (PORT d[11] (1305:1305:1305) (1498:1498:1498))
        (PORT d[12] (2315:2315:2315) (2727:2727:2727))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (1330:1330:1330) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (765:765:765))
        (PORT datab (661:661:661) (778:778:778))
        (PORT datac (1390:1390:1390) (1614:1614:1614))
        (PORT datad (847:847:847) (964:964:964))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1607:1607:1607))
        (PORT clk (1442:1442:1442) (1569:1569:1569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1301:1301:1301))
        (PORT d[1] (2132:2132:2132) (2495:2495:2495))
        (PORT d[2] (2998:2998:2998) (3487:3487:3487))
        (PORT d[3] (2410:2410:2410) (2738:2738:2738))
        (PORT d[4] (2726:2726:2726) (3182:3182:3182))
        (PORT d[5] (2096:2096:2096) (2418:2418:2418))
        (PORT d[6] (1562:1562:1562) (1796:1796:1796))
        (PORT d[7] (1065:1065:1065) (1252:1252:1252))
        (PORT d[8] (1552:1552:1552) (1801:1801:1801))
        (PORT d[9] (2085:2085:2085) (2382:2382:2382))
        (PORT d[10] (2158:2158:2158) (2486:2486:2486))
        (PORT d[11] (1634:1634:1634) (1895:1895:1895))
        (PORT d[12] (1713:1713:1713) (1998:1998:1998))
        (PORT clk (1440:1440:1440) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1315:1315:1315))
        (PORT clk (1440:1440:1440) (1567:1567:1567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1569:1569:1569))
        (PORT d[0] (1409:1409:1409) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2316:2316:2316))
        (PORT d[1] (2868:2868:2868) (3316:3316:3316))
        (PORT d[2] (1871:1871:1871) (2174:2174:2174))
        (PORT d[3] (2898:2898:2898) (3326:3326:3326))
        (PORT d[4] (2553:2553:2553) (2986:2986:2986))
        (PORT d[5] (2324:2324:2324) (2701:2701:2701))
        (PORT d[6] (2888:2888:2888) (3314:3314:3314))
        (PORT d[7] (1863:1863:1863) (2144:2144:2144))
        (PORT d[8] (1777:1777:1777) (2073:2073:2073))
        (PORT d[9] (3218:3218:3218) (3694:3694:3694))
        (PORT d[10] (3314:3314:3314) (3850:3850:3850))
        (PORT d[11] (1957:1957:1957) (2271:2271:2271))
        (PORT d[12] (1433:1433:1433) (1682:1682:1682))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2327:2327:2327) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1770:1770:1770))
        (PORT clk (1437:1437:1437) (1558:1558:1558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1516:1516:1516))
        (PORT d[1] (2142:2142:2142) (2496:2496:2496))
        (PORT d[2] (3010:3010:3010) (3506:3506:3506))
        (PORT d[3] (2379:2379:2379) (2700:2700:2700))
        (PORT d[4] (2560:2560:2560) (2997:2997:2997))
        (PORT d[5] (1941:1941:1941) (2244:2244:2244))
        (PORT d[6] (1580:1580:1580) (1816:1816:1816))
        (PORT d[7] (1063:1063:1063) (1248:1248:1248))
        (PORT d[8] (1544:1544:1544) (1792:1792:1792))
        (PORT d[9] (2901:2901:2901) (3338:3338:3338))
        (PORT d[10] (2155:2155:2155) (2480:2480:2480))
        (PORT d[11] (1461:1461:1461) (1701:1701:1701))
        (PORT d[12] (1548:1548:1548) (1808:1808:1808))
        (PORT clk (1435:1435:1435) (1556:1556:1556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1271:1271:1271))
        (PORT clk (1435:1435:1435) (1556:1556:1556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1437:1437:1437) (1558:1558:1558))
        (PORT d[0] (1438:1438:1438) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2294:2294:2294))
        (PORT d[1] (2695:2695:2695) (3118:3118:3118))
        (PORT d[2] (2056:2056:2056) (2389:2389:2389))
        (PORT d[3] (3067:3067:3067) (3518:3518:3518))
        (PORT d[4] (2551:2551:2551) (2995:2995:2995))
        (PORT d[5] (2267:2267:2267) (2634:2634:2634))
        (PORT d[6] (2872:2872:2872) (3300:3300:3300))
        (PORT d[7] (1539:1539:1539) (1778:1778:1778))
        (PORT d[8] (2073:2073:2073) (2402:2402:2402))
        (PORT d[9] (3036:3036:3036) (3486:3486:3486))
        (PORT d[10] (3134:3134:3134) (3639:3639:3639))
        (PORT d[11] (1814:1814:1814) (2107:2107:2107))
        (PORT d[12] (1239:1239:1239) (1445:1445:1445))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (1789:1789:1789) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1090:1090:1090) (1263:1263:1263))
        (PORT datac (636:636:636) (745:745:745))
        (PORT datad (1066:1066:1066) (1224:1224:1224))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1803:1803:1803))
        (PORT clk (1912:1912:1912) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2355:2355:2355))
        (PORT d[1] (1773:1773:1773) (2082:2082:2082))
        (PORT d[2] (2269:2269:2269) (2659:2659:2659))
        (PORT d[3] (2243:2243:2243) (2656:2656:2656))
        (PORT d[4] (2186:2186:2186) (2556:2556:2556))
        (PORT d[5] (2585:2585:2585) (3002:3002:3002))
        (PORT d[6] (1782:1782:1782) (2081:2081:2081))
        (PORT d[7] (1389:1389:1389) (1643:1643:1643))
        (PORT d[8] (1597:1597:1597) (1869:1869:1869))
        (PORT d[9] (2231:2231:2231) (2563:2563:2563))
        (PORT d[10] (2138:2138:2138) (2457:2457:2457))
        (PORT d[11] (1718:1718:1718) (2013:2013:2013))
        (PORT d[12] (2407:2407:2407) (2763:2763:2763))
        (PORT clk (1910:1910:1910) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1920:1920:1920))
        (PORT clk (1910:1910:1910) (2113:2113:2113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (2115:2115:2115))
        (PORT d[0] (1970:1970:1970) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (2116:2116:2116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1586:1586:1586))
        (PORT d[1] (1633:1633:1633) (1951:1951:1951))
        (PORT d[2] (1523:1523:1523) (1775:1775:1775))
        (PORT d[3] (1734:1734:1734) (2012:2012:2012))
        (PORT d[4] (2272:2272:2272) (2673:2673:2673))
        (PORT d[5] (2307:2307:2307) (2685:2685:2685))
        (PORT d[6] (1770:1770:1770) (2052:2052:2052))
        (PORT d[7] (2051:2051:2051) (2405:2405:2405))
        (PORT d[8] (1969:1969:1969) (2298:2298:2298))
        (PORT d[9] (1444:1444:1444) (1645:1645:1645))
        (PORT d[10] (2769:2769:2769) (3212:3212:3212))
        (PORT d[11] (1478:1478:1478) (1695:1695:1695))
        (PORT d[12] (2153:2153:2153) (2545:2545:2545))
        (PORT clk (1325:1325:1325) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT d[0] (1995:1995:1995) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1403:1403:1403))
        (PORT clk (1364:1364:1364) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1515:1515:1515))
        (PORT d[1] (1675:1675:1675) (1952:1952:1952))
        (PORT d[2] (2644:2644:2644) (3084:3084:3084))
        (PORT d[3] (2757:2757:2757) (3134:3134:3134))
        (PORT d[4] (2917:2917:2917) (3399:3399:3399))
        (PORT d[5] (1525:1525:1525) (1734:1734:1734))
        (PORT d[6] (1752:1752:1752) (2016:2016:2016))
        (PORT d[7] (1205:1205:1205) (1409:1409:1409))
        (PORT d[8] (1374:1374:1374) (1602:1602:1602))
        (PORT d[9] (2141:2141:2141) (2457:2457:2457))
        (PORT d[10] (2392:2392:2392) (2763:2763:2763))
        (PORT d[11] (1976:1976:1976) (2279:2279:2279))
        (PORT d[12] (2807:2807:2807) (3219:3219:3219))
        (PORT clk (1362:1362:1362) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1085:1085:1085))
        (PORT clk (1362:1362:1362) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1465:1465:1465))
        (PORT d[0] (1287:1287:1287) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3510:3510:3510))
        (PORT d[1] (1949:1949:1949) (2258:2258:2258))
        (PORT d[2] (1677:1677:1677) (1953:1953:1953))
        (PORT d[3] (2694:2694:2694) (3090:3090:3090))
        (PORT d[4] (2859:2859:2859) (3300:3300:3300))
        (PORT d[5] (2381:2381:2381) (2747:2747:2747))
        (PORT d[6] (1591:1591:1591) (1854:1854:1854))
        (PORT d[7] (2166:2166:2166) (2489:2489:2489))
        (PORT d[8] (2712:2712:2712) (3143:3143:3143))
        (PORT d[9] (3399:3399:3399) (3898:3898:3898))
        (PORT d[10] (2375:2375:2375) (2724:2724:2724))
        (PORT d[11] (2312:2312:2312) (2672:2672:2672))
        (PORT d[12] (1403:1403:1403) (1635:1635:1635))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (1072:1072:1072) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2050:2050:2050))
        (PORT clk (1502:1502:1502) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1355:1355:1355))
        (PORT d[1] (1505:1505:1505) (1740:1740:1740))
        (PORT d[2] (811:811:811) (945:945:945))
        (PORT d[3] (1495:1495:1495) (1722:1722:1722))
        (PORT d[4] (2127:2127:2127) (2475:2475:2475))
        (PORT d[5] (1651:1651:1651) (1908:1908:1908))
        (PORT d[6] (1984:1984:1984) (2317:2317:2317))
        (PORT d[7] (1253:1253:1253) (1472:1472:1472))
        (PORT d[8] (1642:1642:1642) (1887:1887:1887))
        (PORT d[9] (1630:1630:1630) (1888:1888:1888))
        (PORT d[10] (813:813:813) (943:943:943))
        (PORT d[11] (1487:1487:1487) (1721:1721:1721))
        (PORT d[12] (1326:1326:1326) (1529:1529:1529))
        (PORT clk (1500:1500:1500) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1230:1230:1230))
        (PORT clk (1500:1500:1500) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1650:1650:1650))
        (PORT d[0] (1417:1417:1417) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1651:1651:1651))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1145:1145:1145))
        (PORT d[1] (1444:1444:1444) (1690:1690:1690))
        (PORT d[2] (1089:1089:1089) (1271:1271:1271))
        (PORT d[3] (1959:1959:1959) (2251:2251:2251))
        (PORT d[4] (1668:1668:1668) (1948:1948:1948))
        (PORT d[5] (1722:1722:1722) (2020:2020:2020))
        (PORT d[6] (2428:2428:2428) (2839:2839:2839))
        (PORT d[7] (3124:3124:3124) (3639:3639:3639))
        (PORT d[8] (2242:2242:2242) (2630:2630:2630))
        (PORT d[9] (3535:3535:3535) (4056:4056:4056))
        (PORT d[10] (2046:2046:2046) (2348:2348:2348))
        (PORT d[11] (2099:2099:2099) (2397:2397:2397))
        (PORT d[12] (2491:2491:2491) (2915:2915:2915))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (1669:1669:1669) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1471:1471:1471))
        (PORT datab (678:678:678) (795:795:795))
        (PORT datac (633:633:633) (741:741:741))
        (PORT datad (641:641:641) (753:753:753))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1968:1968:1968))
        (PORT clk (1903:1903:1903) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2353:2353:2353))
        (PORT d[1] (1764:1764:1764) (2073:2073:2073))
        (PORT d[2] (2238:2238:2238) (2621:2621:2621))
        (PORT d[3] (2172:2172:2172) (2566:2566:2566))
        (PORT d[4] (2174:2174:2174) (2544:2544:2544))
        (PORT d[5] (2745:2745:2745) (3182:3182:3182))
        (PORT d[6] (1595:1595:1595) (1868:1868:1868))
        (PORT d[7] (1397:1397:1397) (1652:1652:1652))
        (PORT d[8] (1582:1582:1582) (1854:1854:1854))
        (PORT d[9] (2071:2071:2071) (2378:2378:2378))
        (PORT d[10] (2103:2103:2103) (2412:2412:2412))
        (PORT d[11] (1340:1340:1340) (1580:1580:1580))
        (PORT d[12] (1623:1623:1623) (1908:1908:1908))
        (PORT clk (1901:1901:1901) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1472:1472:1472))
        (PORT clk (1901:1901:1901) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1903:1903:1903) (2106:2106:2106))
        (PORT d[0] (1367:1367:1367) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1472:1472:1472))
        (PORT d[1] (1816:1816:1816) (2163:2163:2163))
        (PORT d[2] (1319:1319:1319) (1535:1535:1535))
        (PORT d[3] (1563:1563:1563) (1826:1826:1826))
        (PORT d[4] (1248:1248:1248) (1446:1446:1446))
        (PORT d[5] (2294:2294:2294) (2664:2664:2664))
        (PORT d[6] (1951:1951:1951) (2262:2262:2262))
        (PORT d[7] (2085:2085:2085) (2451:2451:2451))
        (PORT d[8] (1989:1989:1989) (2323:2323:2323))
        (PORT d[9] (1735:1735:1735) (1978:1978:1978))
        (PORT d[10] (2788:2788:2788) (3235:3235:3235))
        (PORT d[11] (1310:1310:1310) (1503:1503:1503))
        (PORT d[12] (2487:2487:2487) (2924:2924:2924))
        (PORT clk (1326:1326:1326) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (PORT d[0] (2003:2003:2003) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1332:1332:1332))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1009:1009:1009) (1146:1146:1146))
        (PORT datad (645:645:645) (757:757:757))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1915:1915:1915))
        (PORT clk (1682:1682:1682) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1750:1750:1750))
        (PORT d[1] (1722:1722:1722) (2014:2014:2014))
        (PORT d[2] (2540:2540:2540) (2971:2971:2971))
        (PORT d[3] (2341:2341:2341) (2656:2656:2656))
        (PORT d[4] (2441:2441:2441) (2861:2861:2861))
        (PORT d[5] (2185:2185:2185) (2535:2535:2535))
        (PORT d[6] (1633:1633:1633) (1889:1889:1889))
        (PORT d[7] (2175:2175:2175) (2494:2494:2494))
        (PORT d[8] (1553:1553:1553) (1806:1806:1806))
        (PORT d[9] (2718:2718:2718) (3138:3138:3138))
        (PORT d[10] (2550:2550:2550) (2944:2944:2944))
        (PORT d[11] (1437:1437:1437) (1676:1676:1676))
        (PORT d[12] (2248:2248:2248) (2582:2582:2582))
        (PORT clk (1680:1680:1680) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1567:1567:1567))
        (PORT clk (1680:1680:1680) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1849:1849:1849))
        (PORT d[0] (1698:1698:1698) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2358:2358:2358))
        (PORT d[1] (1736:1736:1736) (2009:2009:2009))
        (PORT d[2] (2608:2608:2608) (3007:3007:3007))
        (PORT d[3] (4017:4017:4017) (4607:4607:4607))
        (PORT d[4] (2272:2272:2272) (2666:2666:2666))
        (PORT d[5] (1975:1975:1975) (2305:2305:2305))
        (PORT d[6] (1976:1976:1976) (2276:2276:2276))
        (PORT d[7] (1441:1441:1441) (1690:1690:1690))
        (PORT d[8] (1825:1825:1825) (2130:2130:2130))
        (PORT d[9] (2482:2482:2482) (2851:2851:2851))
        (PORT d[10] (2190:2190:2190) (2548:2548:2548))
        (PORT d[11] (2140:2140:2140) (2477:2477:2477))
        (PORT d[12] (2107:2107:2107) (2476:2476:2476))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2167:2167:2167) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1617:1617:1617))
        (PORT clk (1771:1771:1771) (1961:1961:1961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2791:2791:2791))
        (PORT d[1] (1393:1393:1393) (1623:1623:1623))
        (PORT d[2] (1906:1906:1906) (2199:2199:2199))
        (PORT d[3] (2006:2006:2006) (2372:2372:2372))
        (PORT d[4] (2401:2401:2401) (2812:2812:2812))
        (PORT d[5] (1881:1881:1881) (2185:2185:2185))
        (PORT d[6] (1412:1412:1412) (1658:1658:1658))
        (PORT d[7] (1281:1281:1281) (1520:1520:1520))
        (PORT d[8] (1612:1612:1612) (1891:1891:1891))
        (PORT d[9] (1736:1736:1736) (1983:1983:1983))
        (PORT d[10] (1894:1894:1894) (2165:2165:2165))
        (PORT d[11] (1301:1301:1301) (1551:1551:1551))
        (PORT d[12] (1709:1709:1709) (1952:1952:1952))
        (PORT clk (1769:1769:1769) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1143:1143:1143))
        (PORT clk (1769:1769:1769) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1961:1961:1961))
        (PORT d[0] (1334:1334:1334) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1962:1962:1962))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1573:1573:1573))
        (PORT d[1] (1996:1996:1996) (2373:2373:2373))
        (PORT d[2] (1097:1097:1097) (1267:1267:1267))
        (PORT d[3] (1351:1351:1351) (1568:1568:1568))
        (PORT d[4] (1051:1051:1051) (1219:1219:1219))
        (PORT d[5] (2670:2670:2670) (3097:3097:3097))
        (PORT d[6] (1362:1362:1362) (1580:1580:1580))
        (PORT d[7] (2439:2439:2439) (2856:2856:2856))
        (PORT d[8] (1384:1384:1384) (1618:1618:1618))
        (PORT d[9] (2256:2256:2256) (2574:2574:2574))
        (PORT d[10] (1824:1824:1824) (2079:2079:2079))
        (PORT d[11] (1238:1238:1238) (1407:1407:1407))
        (PORT d[12] (1709:1709:1709) (2031:2031:2031))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (968:968:968) (1094:1094:1094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (767:767:767))
        (PORT datab (663:663:663) (780:780:780))
        (PORT datac (1168:1168:1168) (1366:1366:1366))
        (PORT datad (648:648:648) (749:749:749))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1838:1838:1838))
        (PORT clk (1682:1682:1682) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (3321:3321:3321))
        (PORT d[1] (1371:1371:1371) (1599:1599:1599))
        (PORT d[2] (1549:1549:1549) (1794:1794:1794))
        (PORT d[3] (2188:2188:2188) (2587:2587:2587))
        (PORT d[4] (2105:2105:2105) (2447:2447:2447))
        (PORT d[5] (1851:1851:1851) (2149:2149:2149))
        (PORT d[6] (1395:1395:1395) (1635:1635:1635))
        (PORT d[7] (1612:1612:1612) (1889:1889:1889))
        (PORT d[8] (1577:1577:1577) (1839:1839:1839))
        (PORT d[9] (2042:2042:2042) (2330:2330:2330))
        (PORT d[10] (2107:2107:2107) (2415:2415:2415))
        (PORT d[11] (1772:1772:1772) (2069:2069:2069))
        (PORT d[12] (1722:1722:1722) (1969:1969:1969))
        (PORT clk (1680:1680:1680) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (697:697:697))
        (PORT clk (1680:1680:1680) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1682:1682:1682) (1850:1850:1850))
        (PORT d[0] (958:958:958) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1683:1683:1683) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (767:767:767))
        (PORT d[1] (520:520:520) (609:609:609))
        (PORT d[2] (736:736:736) (862:862:862))
        (PORT d[3] (1015:1015:1015) (1182:1182:1182))
        (PORT d[4] (811:811:811) (932:932:932))
        (PORT d[5] (813:813:813) (928:928:928))
        (PORT d[6] (1542:1542:1542) (1801:1801:1801))
        (PORT d[7] (819:819:819) (946:946:946))
        (PORT d[8] (1769:1769:1769) (2061:2061:2061))
        (PORT d[9] (2469:2469:2469) (2820:2820:2820))
        (PORT d[10] (1350:1350:1350) (1545:1545:1545))
        (PORT d[11] (1636:1636:1636) (1871:1871:1871))
        (PORT d[12] (1909:1909:1909) (2259:2259:2259))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (1338:1338:1338) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1334:1334:1334))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1841:1841:1841))
        (PORT clk (1991:1991:1991) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2285:2285:2285))
        (PORT d[1] (1799:1799:1799) (2111:2111:2111))
        (PORT d[2] (2432:2432:2432) (2795:2795:2795))
        (PORT d[3] (2056:2056:2056) (2433:2433:2433))
        (PORT d[4] (2442:2442:2442) (2870:2870:2870))
        (PORT d[5] (2898:2898:2898) (3357:3357:3357))
        (PORT d[6] (1622:1622:1622) (1902:1902:1902))
        (PORT d[7] (1453:1453:1453) (1706:1706:1706))
        (PORT d[8] (1611:1611:1611) (1884:1884:1884))
        (PORT d[9] (2729:2729:2729) (3147:3147:3147))
        (PORT d[10] (2746:2746:2746) (3171:3171:3171))
        (PORT d[11] (1543:1543:1543) (1814:1814:1814))
        (PORT d[12] (2059:2059:2059) (2367:2367:2367))
        (PORT clk (1989:1989:1989) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1171:1171:1171))
        (PORT clk (1989:1989:1989) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2222:2222:2222))
        (PORT d[0] (1354:1354:1354) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2018:2018:2018))
        (PORT d[1] (1627:1627:1627) (1940:1940:1940))
        (PORT d[2] (2047:2047:2047) (2364:2364:2364))
        (PORT d[3] (2081:2081:2081) (2417:2417:2417))
        (PORT d[4] (2405:2405:2405) (2822:2822:2822))
        (PORT d[5] (1914:1914:1914) (2226:2226:2226))
        (PORT d[6] (1403:1403:1403) (1635:1635:1635))
        (PORT d[7] (1658:1658:1658) (1951:1951:1951))
        (PORT d[8] (1535:1535:1535) (1789:1789:1789))
        (PORT d[9] (1887:1887:1887) (2142:2142:2142))
        (PORT d[10] (2416:2416:2416) (2806:2806:2806))
        (PORT d[11] (2087:2087:2087) (2430:2430:2430))
        (PORT d[12] (2160:2160:2160) (2551:2551:2551))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (1620:1620:1620) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (770:770:770))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (359:359:359) (415:415:415))
        (PORT datad (873:873:873) (1013:1013:1013))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (357:357:357) (430:430:430))
        (PORT datac (625:625:625) (730:730:730))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (357:357:357) (431:431:431))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (747:747:747))
        (PORT datab (156:156:156) (205:205:205))
        (PORT datac (584:584:584) (695:695:695))
        (PORT datad (531:531:531) (606:606:606))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (223:223:223) (774:774:774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (659:659:659) (710:710:710))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1505:1505:1505))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (948:948:948) (1007:1007:1007))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (3050:3050:3050))
        (PORT clk (1780:1780:1780) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2398:2398:2398))
        (PORT d[1] (1651:1651:1651) (1935:1935:1935))
        (PORT d[2] (2349:2349:2349) (2747:2747:2747))
        (PORT d[3] (1209:1209:1209) (1437:1437:1437))
        (PORT d[4] (2122:2122:2122) (2460:2460:2460))
        (PORT d[5] (2473:2473:2473) (2877:2877:2877))
        (PORT d[6] (2564:2564:2564) (3017:3017:3017))
        (PORT d[7] (1520:1520:1520) (1792:1792:1792))
        (PORT d[8] (1759:1759:1759) (2056:2056:2056))
        (PORT d[9] (3042:3042:3042) (3530:3530:3530))
        (PORT d[10] (2764:2764:2764) (3203:3203:3203))
        (PORT d[11] (1887:1887:1887) (2210:2210:2210))
        (PORT d[12] (2947:2947:2947) (3428:3428:3428))
        (PORT clk (1778:1778:1778) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1604:1604:1604))
        (PORT clk (1778:1778:1778) (1974:1974:1974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1976:1976:1976))
        (PORT d[0] (1686:1686:1686) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (3101:3101:3101))
        (PORT d[1] (1205:1205:1205) (1437:1437:1437))
        (PORT d[2] (2789:2789:2789) (3209:3209:3209))
        (PORT d[3] (2310:2310:2310) (2685:2685:2685))
        (PORT d[4] (2891:2891:2891) (3364:3364:3364))
        (PORT d[5] (2180:2180:2180) (2511:2511:2511))
        (PORT d[6] (2625:2625:2625) (3069:3069:3069))
        (PORT d[7] (2390:2390:2390) (2786:2786:2786))
        (PORT d[8] (2262:2262:2262) (2608:2608:2608))
        (PORT d[9] (3431:3431:3431) (3957:3957:3957))
        (PORT d[10] (1955:1955:1955) (2252:2252:2252))
        (PORT d[11] (2236:2236:2236) (2607:2607:2607))
        (PORT d[12] (2640:2640:2640) (3041:3041:3041))
        (PORT clk (1294:1294:1294) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1320:1320:1320))
        (PORT d[0] (1068:1068:1068) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3607:3607:3607))
        (PORT clk (1984:1984:1984) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2111:2111:2111))
        (PORT d[1] (1780:1780:1780) (2086:2086:2086))
        (PORT d[2] (2439:2439:2439) (2806:2806:2806))
        (PORT d[3] (2064:2064:2064) (2450:2450:2450))
        (PORT d[4] (2441:2441:2441) (2862:2862:2862))
        (PORT d[5] (3057:3057:3057) (3532:3532:3532))
        (PORT d[6] (1635:1635:1635) (1921:1921:1921))
        (PORT d[7] (1288:1288:1288) (1519:1519:1519))
        (PORT d[8] (1618:1618:1618) (1893:1893:1893))
        (PORT d[9] (2418:2418:2418) (2773:2773:2773))
        (PORT d[10] (2318:2318:2318) (2666:2666:2666))
        (PORT d[11] (1368:1368:1368) (1617:1617:1617))
        (PORT d[12] (2213:2213:2213) (2547:2547:2547))
        (PORT clk (1982:1982:1982) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1541:1541:1541))
        (PORT clk (1982:1982:1982) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (2215:2215:2215))
        (PORT d[0] (1684:1684:1684) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1815:1815:1815))
        (PORT d[1] (1643:1643:1643) (1952:1952:1952))
        (PORT d[2] (1709:1709:1709) (1985:1985:1985))
        (PORT d[3] (1923:1923:1923) (2243:2243:2243))
        (PORT d[4] (1991:1991:1991) (2357:2357:2357))
        (PORT d[5] (1935:1935:1935) (2256:2256:2256))
        (PORT d[6] (1580:1580:1580) (1840:1840:1840))
        (PORT d[7] (1685:1685:1685) (1985:1985:1985))
        (PORT d[8] (1624:1624:1624) (1908:1908:1908))
        (PORT d[9] (1628:1628:1628) (1856:1856:1856))
        (PORT d[10] (2412:2412:2412) (2796:2796:2796))
        (PORT d[11] (2403:2403:2403) (2789:2789:2789))
        (PORT d[12] (2005:2005:2005) (2375:2375:2375))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (1383:1383:1383) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2698:2698:2698))
        (PORT clk (1670:1670:1670) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1768:1768:1768))
        (PORT d[1] (1741:1741:1741) (2034:2034:2034))
        (PORT d[2] (2664:2664:2664) (3108:3108:3108))
        (PORT d[3] (2343:2343:2343) (2654:2654:2654))
        (PORT d[4] (2465:2465:2465) (2894:2894:2894))
        (PORT d[5] (2184:2184:2184) (2532:2532:2532))
        (PORT d[6] (1667:1667:1667) (1939:1939:1939))
        (PORT d[7] (2120:2120:2120) (2430:2430:2430))
        (PORT d[8] (1565:1565:1565) (1816:1816:1816))
        (PORT d[9] (2713:2713:2713) (3128:3128:3128))
        (PORT d[10] (2552:2552:2552) (2954:2954:2954))
        (PORT d[11] (1446:1446:1446) (1685:1685:1685))
        (PORT d[12] (2262:2262:2262) (2598:2598:2598))
        (PORT clk (1668:1668:1668) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1529:1529:1529))
        (PORT clk (1668:1668:1668) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1833:1833:1833))
        (PORT d[0] (1523:1523:1523) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (2166:2166:2166))
        (PORT d[1] (1725:1725:1725) (2000:2000:2000))
        (PORT d[2] (2583:2583:2583) (2968:2968:2968))
        (PORT d[3] (4027:4027:4027) (4615:4615:4615))
        (PORT d[4] (2279:2279:2279) (2671:2671:2671))
        (PORT d[5] (1819:1819:1819) (2132:2132:2132))
        (PORT d[6] (1961:1961:1961) (2259:2259:2259))
        (PORT d[7] (1416:1416:1416) (1660:1660:1660))
        (PORT d[8] (1806:1806:1806) (2101:2101:2101))
        (PORT d[9] (2624:2624:2624) (3004:3004:3004))
        (PORT d[10] (2133:2133:2133) (2472:2472:2472))
        (PORT d[11] (2009:2009:2009) (2323:2323:2323))
        (PORT d[12] (1934:1934:1934) (2274:2274:2274))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (2301:2301:2301) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (515:515:515))
        (PORT datab (1335:1335:1335) (1523:1523:1523))
        (PORT datac (1760:1760:1760) (2011:2011:2011))
        (PORT datad (330:330:330) (397:397:397))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2653:2653:2653))
        (PORT clk (1575:1575:1575) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1789:1789:1789))
        (PORT d[1] (1907:1907:1907) (2239:2239:2239))
        (PORT d[2] (2634:2634:2634) (3073:3073:3073))
        (PORT d[3] (2006:2006:2006) (2277:2277:2277))
        (PORT d[4] (2228:2228:2228) (2612:2612:2612))
        (PORT d[5] (2128:2128:2128) (2459:2459:2459))
        (PORT d[6] (2007:2007:2007) (2323:2323:2323))
        (PORT d[7] (1303:1303:1303) (1536:1536:1536))
        (PORT d[8] (1896:1896:1896) (2196:2196:2196))
        (PORT d[9] (2522:2522:2522) (2907:2907:2907))
        (PORT d[10] (2493:2493:2493) (2872:2872:2872))
        (PORT d[11] (1312:1312:1312) (1543:1543:1543))
        (PORT d[12] (2798:2798:2798) (3209:3209:3209))
        (PORT clk (1573:1573:1573) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1480:1480:1480))
        (PORT clk (1573:1573:1573) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1712:1712:1712))
        (PORT d[0] (1464:1464:1464) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2086:2086:2086))
        (PORT d[1] (2329:2329:2329) (2694:2694:2694))
        (PORT d[2] (3175:3175:3175) (3661:3661:3661))
        (PORT d[3] (3453:3453:3453) (3961:3961:3961))
        (PORT d[4] (2180:2180:2180) (2574:2574:2574))
        (PORT d[5] (1823:1823:1823) (2140:2140:2140))
        (PORT d[6] (2539:2539:2539) (2923:2923:2923))
        (PORT d[7] (1079:1079:1079) (1268:1268:1268))
        (PORT d[8] (2234:2234:2234) (2601:2601:2601))
        (PORT d[9] (2670:2670:2670) (3066:3066:3066))
        (PORT d[10] (2755:2755:2755) (3203:3203:3203))
        (PORT d[11] (1797:1797:1797) (2095:2095:2095))
        (PORT d[12] (1431:1431:1431) (1676:1676:1676))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (1433:1433:1433) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1456:1456:1456))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (396:396:396) (486:486:486))
        (PORT datad (1814:1814:1814) (2035:2035:2035))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (3258:3258:3258))
        (PORT clk (1918:1918:1918) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2416:2416:2416))
        (PORT d[1] (1623:1623:1623) (1917:1917:1917))
        (PORT d[2] (2314:2314:2314) (2702:2702:2702))
        (PORT d[3] (1715:1715:1715) (2020:2020:2020))
        (PORT d[4] (2225:2225:2225) (2600:2600:2600))
        (PORT d[5] (2524:2524:2524) (2939:2939:2939))
        (PORT d[6] (2386:2386:2386) (2817:2817:2817))
        (PORT d[7] (1489:1489:1489) (1754:1754:1754))
        (PORT d[8] (1859:1859:1859) (2186:2186:2186))
        (PORT d[9] (2823:2823:2823) (3279:3279:3279))
        (PORT d[10] (2574:2574:2574) (2981:2981:2981))
        (PORT d[11] (2058:2058:2058) (2411:2411:2411))
        (PORT d[12] (2699:2699:2699) (3060:3060:3060))
        (PORT clk (1916:1916:1916) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1567:1567:1567))
        (PORT clk (1916:1916:1916) (2130:2130:2130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (2132:2132:2132))
        (PORT d[0] (1683:1683:1683) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3124:3124:3124))
        (PORT d[1] (1280:1280:1280) (1529:1529:1529))
        (PORT d[2] (2968:2968:2968) (3408:3408:3408))
        (PORT d[3] (2646:2646:2646) (3065:3065:3065))
        (PORT d[4] (3066:3066:3066) (3563:3563:3563))
        (PORT d[5] (2355:2355:2355) (2709:2709:2709))
        (PORT d[6] (2781:2781:2781) (3243:3243:3243))
        (PORT d[7] (2569:2569:2569) (2987:2987:2987))
        (PORT d[8] (2448:2448:2448) (2828:2828:2828))
        (PORT d[9] (3479:3479:3479) (3999:3999:3999))
        (PORT d[10] (1708:1708:1708) (1969:1969:1969))
        (PORT d[11] (2237:2237:2237) (2606:2606:2606))
        (PORT d[12] (2675:2675:2675) (3087:3087:3087))
        (PORT clk (1278:1278:1278) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1303:1303:1303))
        (PORT d[0] (2828:2828:2828) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1302:1302:1302))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3361:3361:3361))
        (PORT clk (1800:1800:1800) (1993:1993:1993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2842:2842:2842))
        (PORT d[1] (1978:1978:1978) (2327:2327:2327))
        (PORT d[2] (1892:1892:1892) (2217:2217:2217))
        (PORT d[3] (2009:2009:2009) (2381:2381:2381))
        (PORT d[4] (2341:2341:2341) (2738:2738:2738))
        (PORT d[5] (2854:2854:2854) (3320:3320:3320))
        (PORT d[6] (1774:1774:1774) (2081:2081:2081))
        (PORT d[7] (1682:1682:1682) (1970:1970:1970))
        (PORT d[8] (2008:2008:2008) (2355:2355:2355))
        (PORT d[9] (2238:2238:2238) (2551:2551:2551))
        (PORT d[10] (2724:2724:2724) (3139:3139:3139))
        (PORT d[11] (1143:1143:1143) (1365:1365:1365))
        (PORT d[12] (1708:1708:1708) (2016:2016:2016))
        (PORT clk (1798:1798:1798) (1991:1991:1991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1495:1495:1495))
        (PORT clk (1798:1798:1798) (1991:1991:1991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1993:1993:1993))
        (PORT d[0] (1625:1625:1625) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1641:1641:1641))
        (PORT d[1] (1604:1604:1604) (1918:1918:1918))
        (PORT d[2] (1178:1178:1178) (1370:1370:1370))
        (PORT d[3] (1145:1145:1145) (1360:1360:1360))
        (PORT d[4] (2567:2567:2567) (3025:3025:3025))
        (PORT d[5] (1655:1655:1655) (1915:1915:1915))
        (PORT d[6] (816:816:816) (942:942:942))
        (PORT d[7] (2588:2588:2588) (3015:3015:3015))
        (PORT d[8] (2191:2191:2191) (2564:2564:2564))
        (PORT d[9] (2304:2304:2304) (2638:2638:2638))
        (PORT d[10] (2776:2776:2776) (3216:3216:3216))
        (PORT d[11] (3010:3010:3010) (3497:3497:3497))
        (PORT d[12] (1539:1539:1539) (1836:1836:1836))
        (PORT clk (1349:1349:1349) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT d[0] (1035:1035:1035) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2548:2548:2548))
        (PORT clk (1486:1486:1486) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2136:2136:2136))
        (PORT d[1] (1693:1693:1693) (1965:1965:1965))
        (PORT d[2] (2470:2470:2470) (2869:2869:2869))
        (PORT d[3] (1353:1353:1353) (1602:1602:1602))
        (PORT d[4] (1713:1713:1713) (1994:1994:1994))
        (PORT d[5] (2054:2054:2054) (2381:2381:2381))
        (PORT d[6] (2100:2100:2100) (2460:2460:2460))
        (PORT d[7] (1885:1885:1885) (2228:2228:2228))
        (PORT d[8] (1233:1233:1233) (1450:1450:1450))
        (PORT d[9] (3133:3133:3133) (3620:3620:3620))
        (PORT d[10] (2694:2694:2694) (3125:3125:3125))
        (PORT d[11] (1575:1575:1575) (1838:1838:1838))
        (PORT d[12] (1594:1594:1594) (1822:1822:1822))
        (PORT clk (1484:1484:1484) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1183:1183:1183))
        (PORT clk (1484:1484:1484) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1619:1619:1619))
        (PORT d[0] (1337:1337:1337) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2055:2055:2055))
        (PORT d[1] (1430:1430:1430) (1678:1678:1678))
        (PORT d[2] (967:967:967) (1144:1144:1144))
        (PORT d[3] (1699:1699:1699) (1981:1981:1981))
        (PORT d[4] (2207:2207:2207) (2564:2564:2564))
        (PORT d[5] (1635:1635:1635) (1884:1884:1884))
        (PORT d[6] (2018:2018:2018) (2359:2359:2359))
        (PORT d[7] (2409:2409:2409) (2813:2813:2813))
        (PORT d[8] (1324:1324:1324) (1524:1524:1524))
        (PORT d[9] (3224:3224:3224) (3704:3704:3704))
        (PORT d[10] (2089:2089:2089) (2417:2417:2417))
        (PORT d[11] (1436:1436:1436) (1656:1656:1656))
        (PORT d[12] (2311:2311:2311) (2712:2712:2712))
        (PORT clk (1347:1347:1347) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT d[0] (1328:1328:1328) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (687:687:687))
        (PORT clk (1261:1261:1261) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1261:1261:1261))
        (PORT d[1] (1093:1093:1093) (1248:1248:1248))
        (PORT d[2] (2729:2729:2729) (3162:3162:3162))
        (PORT d[3] (2052:2052:2052) (2310:2310:2310))
        (PORT d[4] (917:917:917) (1052:1052:1052))
        (PORT d[5] (1320:1320:1320) (1499:1499:1499))
        (PORT d[6] (1384:1384:1384) (1582:1582:1582))
        (PORT d[7] (1196:1196:1196) (1398:1398:1398))
        (PORT d[8] (993:993:993) (1148:1148:1148))
        (PORT d[9] (2653:2653:2653) (3049:3049:3049))
        (PORT d[10] (1634:1634:1634) (1887:1887:1887))
        (PORT d[11] (1142:1142:1142) (1342:1342:1342))
        (PORT d[12] (1128:1128:1128) (1297:1297:1297))
        (PORT clk (1259:1259:1259) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (1067:1067:1067))
        (PORT clk (1259:1259:1259) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1351:1351:1351))
        (PORT d[0] (1268:1268:1268) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2896:2896:2896))
        (PORT d[1] (1573:1573:1573) (1834:1834:1834))
        (PORT d[2] (1136:1136:1136) (1335:1335:1335))
        (PORT d[3] (2151:2151:2151) (2469:2469:2469))
        (PORT d[4] (2305:2305:2305) (2667:2667:2667))
        (PORT d[5] (1851:1851:1851) (2142:2142:2142))
        (PORT d[6] (2200:2200:2200) (2566:2566:2566))
        (PORT d[7] (1792:1792:1792) (2064:2064:2064))
        (PORT d[8] (2173:2173:2173) (2528:2528:2528))
        (PORT d[9] (3226:3226:3226) (3699:3699:3699))
        (PORT d[10] (2026:2026:2026) (2321:2321:2321))
        (PORT d[11] (2364:2364:2364) (2736:2736:2736))
        (PORT d[12] (1890:1890:1890) (2190:2190:2190))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2394:2394:2394) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (629:629:629))
        (PORT datab (879:879:879) (1014:1014:1014))
        (PORT datac (1213:1213:1213) (1403:1403:1403))
        (PORT datad (522:522:522) (614:614:614))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1370:1370:1370))
        (PORT datab (910:910:910) (1025:1025:1025))
        (PORT datac (498:498:498) (605:605:605))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3062:3062:3062))
        (PORT clk (1935:1935:1935) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2603:2603:2603))
        (PORT d[1] (1597:1597:1597) (1877:1877:1877))
        (PORT d[2] (2256:2256:2256) (2620:2620:2620))
        (PORT d[3] (1586:1586:1586) (1881:1881:1881))
        (PORT d[4] (2265:2265:2265) (2656:2656:2656))
        (PORT d[5] (2267:2267:2267) (2642:2642:2642))
        (PORT d[6] (1625:1625:1625) (1914:1914:1914))
        (PORT d[7] (1967:1967:1967) (2299:2299:2299))
        (PORT d[8] (1776:1776:1776) (2077:2077:2077))
        (PORT d[9] (2939:2939:2939) (3398:3398:3398))
        (PORT d[10] (2810:2810:2810) (3255:3255:3255))
        (PORT d[11] (1439:1439:1439) (1707:1707:1707))
        (PORT d[12] (2434:2434:2434) (2824:2824:2824))
        (PORT clk (1933:1933:1933) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1335:1335:1335))
        (PORT clk (1933:1933:1933) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (2156:2156:2156))
        (PORT d[0] (1487:1487:1487) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (2029:2029:2029))
        (PORT d[1] (1979:1979:1979) (2358:2358:2358))
        (PORT d[2] (1402:1402:1402) (1646:1646:1646))
        (PORT d[3] (1339:1339:1339) (1572:1572:1572))
        (PORT d[4] (2459:2459:2459) (2910:2910:2910))
        (PORT d[5] (1770:1770:1770) (2063:2063:2063))
        (PORT d[6] (2082:2082:2082) (2452:2452:2452))
        (PORT d[7] (2360:2360:2360) (2714:2714:2714))
        (PORT d[8] (2341:2341:2341) (2748:2748:2748))
        (PORT d[9] (3192:3192:3192) (3653:3653:3653))
        (PORT d[10] (1259:1259:1259) (1452:1452:1452))
        (PORT d[11] (2847:2847:2847) (3311:3311:3311))
        (PORT d[12] (1884:1884:1884) (2234:2234:2234))
        (PORT clk (1325:1325:1325) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (PORT d[0] (953:953:953) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2594:2594:2594))
        (PORT clk (1725:1725:1725) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (2076:2076:2076))
        (PORT d[1] (2032:2032:2032) (2358:2358:2358))
        (PORT d[2] (2126:2126:2126) (2489:2489:2489))
        (PORT d[3] (1332:1332:1332) (1575:1575:1575))
        (PORT d[4] (1574:1574:1574) (1834:1834:1834))
        (PORT d[5] (2193:2193:2193) (2548:2548:2548))
        (PORT d[6] (2153:2153:2153) (2518:2518:2518))
        (PORT d[7] (1665:1665:1665) (1975:1975:1975))
        (PORT d[8] (1634:1634:1634) (1918:1918:1918))
        (PORT d[9] (2752:2752:2752) (3186:3186:3186))
        (PORT d[10] (2623:2623:2623) (3040:3040:3040))
        (PORT d[11] (1471:1471:1471) (1740:1740:1740))
        (PORT d[12] (2143:2143:2143) (2446:2446:2446))
        (PORT clk (1723:1723:1723) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1540:1540:1540))
        (PORT clk (1723:1723:1723) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1906:1906:1906))
        (PORT d[0] (1662:1662:1662) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2692:2692:2692))
        (PORT d[1] (1465:1465:1465) (1717:1717:1717))
        (PORT d[2] (985:985:985) (1165:1165:1165))
        (PORT d[3] (1988:1988:1988) (2299:2299:2299))
        (PORT d[4] (2482:2482:2482) (2888:2888:2888))
        (PORT d[5] (1315:1315:1315) (1531:1531:1531))
        (PORT d[6] (2298:2298:2298) (2688:2688:2688))
        (PORT d[7] (2281:2281:2281) (2644:2644:2644))
        (PORT d[8] (1716:1716:1716) (1962:1962:1962))
        (PORT d[9] (3445:3445:3445) (3974:3974:3974))
        (PORT d[10] (1823:1823:1823) (2114:2114:2114))
        (PORT d[11] (1766:1766:1766) (2061:2061:2061))
        (PORT d[12] (1725:1725:1725) (1977:1977:1977))
        (PORT clk (1334:1334:1334) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT d[0] (2489:2489:2489) (2837:2837:2837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (394:394:394) (472:472:472))
        (PORT clk (1175:1175:1175) (1208:1208:1208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1421:1421:1421))
        (PORT d[1] (1652:1652:1652) (1921:1921:1921))
        (PORT d[2] (2431:2431:2431) (2828:2828:2828))
        (PORT d[3] (1564:1564:1564) (1764:1764:1764))
        (PORT d[4] (1179:1179:1179) (1333:1333:1333))
        (PORT d[5] (1691:1691:1691) (1920:1920:1920))
        (PORT d[6] (959:959:959) (1114:1114:1114))
        (PORT d[7] (1550:1550:1550) (1806:1806:1806))
        (PORT d[8] (1138:1138:1138) (1317:1317:1317))
        (PORT d[9] (2442:2442:2442) (2807:2807:2807))
        (PORT d[10] (1130:1130:1130) (1296:1296:1296))
        (PORT d[11] (920:920:920) (1088:1088:1088))
        (PORT d[12] (1150:1150:1150) (1335:1335:1335))
        (PORT clk (1173:1173:1173) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1139:1139:1139))
        (PORT clk (1173:1173:1173) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1208:1208:1208))
        (PORT d[0] (1316:1316:1316) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1209:1209:1209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1209:1209:1209))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2696:2696:2696))
        (PORT d[1] (1225:1225:1225) (1432:1432:1432))
        (PORT d[2] (1126:1126:1126) (1322:1322:1322))
        (PORT d[3] (2086:2086:2086) (2381:2381:2381))
        (PORT d[4] (2103:2103:2103) (2435:2435:2435))
        (PORT d[5] (2028:2028:2028) (2347:2347:2347))
        (PORT d[6] (1816:1816:1816) (2122:2122:2122))
        (PORT d[7] (1623:1623:1623) (1876:1876:1876))
        (PORT d[8] (2116:2116:2116) (2451:2451:2451))
        (PORT d[9] (3359:3359:3359) (3847:3847:3847))
        (PORT d[10] (1764:1764:1764) (2012:2012:2012))
        (PORT d[11] (2176:2176:2176) (2520:2520:2520))
        (PORT d[12] (1696:1696:1696) (1967:1967:1967))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2176:2176:2176) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3060:3060:3060))
        (PORT clk (1975:1975:1975) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2444:2444:2444))
        (PORT d[1] (1823:1823:1823) (2133:2133:2133))
        (PORT d[2] (1938:1938:1938) (2273:2273:2273))
        (PORT d[3] (1424:1424:1424) (1699:1699:1699))
        (PORT d[4] (2046:2046:2046) (2397:2397:2397))
        (PORT d[5] (2448:2448:2448) (2855:2855:2855))
        (PORT d[6] (2007:2007:2007) (2373:2373:2373))
        (PORT d[7] (1316:1316:1316) (1552:1552:1552))
        (PORT d[8] (1873:1873:1873) (2204:2204:2204))
        (PORT d[9] (2825:2825:2825) (3277:3277:3277))
        (PORT d[10] (2437:2437:2437) (2817:2817:2817))
        (PORT d[11] (1855:1855:1855) (2176:2176:2176))
        (PORT d[12] (2768:2768:2768) (3226:3226:3226))
        (PORT clk (1973:1973:1973) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1786:1786:1786))
        (PORT clk (1973:1973:1973) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (2203:2203:2203))
        (PORT d[0] (1856:1856:1856) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3497:3497:3497))
        (PORT d[1] (1647:1647:1647) (1948:1948:1948))
        (PORT d[2] (3449:3449:3449) (3952:3952:3952))
        (PORT d[3] (2845:2845:2845) (3287:3287:3287))
        (PORT d[4] (3251:3251:3251) (3768:3768:3768))
        (PORT d[5] (2538:2538:2538) (2918:2918:2918))
        (PORT d[6] (3124:3124:3124) (3629:3629:3629))
        (PORT d[7] (1961:1961:1961) (2273:2273:2273))
        (PORT d[8] (2606:2606:2606) (2998:2998:2998))
        (PORT d[9] (3778:3778:3778) (4345:4345:4345))
        (PORT d[10] (2058:2058:2058) (2366:2366:2366))
        (PORT d[11] (2563:2563:2563) (2972:2972:2972))
        (PORT d[12] (3030:3030:3030) (3489:3489:3489))
        (PORT clk (1272:1272:1272) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (PORT d[0] (1129:1129:1129) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (2199:2199:2199))
        (PORT datab (1014:1014:1014) (1153:1153:1153))
        (PORT datac (499:499:499) (607:607:607))
        (PORT datad (522:522:522) (614:614:614))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (625:625:625))
        (PORT datab (1090:1090:1090) (1252:1252:1252))
        (PORT datac (1164:1164:1164) (1331:1331:1331))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (400:400:400) (488:488:488))
        (PORT datac (483:483:483) (581:581:581))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2456:2456:2456))
        (PORT clk (1540:1540:1540) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1992:1992:1992))
        (PORT d[1] (1772:1772:1772) (2075:2075:2075))
        (PORT d[2] (2621:2621:2621) (3053:3053:3053))
        (PORT d[3] (2021:2021:2021) (2290:2290:2290))
        (PORT d[4] (2359:2359:2359) (2765:2765:2765))
        (PORT d[5] (1963:1963:1963) (2275:2275:2275))
        (PORT d[6] (2042:2042:2042) (2370:2370:2370))
        (PORT d[7] (1449:1449:1449) (1700:1700:1700))
        (PORT d[8] (1375:1375:1375) (1605:1605:1605))
        (PORT d[9] (2513:2513:2513) (2892:2892:2892))
        (PORT d[10] (2350:2350:2350) (2702:2702:2702))
        (PORT d[11] (1294:1294:1294) (1520:1520:1520))
        (PORT d[12] (2798:2798:2798) (3210:3210:3210))
        (PORT clk (1538:1538:1538) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1430:1430:1430))
        (PORT clk (1538:1538:1538) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1670:1670:1670))
        (PORT d[0] (1562:1562:1562) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2234:2234:2234))
        (PORT d[1] (2340:2340:2340) (2708:2708:2708))
        (PORT d[2] (2392:2392:2392) (2763:2763:2763))
        (PORT d[3] (3448:3448:3448) (3958:3958:3958))
        (PORT d[4] (2188:2188:2188) (2583:2583:2583))
        (PORT d[5] (1819:1819:1819) (2130:2130:2130))
        (PORT d[6] (2540:2540:2540) (2924:2924:2924))
        (PORT d[7] (1069:1069:1069) (1256:1256:1256))
        (PORT d[8] (2366:2366:2366) (2748:2748:2748))
        (PORT d[9] (2836:2836:2836) (3259:3259:3259))
        (PORT d[10] (2756:2756:2756) (3204:3204:3204))
        (PORT d[11] (1769:1769:1769) (2057:2057:2057))
        (PORT d[12] (1600:1600:1600) (1870:1870:1870))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (1451:1451:1451) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3236:3236:3236))
        (PORT clk (1816:1816:1816) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2440:2440:2440))
        (PORT d[1] (1634:1634:1634) (1921:1921:1921))
        (PORT d[2] (2302:2302:2302) (2685:2685:2685))
        (PORT d[3] (1231:1231:1231) (1467:1467:1467))
        (PORT d[4] (2224:2224:2224) (2594:2594:2594))
        (PORT d[5] (2517:2517:2517) (2931:2931:2931))
        (PORT d[6] (2385:2385:2385) (2816:2816:2816))
        (PORT d[7] (1334:1334:1334) (1577:1577:1577))
        (PORT d[8] (1975:1975:1975) (2327:2327:2327))
        (PORT d[9] (2836:2836:2836) (3294:3294:3294))
        (PORT d[10] (2580:2580:2580) (2992:2992:2992))
        (PORT d[11] (1701:1701:1701) (2003:2003:2003))
        (PORT d[12] (2783:2783:2783) (3244:3244:3244))
        (PORT clk (1814:1814:1814) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1517:1517:1517))
        (PORT clk (1814:1814:1814) (2018:2018:2018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (2020:2020:2020))
        (PORT d[0] (1636:1636:1636) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (3295:3295:3295))
        (PORT d[1] (1439:1439:1439) (1707:1707:1707))
        (PORT d[2] (3112:3112:3112) (3576:3576:3576))
        (PORT d[3] (2500:2500:2500) (2900:2900:2900))
        (PORT d[4] (3080:3080:3080) (3579:3579:3579))
        (PORT d[5] (2361:2361:2361) (2716:2716:2716))
        (PORT d[6] (2806:2806:2806) (3276:3276:3276))
        (PORT d[7] (2744:2744:2744) (3187:3187:3187))
        (PORT d[8] (2457:2457:2457) (2836:2836:2836))
        (PORT d[9] (3610:3610:3610) (4160:4160:4160))
        (PORT d[10] (1724:1724:1724) (1993:1993:1993))
        (PORT d[11] (2426:2426:2426) (2830:2830:2830))
        (PORT d[12] (2829:2829:2829) (3258:3258:3258))
        (PORT clk (1272:1272:1272) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1297:1297:1297))
        (PORT d[0] (1065:1065:1065) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2720:2720:2720))
        (PORT clk (1794:1794:1794) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1933:1933:1933))
        (PORT d[1] (1751:1751:1751) (2048:2048:2048))
        (PORT d[2] (2662:2662:2662) (3106:3106:3106))
        (PORT d[3] (2617:2617:2617) (2961:2961:2961))
        (PORT d[4] (2430:2430:2430) (2847:2847:2847))
        (PORT d[5] (2354:2354:2354) (2726:2726:2726))
        (PORT d[6] (1789:1789:1789) (2062:2062:2062))
        (PORT d[7] (2246:2246:2246) (2568:2568:2568))
        (PORT d[8] (1742:1742:1742) (2023:2023:2023))
        (PORT d[9] (2893:2893:2893) (3333:3333:3333))
        (PORT d[10] (2720:2720:2720) (3142:3142:3142))
        (PORT d[11] (1591:1591:1591) (1849:1849:1849))
        (PORT d[12] (2435:2435:2435) (2796:2796:2796))
        (PORT clk (1792:1792:1792) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1584:1584:1584))
        (PORT clk (1792:1792:1792) (1969:1969:1969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1971:1971:1971))
        (PORT d[0] (1699:1699:1699) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (2281:2281:2281))
        (PORT d[1] (1581:1581:1581) (1832:1832:1832))
        (PORT d[2] (2576:2576:2576) (2973:2973:2973))
        (PORT d[3] (4038:4038:4038) (4631:4631:4631))
        (PORT d[4] (2149:2149:2149) (2525:2525:2525))
        (PORT d[5] (1799:1799:1799) (2104:2104:2104))
        (PORT d[6] (1700:1700:1700) (1966:1966:1966))
        (PORT d[7] (1428:1428:1428) (1672:1672:1672))
        (PORT d[8] (1814:1814:1814) (2112:2112:2112))
        (PORT d[9] (2643:2643:2643) (3029:3029:3029))
        (PORT d[10] (2044:2044:2044) (2382:2382:2382))
        (PORT d[11] (2030:2030:2030) (2351:2351:2351))
        (PORT d[12] (1939:1939:1939) (2285:2285:2285))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (1997:1997:1997) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (3077:3077:3077))
        (PORT clk (1987:1987:1987) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2608:2608:2608))
        (PORT d[1] (2026:2026:2026) (2347:2347:2347))
        (PORT d[2] (2059:2059:2059) (2393:2393:2393))
        (PORT d[3] (1624:1624:1624) (1937:1937:1937))
        (PORT d[4] (2092:2092:2092) (2461:2461:2461))
        (PORT d[5] (2347:2347:2347) (2720:2720:2720))
        (PORT d[6] (1647:1647:1647) (1939:1939:1939))
        (PORT d[7] (1780:1780:1780) (2083:2083:2083))
        (PORT d[8] (1806:1806:1806) (2121:2121:2121))
        (PORT d[9] (2771:2771:2771) (3207:3207:3207))
        (PORT d[10] (2625:2625:2625) (3041:3041:3041))
        (PORT d[11] (1431:1431:1431) (1703:1703:1703))
        (PORT d[12] (2256:2256:2256) (2618:2618:2618))
        (PORT clk (1985:1985:1985) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1594:1594:1594))
        (PORT clk (1985:1985:1985) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2214:2214:2214))
        (PORT d[0] (1717:1717:1717) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1818:1818:1818))
        (PORT d[1] (1814:1814:1814) (2173:2173:2173))
        (PORT d[2] (1385:1385:1385) (1620:1620:1620))
        (PORT d[3] (1167:1167:1167) (1377:1377:1377))
        (PORT d[4] (2435:2435:2435) (2877:2877:2877))
        (PORT d[5] (1586:1586:1586) (1856:1856:1856))
        (PORT d[6] (2061:2061:2061) (2428:2428:2428))
        (PORT d[7] (2250:2250:2250) (2599:2599:2599))
        (PORT d[8] (2310:2310:2310) (2710:2710:2710))
        (PORT d[9] (3012:3012:3012) (3451:3451:3451))
        (PORT d[10] (1434:1434:1434) (1650:1650:1650))
        (PORT d[11] (2813:2813:2813) (3269:3269:3269))
        (PORT d[12] (1760:1760:1760) (2084:2084:2084))
        (PORT clk (1334:1334:1334) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT d[0] (1085:1085:1085) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (518:518:518))
        (PORT datab (1967:1967:1967) (2235:2235:2235))
        (PORT datac (808:808:808) (936:936:936))
        (PORT datad (330:330:330) (398:398:398))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (513:513:513))
        (PORT datab (1329:1329:1329) (1569:1569:1569))
        (PORT datac (1052:1052:1052) (1194:1194:1194))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (429:429:429) (483:483:483))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (737:737:737))
        (PORT datab (153:153:153) (198:198:198))
        (PORT datac (582:582:582) (693:693:693))
        (PORT datad (431:431:431) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE OV7670_DATA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (233:233:233) (784:784:784))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT asdata (900:900:900) (997:997:997))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1809:1809:1809))
        (PORT clk (1404:1404:1404) (1518:1518:1518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1319:1319:1319))
        (PORT d[1] (1504:1504:1504) (1754:1754:1754))
        (PORT d[2] (3175:3175:3175) (3686:3686:3686))
        (PORT d[3] (2569:2569:2569) (2920:2920:2920))
        (PORT d[4] (2745:2745:2745) (3206:3206:3206))
        (PORT d[5] (1731:1731:1731) (1969:1969:1969))
        (PORT d[6] (1565:1565:1565) (1803:1803:1803))
        (PORT d[7] (1035:1035:1035) (1211:1211:1211))
        (PORT d[8] (1184:1184:1184) (1384:1384:1384))
        (PORT d[9] (2316:2316:2316) (2658:2658:2658))
        (PORT d[10] (2203:2203:2203) (2544:2544:2544))
        (PORT d[11] (1641:1641:1641) (1902:1902:1902))
        (PORT d[12] (2631:2631:2631) (3022:3022:3022))
        (PORT clk (1402:1402:1402) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1213:1213:1213))
        (PORT clk (1402:1402:1402) (1516:1516:1516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1518:1518:1518))
        (PORT d[0] (1262:1262:1262) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2148:2148:2148))
        (PORT d[1] (2876:2876:2876) (3322:3322:3322))
        (PORT d[2] (1863:1863:1863) (2165:2165:2165))
        (PORT d[3] (2902:2902:2902) (3333:3333:3333))
        (PORT d[4] (3043:3043:3043) (3507:3507:3507))
        (PORT d[5] (2352:2352:2352) (2734:2734:2734))
        (PORT d[6] (1658:1658:1658) (1933:1933:1933))
        (PORT d[7] (1723:1723:1723) (1986:1986:1986))
        (PORT d[8] (1926:1926:1926) (2233:2233:2233))
        (PORT d[9] (3227:3227:3227) (3705:3705:3705))
        (PORT d[10] (3485:3485:3485) (4043:4043:4043))
        (PORT d[11] (2141:2141:2141) (2480:2480:2480))
        (PORT d[12] (1586:1586:1586) (1853:1853:1853))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (985:985:985) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2850:2850:2850))
        (PORT clk (1918:1918:1918) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2373:2373:2373))
        (PORT d[1] (1599:1599:1599) (1875:1875:1875))
        (PORT d[2] (2257:2257:2257) (2621:2621:2621))
        (PORT d[3] (1611:1611:1611) (1924:1924:1924))
        (PORT d[4] (2256:2256:2256) (2644:2644:2644))
        (PORT d[5] (2280:2280:2280) (2657:2657:2657))
        (PORT d[6] (1622:1622:1622) (1922:1922:1922))
        (PORT d[7] (1967:1967:1967) (2294:2294:2294))
        (PORT d[8] (1932:1932:1932) (2259:2259:2259))
        (PORT d[9] (2952:2952:2952) (3411:3411:3411))
        (PORT d[10] (2813:2813:2813) (3257:3257:3257))
        (PORT d[11] (1597:1597:1597) (1891:1891:1891))
        (PORT d[12] (1844:1844:1844) (2159:2159:2159))
        (PORT clk (1916:1916:1916) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1483:1483:1483))
        (PORT clk (1916:1916:1916) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (2137:2137:2137))
        (PORT d[0] (1619:1619:1619) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2031:2031:2031))
        (PORT d[1] (1768:1768:1768) (2086:2086:2086))
        (PORT d[2] (1565:1565:1565) (1826:1826:1826))
        (PORT d[3] (1345:1345:1345) (1580:1580:1580))
        (PORT d[4] (2468:2468:2468) (2921:2921:2921))
        (PORT d[5] (1931:1931:1931) (2247:2247:2247))
        (PORT d[6] (2251:2251:2251) (2646:2646:2646))
        (PORT d[7] (1739:1739:1739) (2005:2005:2005))
        (PORT d[8] (2491:2491:2491) (2913:2913:2913))
        (PORT d[9] (3187:3187:3187) (3646:3646:3646))
        (PORT d[10] (1257:1257:1257) (1450:1450:1450))
        (PORT d[11] (3138:3138:3138) (3636:3636:3636))
        (PORT d[12] (1931:1931:1931) (2276:2276:2276))
        (PORT clk (1322:1322:1322) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (PORT d[0] (1601:1601:1601) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2241:2241:2241))
        (PORT clk (1653:1653:1653) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3556:3556:3556))
        (PORT d[1] (1390:1390:1390) (1625:1625:1625))
        (PORT d[2] (1189:1189:1189) (1381:1381:1381))
        (PORT d[3] (1284:1284:1284) (1484:1484:1484))
        (PORT d[4] (2229:2229:2229) (2591:2591:2591))
        (PORT d[5] (1834:1834:1834) (2129:2129:2129))
        (PORT d[6] (1606:1606:1606) (1883:1883:1883))
        (PORT d[7] (1221:1221:1221) (1435:1435:1435))
        (PORT d[8] (1779:1779:1779) (2071:2071:2071))
        (PORT d[9] (1068:1068:1068) (1227:1227:1227))
        (PORT d[10] (2084:2084:2084) (2390:2390:2390))
        (PORT d[11] (1603:1603:1603) (1881:1881:1881))
        (PORT d[12] (1898:1898:1898) (2169:2169:2169))
        (PORT clk (1651:1651:1651) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (570:570:570))
        (PORT clk (1651:1651:1651) (1808:1808:1808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1810:1810:1810))
        (PORT d[0] (837:837:837) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1811:1811:1811))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (673:673:673) (783:783:783))
        (PORT d[1] (545:545:545) (650:650:650))
        (PORT d[2] (1448:1448:1448) (1677:1677:1677))
        (PORT d[3] (974:974:974) (1128:1128:1128))
        (PORT d[4] (2042:2042:2042) (2373:2373:2373))
        (PORT d[5] (809:809:809) (930:930:930))
        (PORT d[6] (1749:1749:1749) (2043:2043:2043))
        (PORT d[7] (805:805:805) (934:934:934))
        (PORT d[8] (1948:1948:1948) (2262:2262:2262))
        (PORT d[9] (2641:2641:2641) (3015:3015:3015))
        (PORT d[10] (1347:1347:1347) (1544:1544:1544))
        (PORT d[11] (2481:2481:2481) (2833:2833:2833))
        (PORT d[12] (1741:1741:1741) (2059:2059:2059))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (960:960:960) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2109:2109:2109))
        (PORT clk (1382:1382:1382) (1490:1490:1490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1525:1525:1525))
        (PORT d[1] (2308:2308:2308) (2692:2692:2692))
        (PORT d[2] (3164:3164:3164) (3673:3673:3673))
        (PORT d[3] (2601:2601:2601) (2959:2959:2959))
        (PORT d[4] (2899:2899:2899) (3377:3377:3377))
        (PORT d[5] (1557:1557:1557) (1774:1774:1774))
        (PORT d[6] (1587:1587:1587) (1830:1830:1830))
        (PORT d[7] (1212:1212:1212) (1415:1415:1415))
        (PORT d[8] (1354:1354:1354) (1575:1575:1575))
        (PORT d[9] (2320:2320:2320) (2665:2665:2665))
        (PORT d[10] (2347:2347:2347) (2704:2704:2704))
        (PORT d[11] (1819:1819:1819) (2106:2106:2106))
        (PORT d[12] (2626:2626:2626) (3012:3012:3012))
        (PORT clk (1380:1380:1380) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (952:952:952))
        (PORT clk (1380:1380:1380) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1490:1490:1490))
        (PORT d[0] (1173:1173:1173) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3518:3518:3518))
        (PORT d[1] (2116:2116:2116) (2444:2444:2444))
        (PORT d[2] (1685:1685:1685) (1962:1962:1962))
        (PORT d[3] (2714:2714:2714) (3115:3115:3115))
        (PORT d[4] (2869:2869:2869) (3312:3312:3312))
        (PORT d[5] (2397:2397:2397) (2765:2765:2765))
        (PORT d[6] (1664:1664:1664) (1945:1945:1945))
        (PORT d[7] (1896:1896:1896) (2181:2181:2181))
        (PORT d[8] (2719:2719:2719) (3150:3150:3150))
        (PORT d[9] (3387:3387:3387) (3884:3884:3884))
        (PORT d[10] (2568:2568:2568) (2944:2944:2944))
        (PORT d[11] (2132:2132:2132) (2468:2468:2468))
        (PORT d[12] (1251:1251:1251) (1464:1464:1464))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (1016:1016:1016) (1147:1147:1147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (605:605:605))
        (PORT datab (568:568:568) (643:643:643))
        (PORT datac (479:479:479) (580:580:580))
        (PORT datad (1490:1490:1490) (1703:1703:1703))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (609:609:609))
        (PORT datab (1206:1206:1206) (1385:1385:1385))
        (PORT datac (839:839:839) (971:971:971))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2511:2511:2511))
        (PORT clk (1614:1614:1614) (1782:1782:1782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3689:3689:3689))
        (PORT d[1] (2115:2115:2115) (2451:2451:2451))
        (PORT d[2] (1711:1711:1711) (1996:1996:1996))
        (PORT d[3] (1598:1598:1598) (1897:1897:1897))
        (PORT d[4] (2302:2302:2302) (2680:2680:2680))
        (PORT d[5] (2276:2276:2276) (2648:2648:2648))
        (PORT d[6] (1827:1827:1827) (2147:2147:2147))
        (PORT d[7] (1263:1263:1263) (1496:1496:1496))
        (PORT d[8] (2699:2699:2699) (3136:3136:3136))
        (PORT d[9] (2377:2377:2377) (2752:2752:2752))
        (PORT d[10] (2363:2363:2363) (2732:2732:2732))
        (PORT d[11] (1908:1908:1908) (2255:2255:2255))
        (PORT d[12] (2495:2495:2495) (2887:2887:2887))
        (PORT clk (1612:1612:1612) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (967:967:967))
        (PORT clk (1612:1612:1612) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1782:1782:1782))
        (PORT d[0] (1185:1185:1185) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2285:2285:2285))
        (PORT d[1] (1190:1190:1190) (1422:1422:1422))
        (PORT d[2] (802:802:802) (937:937:937))
        (PORT d[3] (2435:2435:2435) (2822:2822:2822))
        (PORT d[4] (2762:2762:2762) (3195:3195:3195))
        (PORT d[5] (549:549:549) (652:652:652))
        (PORT d[6] (538:538:538) (637:637:637))
        (PORT d[7] (546:546:546) (646:646:646))
        (PORT d[8] (1820:1820:1820) (2075:2075:2075))
        (PORT d[9] (1222:1222:1222) (1416:1416:1416))
        (PORT d[10] (858:858:858) (991:991:991))
        (PORT d[11] (2025:2025:2025) (2338:2338:2338))
        (PORT d[12] (672:672:672) (785:785:785))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (582:582:582) (632:632:632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2942:2942:2942))
        (PORT clk (1722:1722:1722) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2187:2187:2187))
        (PORT d[1] (1926:1926:1926) (2243:2243:2243))
        (PORT d[2] (2352:2352:2352) (2751:2751:2751))
        (PORT d[3] (1485:1485:1485) (1760:1760:1760))
        (PORT d[4] (1644:1644:1644) (1925:1925:1925))
        (PORT d[5] (2281:2281:2281) (2658:2658:2658))
        (PORT d[6] (2401:2401:2401) (2815:2815:2815))
        (PORT d[7] (1682:1682:1682) (1996:1996:1996))
        (PORT d[8] (1467:1467:1467) (1728:1728:1728))
        (PORT d[9] (2819:2819:2819) (3267:3267:3267))
        (PORT d[10] (3083:3083:3083) (3557:3557:3557))
        (PORT d[11] (1458:1458:1458) (1733:1733:1733))
        (PORT d[12] (2352:2352:2352) (2671:2671:2671))
        (PORT clk (1720:1720:1720) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1546:1546:1546))
        (PORT clk (1720:1720:1720) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1907:1907:1907))
        (PORT d[0] (1655:1655:1655) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2564:2564:2564))
        (PORT d[1] (1503:1503:1503) (1774:1774:1774))
        (PORT d[2] (2447:2447:2447) (2823:2823:2823))
        (PORT d[3] (1890:1890:1890) (2188:2188:2188))
        (PORT d[4] (2512:2512:2512) (2927:2927:2927))
        (PORT d[5] (1713:1713:1713) (1984:1984:1984))
        (PORT d[6] (2385:2385:2385) (2798:2798:2798))
        (PORT d[7] (2207:2207:2207) (2576:2576:2576))
        (PORT d[8] (2168:2168:2168) (2491:2491:2491))
        (PORT d[9] (3151:3151:3151) (3633:3633:3633))
        (PORT d[10] (1794:1794:1794) (2069:2069:2069))
        (PORT d[11] (1694:1694:1694) (1963:1963:1963))
        (PORT d[12] (2286:2286:2286) (2639:2639:2639))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT d[0] (1811:1811:1811) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2957:2957:2957))
        (PORT clk (1861:1861:1861) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2194:2194:2194))
        (PORT d[1] (1796:1796:1796) (2108:2108:2108))
        (PORT d[2] (2342:2342:2342) (2742:2742:2742))
        (PORT d[3] (1664:1664:1664) (1962:1962:1962))
        (PORT d[4] (1817:1817:1817) (2124:2124:2124))
        (PORT d[5] (2311:2311:2311) (2700:2700:2700))
        (PORT d[6] (2451:2451:2451) (2880:2880:2880))
        (PORT d[7] (1706:1706:1706) (2003:2003:2003))
        (PORT d[8] (1472:1472:1472) (1731:1731:1731))
        (PORT d[9] (2848:2848:2848) (3310:3310:3310))
        (PORT d[10] (2933:2933:2933) (3390:3390:3390))
        (PORT d[11] (1620:1620:1620) (1918:1918:1918))
        (PORT d[12] (2344:2344:2344) (2659:2659:2659))
        (PORT clk (1859:1859:1859) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1617:1617:1617))
        (PORT clk (1859:1859:1859) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (2051:2051:2051))
        (PORT d[0] (1730:1730:1730) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2052:2052:2052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2575:2575:2575))
        (PORT d[1] (1556:1556:1556) (1844:1844:1844))
        (PORT d[2] (2629:2629:2629) (3033:3033:3033))
        (PORT d[3] (1927:1927:1927) (2245:2245:2245))
        (PORT d[4] (2521:2521:2521) (2937:2937:2937))
        (PORT d[5] (1734:1734:1734) (2013:2013:2013))
        (PORT d[6] (2267:2267:2267) (2663:2663:2663))
        (PORT d[7] (2204:2204:2204) (2575:2575:2575))
        (PORT d[8] (2003:2003:2003) (2305:2305:2305))
        (PORT d[9] (3141:3141:3141) (3630:3630:3630))
        (PORT d[10] (1620:1620:1620) (1876:1876:1876))
        (PORT d[11] (1859:1859:1859) (2173:2173:2173))
        (PORT d[12] (2285:2285:2285) (2635:2635:2635))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (1819:1819:1819) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2708:2708:2708))
        (PORT clk (1824:1824:1824) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2341:2341:2341))
        (PORT d[1] (2362:2362:2362) (2762:2762:2762))
        (PORT d[2] (2039:2039:2039) (2369:2369:2369))
        (PORT d[3] (1406:1406:1406) (1689:1689:1689))
        (PORT d[4] (2141:2141:2141) (2494:2494:2494))
        (PORT d[5] (2269:2269:2269) (2652:2652:2652))
        (PORT d[6] (2035:2035:2035) (2396:2396:2396))
        (PORT d[7] (1434:1434:1434) (1684:1684:1684))
        (PORT d[8] (1661:1661:1661) (1954:1954:1954))
        (PORT d[9] (2563:2563:2563) (2957:2957:2957))
        (PORT d[10] (2395:2395:2395) (2780:2780:2780))
        (PORT d[11] (2004:2004:2004) (2342:2342:2342))
        (PORT d[12] (2970:2970:2970) (3433:3433:3433))
        (PORT clk (1822:1822:1822) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1377:1377:1377))
        (PORT clk (1822:1822:1822) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (2029:2029:2029))
        (PORT d[0] (1516:1516:1516) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2483:2483:2483))
        (PORT d[1] (1536:1536:1536) (1828:1828:1828))
        (PORT d[2] (1566:1566:1566) (1836:1836:1836))
        (PORT d[3] (1210:1210:1210) (1431:1431:1431))
        (PORT d[4] (3047:3047:3047) (3526:3526:3526))
        (PORT d[5] (1686:1686:1686) (1949:1949:1949))
        (PORT d[6] (2844:2844:2844) (3316:3316:3316))
        (PORT d[7] (1219:1219:1219) (1410:1410:1410))
        (PORT d[8] (2045:2045:2045) (2338:2338:2338))
        (PORT d[9] (3739:3739:3739) (4274:4274:4274))
        (PORT d[10] (2209:2209:2209) (2556:2556:2556))
        (PORT d[11] (2727:2727:2727) (3153:3153:3153))
        (PORT d[12] (1758:1758:1758) (2012:2012:2012))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (1234:1234:1234) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1893:1893:1893))
        (PORT datab (866:866:866) (965:965:965))
        (PORT datac (515:515:515) (627:627:627))
        (PORT datad (514:514:514) (614:614:614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (523:523:523))
        (PORT datab (539:539:539) (653:653:653))
        (PORT datac (1800:1800:1800) (2094:2094:2094))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2831:2831:2831))
        (PORT clk (1459:1459:1459) (1594:1594:1594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (2126:2126:2126))
        (PORT d[1] (1706:1706:1706) (1979:1979:1979))
        (PORT d[2] (2473:2473:2473) (2870:2870:2870))
        (PORT d[3] (1504:1504:1504) (1786:1786:1786))
        (PORT d[4] (1368:1368:1368) (1603:1603:1603))
        (PORT d[5] (2221:2221:2221) (2567:2567:2567))
        (PORT d[6] (2093:2093:2093) (2451:2451:2451))
        (PORT d[7] (1283:1283:1283) (1507:1507:1507))
        (PORT d[8] (1219:1219:1219) (1433:1433:1433))
        (PORT d[9] (3121:3121:3121) (3602:3602:3602))
        (PORT d[10] (2668:2668:2668) (3092:3092:3092))
        (PORT d[11] (1263:1263:1263) (1505:1505:1505))
        (PORT d[12] (1580:1580:1580) (1805:1805:1805))
        (PORT clk (1457:1457:1457) (1592:1592:1592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1208:1208:1208))
        (PORT clk (1457:1457:1457) (1592:1592:1592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1594:1594:1594))
        (PORT d[0] (1367:1367:1367) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2053:2053:2053))
        (PORT d[1] (1423:1423:1423) (1670:1670:1670))
        (PORT d[2] (1524:1524:1524) (1759:1759:1759))
        (PORT d[3] (1690:1690:1690) (1971:1971:1971))
        (PORT d[4] (2030:2030:2030) (2360:2360:2360))
        (PORT d[5] (1442:1442:1442) (1654:1654:1654))
        (PORT d[6] (2001:2001:2001) (2342:2342:2342))
        (PORT d[7] (1269:1269:1269) (1475:1475:1475))
        (PORT d[8] (1348:1348:1348) (1553:1553:1553))
        (PORT d[9] (3076:3076:3076) (3540:3540:3540))
        (PORT d[10] (2047:2047:2047) (2357:2357:2357))
        (PORT d[11] (1283:1283:1283) (1479:1479:1479))
        (PORT d[12] (2324:2324:2324) (2734:2734:2734))
        (PORT clk (1349:1349:1349) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT d[0] (1253:1253:1253) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2843:2843:2843))
        (PORT clk (1792:1792:1792) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2347:2347:2347))
        (PORT d[1] (1406:1406:1406) (1658:1658:1658))
        (PORT d[2] (2073:2073:2073) (2411:2411:2411))
        (PORT d[3] (1575:1575:1575) (1872:1872:1872))
        (PORT d[4] (2327:2327:2327) (2704:2704:2704))
        (PORT d[5] (2420:2420:2420) (2821:2821:2821))
        (PORT d[6] (2369:2369:2369) (2769:2769:2769))
        (PORT d[7] (1606:1606:1606) (1884:1884:1884))
        (PORT d[8] (1990:1990:1990) (2326:2326:2326))
        (PORT d[9] (2694:2694:2694) (3102:3102:3102))
        (PORT d[10] (2443:2443:2443) (2831:2831:2831))
        (PORT d[11] (2016:2016:2016) (2365:2365:2365))
        (PORT d[12] (3160:3160:3160) (3648:3648:3648))
        (PORT clk (1790:1790:1790) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1524:1524:1524))
        (PORT clk (1790:1790:1790) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1988:1988:1988))
        (PORT d[0] (1631:1631:1631) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3095:3095:3095))
        (PORT d[1] (1392:1392:1392) (1663:1663:1663))
        (PORT d[2] (1550:1550:1550) (1814:1814:1814))
        (PORT d[3] (2356:2356:2356) (2723:2723:2723))
        (PORT d[4] (3035:3035:3035) (3514:3514:3514))
        (PORT d[5] (1517:1517:1517) (1760:1760:1760))
        (PORT d[6] (2845:2845:2845) (3318:3318:3318))
        (PORT d[7] (1907:1907:1907) (2193:2193:2193))
        (PORT d[8] (1872:1872:1872) (2145:2145:2145))
        (PORT d[9] (4027:4027:4027) (4653:4653:4653))
        (PORT d[10] (2190:2190:2190) (2534:2534:2534))
        (PORT d[11] (2408:2408:2408) (2795:2795:2795))
        (PORT d[12] (1576:1576:1576) (1804:1804:1804))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (993:993:993) (1133:1133:1133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2687:2687:2687))
        (PORT clk (1748:1748:1748) (1935:1935:1935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2290:2290:2290))
        (PORT d[1] (2165:2165:2165) (2506:2506:2506))
        (PORT d[2] (2096:2096:2096) (2448:2448:2448))
        (PORT d[3] (1027:1027:1027) (1229:1229:1229))
        (PORT d[4] (1617:1617:1617) (1892:1892:1892))
        (PORT d[5] (2498:2498:2498) (2885:2885:2885))
        (PORT d[6] (2135:2135:2135) (2502:2502:2502))
        (PORT d[7] (1686:1686:1686) (1995:1995:1995))
        (PORT d[8] (1790:1790:1790) (2089:2089:2089))
        (PORT d[9] (3079:3079:3079) (3545:3545:3545))
        (PORT d[10] (2804:2804:2804) (3250:3250:3250))
        (PORT d[11] (1492:1492:1492) (1764:1764:1764))
        (PORT d[12] (2152:2152:2152) (2452:2452:2452))
        (PORT clk (1746:1746:1746) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1808:1808:1808))
        (PORT clk (1746:1746:1746) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1935:1935:1935))
        (PORT d[0] (1900:1900:1900) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1936:1936:1936))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2775:2775:2775))
        (PORT d[1] (1656:1656:1656) (1937:1937:1937))
        (PORT d[2] (2309:2309:2309) (2645:2645:2645))
        (PORT d[3] (2005:2005:2005) (2326:2326:2326))
        (PORT d[4] (2550:2550:2550) (2966:2966:2966))
        (PORT d[5] (1153:1153:1153) (1346:1346:1346))
        (PORT d[6] (2479:2479:2479) (2897:2897:2897))
        (PORT d[7] (1587:1587:1587) (1832:1832:1832))
        (PORT d[8] (1721:1721:1721) (1968:1968:1968))
        (PORT d[9] (3643:3643:3643) (4208:4208:4208))
        (PORT d[10] (2102:2102:2102) (2423:2423:2423))
        (PORT d[11] (2040:2040:2040) (2372:2372:2372))
        (PORT d[12] (1562:1562:1562) (1786:1786:1786))
        (PORT clk (1325:1325:1325) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1352:1352:1352))
        (PORT d[0] (1451:1451:1451) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2647:2647:2647))
        (PORT clk (1624:1624:1624) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3704:3704:3704))
        (PORT d[1] (2127:2127:2127) (2465:2465:2465))
        (PORT d[2] (1719:1719:1719) (2005:2005:2005))
        (PORT d[3] (1591:1591:1591) (1894:1894:1894))
        (PORT d[4] (1711:1711:1711) (2002:2002:2002))
        (PORT d[5] (2283:2283:2283) (2656:2656:2656))
        (PORT d[6] (1971:1971:1971) (2312:2312:2312))
        (PORT d[7] (1082:1082:1082) (1289:1289:1289))
        (PORT d[8] (2700:2700:2700) (3137:3137:3137))
        (PORT d[9] (2552:2552:2552) (2951:2951:2951))
        (PORT d[10] (2346:2346:2346) (2714:2714:2714))
        (PORT d[11] (1895:1895:1895) (2236:2236:2236))
        (PORT d[12] (2139:2139:2139) (2447:2447:2447))
        (PORT clk (1622:1622:1622) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1175:1175:1175))
        (PORT clk (1622:1622:1622) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1797:1797:1797))
        (PORT d[0] (1337:1337:1337) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2285:2285:2285))
        (PORT d[1] (1369:1369:1369) (1631:1631:1631))
        (PORT d[2] (803:803:803) (935:935:935))
        (PORT d[3] (2267:2267:2267) (2631:2631:2631))
        (PORT d[4] (2694:2694:2694) (3112:3112:3112))
        (PORT d[5] (1368:1368:1368) (1585:1585:1585))
        (PORT d[6] (552:552:552) (657:657:657))
        (PORT d[7] (712:712:712) (837:837:837))
        (PORT d[8] (1659:1659:1659) (1898:1898:1898))
        (PORT d[9] (1223:1223:1223) (1417:1417:1417))
        (PORT d[10] (844:844:844) (976:976:976))
        (PORT d[11] (2037:2037:2037) (2357:2357:2357))
        (PORT d[12] (686:686:686) (806:806:806))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (1051:1051:1051) (1208:1208:1208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1514:1514:1514))
        (PORT datab (532:532:532) (639:639:639))
        (PORT datac (518:518:518) (632:632:632))
        (PORT datad (455:455:455) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1226:1226:1226))
        (PORT datab (1089:1089:1089) (1275:1275:1275))
        (PORT datac (518:518:518) (631:631:631))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (685:685:685) (816:816:816))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (488:488:488) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2827:2827:2827))
        (PORT clk (1567:1567:1567) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2535:2535:2535))
        (PORT d[1] (1370:1370:1370) (1619:1619:1619))
        (PORT d[2] (1919:1919:1919) (2230:2230:2230))
        (PORT d[3] (1772:1772:1772) (2096:2096:2096))
        (PORT d[4] (1897:1897:1897) (2210:2210:2210))
        (PORT d[5] (2467:2467:2467) (2868:2868:2868))
        (PORT d[6] (1767:1767:1767) (2083:2083:2083))
        (PORT d[7] (1271:1271:1271) (1500:1500:1500))
        (PORT d[8] (1565:1565:1565) (1832:1832:1832))
        (PORT d[9] (2731:2731:2731) (3159:3159:3159))
        (PORT d[10] (2408:2408:2408) (2783:2783:2783))
        (PORT d[11] (2078:2078:2078) (2445:2445:2445))
        (PORT d[12] (1965:1965:1965) (2247:2247:2247))
        (PORT clk (1565:1565:1565) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1382:1382:1382))
        (PORT clk (1565:1565:1565) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1721:1721:1721))
        (PORT d[0] (1374:1374:1374) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1722:1722:1722))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2461:2461:2461))
        (PORT d[1] (1192:1192:1192) (1434:1434:1434))
        (PORT d[2] (977:977:977) (1136:1136:1136))
        (PORT d[3] (2083:2083:2083) (2421:2421:2421))
        (PORT d[4] (2515:2515:2515) (2910:2910:2910))
        (PORT d[5] (1178:1178:1178) (1370:1370:1370))
        (PORT d[6] (729:729:729) (853:853:853))
        (PORT d[7] (902:902:902) (1056:1056:1056))
        (PORT d[8] (1489:1489:1489) (1707:1707:1707))
        (PORT d[9] (1408:1408:1408) (1629:1629:1629))
        (PORT d[10] (2453:2453:2453) (2829:2829:2829))
        (PORT d[11] (1854:1854:1854) (2145:2145:2145))
        (PORT d[12] (873:873:873) (1020:1020:1020))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (901:901:901) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1266:1266:1266))
        (PORT clk (1225:1225:1225) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1239:1239:1239))
        (PORT d[1] (1085:1085:1085) (1239:1239:1239))
        (PORT d[2] (2630:2630:2630) (3067:3067:3067))
        (PORT d[3] (1914:1914:1914) (2166:2166:2166))
        (PORT d[4] (924:924:924) (1062:1062:1062))
        (PORT d[5] (1325:1325:1325) (1510:1510:1510))
        (PORT d[6] (1230:1230:1230) (1411:1411:1411))
        (PORT d[7] (1048:1048:1048) (1235:1235:1235))
        (PORT d[8] (965:965:965) (1114:1114:1114))
        (PORT d[9] (2316:2316:2316) (2657:2657:2657))
        (PORT d[10] (1494:1494:1494) (1723:1723:1723))
        (PORT d[11] (1155:1155:1155) (1356:1356:1356))
        (PORT d[12] (995:995:995) (1149:1149:1149))
        (PORT clk (1223:1223:1223) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1509:1509:1509))
        (PORT clk (1223:1223:1223) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1225:1225:1225) (1315:1315:1315))
        (PORT d[0] (1639:1639:1639) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1226:1226:1226) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (3105:3105:3105))
        (PORT d[1] (1586:1586:1586) (1847:1847:1847))
        (PORT d[2] (1318:1318:1318) (1545:1545:1545))
        (PORT d[3] (2323:2323:2323) (2666:2666:2666))
        (PORT d[4] (2473:2473:2473) (2856:2856:2856))
        (PORT d[5] (2018:2018:2018) (2336:2336:2336))
        (PORT d[6] (2228:2228:2228) (2605:2605:2605))
        (PORT d[7] (1827:1827:1827) (2111:2111:2111))
        (PORT d[8] (2370:2370:2370) (2761:2761:2761))
        (PORT d[9] (3400:3400:3400) (3901:3901:3901))
        (PORT d[10] (2016:2016:2016) (2309:2309:2309))
        (PORT d[11] (2383:2383:2383) (2758:2758:2758))
        (PORT d[12] (2055:2055:2055) (2376:2376:2376))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (2541:2541:2541) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1601:1601:1601))
        (PORT clk (1292:1292:1292) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1071:1071:1071))
        (PORT d[1] (1062:1062:1062) (1210:1210:1210))
        (PORT d[2] (2629:2629:2629) (3066:3066:3066))
        (PORT d[3] (2087:2087:2087) (2363:2363:2363))
        (PORT d[4] (927:927:927) (1062:1062:1062))
        (PORT d[5] (869:869:869) (986:986:986))
        (PORT d[6] (1211:1211:1211) (1384:1384:1384))
        (PORT d[7] (1047:1047:1047) (1234:1234:1234))
        (PORT d[8] (949:949:949) (1101:1101:1101))
        (PORT d[9] (2148:2148:2148) (2465:2465:2465))
        (PORT d[10] (1664:1664:1664) (1921:1921:1921))
        (PORT d[11] (1140:1140:1140) (1341:1341:1341))
        (PORT d[12] (1000:1000:1000) (1158:1158:1158))
        (PORT clk (1290:1290:1290) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (866:866:866) (950:950:950))
        (PORT clk (1290:1290:1290) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1400:1400:1400))
        (PORT d[0] (1139:1139:1139) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3100:3100:3100))
        (PORT d[1] (1586:1586:1586) (1846:1846:1846))
        (PORT d[2] (1326:1326:1326) (1555:1555:1555))
        (PORT d[3] (2332:2332:2332) (2676:2676:2676))
        (PORT d[4] (2491:2491:2491) (2881:2881:2881))
        (PORT d[5] (2179:2179:2179) (2520:2520:2520))
        (PORT d[6] (2252:2252:2252) (2636:2636:2636))
        (PORT d[7] (1828:1828:1828) (2112:2112:2112))
        (PORT d[8] (2368:2368:2368) (2756:2756:2756))
        (PORT d[9] (3424:3424:3424) (3931:3931:3931))
        (PORT d[10] (2196:2196:2196) (2515:2515:2515))
        (PORT d[11] (2539:2539:2539) (2930:2930:2930))
        (PORT d[12] (1369:1369:1369) (1589:1589:1589))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2540:2540:2540) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1459:1459:1459))
        (PORT datab (752:752:752) (876:876:876))
        (PORT datac (389:389:389) (481:481:481))
        (PORT datad (1220:1220:1220) (1405:1405:1405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2113:2113:2113))
        (PORT clk (1376:1376:1376) (1483:1483:1483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1517:1517:1517))
        (PORT d[1] (1505:1505:1505) (1758:1758:1758))
        (PORT d[2] (2485:2485:2485) (2900:2900:2900))
        (PORT d[3] (2731:2731:2731) (3100:3100:3100))
        (PORT d[4] (2922:2922:2922) (3398:3398:3398))
        (PORT d[5] (1550:1550:1550) (1766:1766:1766))
        (PORT d[6] (1598:1598:1598) (1844:1844:1844))
        (PORT d[7] (1206:1206:1206) (1408:1408:1408))
        (PORT d[8] (1374:1374:1374) (1601:1601:1601))
        (PORT d[9] (2142:2142:2142) (2458:2458:2458))
        (PORT d[10] (2361:2361:2361) (2720:2720:2720))
        (PORT d[11] (1169:1169:1169) (1372:1372:1372))
        (PORT d[12] (1162:1162:1162) (1351:1351:1351))
        (PORT clk (1374:1374:1374) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (870:870:870))
        (PORT clk (1374:1374:1374) (1481:1481:1481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1483:1483:1483))
        (PORT d[0] (1097:1097:1097) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3518:3518:3518))
        (PORT d[1] (1949:1949:1949) (2257:2257:2257))
        (PORT d[2] (1685:1685:1685) (1961:1961:1961))
        (PORT d[3] (2719:2719:2719) (3114:3114:3114))
        (PORT d[4] (2868:2868:2868) (3312:3312:3312))
        (PORT d[5] (2392:2392:2392) (2759:2759:2759))
        (PORT d[6] (1639:1639:1639) (1914:1914:1914))
        (PORT d[7] (1896:1896:1896) (2181:2181:2181))
        (PORT d[8] (2724:2724:2724) (3162:3162:3162))
        (PORT d[9] (3385:3385:3385) (3879:3879:3879))
        (PORT d[10] (2552:2552:2552) (2924:2924:2924))
        (PORT d[11] (2307:2307:2307) (2666:2666:2666))
        (PORT d[12] (1268:1268:1268) (1485:1485:1485))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (1347:1347:1347) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (918:918:918))
        (PORT datab (400:400:400) (487:487:487))
        (PORT datac (256:256:256) (293:293:293))
        (PORT datad (910:910:910) (1048:1048:1048))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[7\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (484:484:484) (584:584:584))
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|g\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (719:719:719))
        (PORT datab (472:472:472) (552:552:552))
        (PORT datac (581:581:581) (709:709:709))
        (PORT datad (138:138:138) (172:172:172))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (656:656:656) (715:715:715))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2456:2456:2456))
        (PORT clk (1793:1793:1793) (1989:1989:1989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2143:2143:2143))
        (PORT d[1] (2359:2359:2359) (2755:2755:2755))
        (PORT d[2] (2062:2062:2062) (2394:2394:2394))
        (PORT d[3] (1406:1406:1406) (1681:1681:1681))
        (PORT d[4] (2331:2331:2331) (2711:2711:2711))
        (PORT d[5] (2275:2275:2275) (2655:2655:2655))
        (PORT d[6] (2198:2198:2198) (2578:2578:2578))
        (PORT d[7] (1585:1585:1585) (1856:1856:1856))
        (PORT d[8] (2002:2002:2002) (2344:2344:2344))
        (PORT d[9] (2706:2706:2706) (3121:3121:3121))
        (PORT d[10] (2422:2422:2422) (2803:2803:2803))
        (PORT d[11] (1853:1853:1853) (2175:2175:2175))
        (PORT d[12] (3163:3163:3163) (3654:3654:3654))
        (PORT clk (1791:1791:1791) (1987:1987:1987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1523:1523:1523))
        (PORT clk (1791:1791:1791) (1987:1987:1987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1989:1989:1989))
        (PORT d[0] (1638:1638:1638) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3171:3171:3171))
        (PORT d[1] (1231:1231:1231) (1480:1480:1480))
        (PORT d[2] (2653:2653:2653) (3034:3034:3034))
        (PORT d[3] (2364:2364:2364) (2731:2731:2731))
        (PORT d[4] (3059:3059:3059) (3546:3546:3546))
        (PORT d[5] (1518:1518:1518) (1761:1761:1761))
        (PORT d[6] (2852:2852:2852) (3325:3325:3325))
        (PORT d[7] (1914:1914:1914) (2200:2200:2200))
        (PORT d[8] (2051:2051:2051) (2349:2349:2349))
        (PORT d[9] (4027:4027:4027) (4654:4654:4654))
        (PORT d[10] (2189:2189:2189) (2529:2529:2529))
        (PORT d[11] (2403:2403:2403) (2791:2791:2791))
        (PORT d[12] (1577:1577:1577) (1805:1805:1805))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (PORT d[0] (844:844:844) (970:970:970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1676:1676:1676))
        (PORT clk (1650:1650:1650) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3564:3564:3564))
        (PORT d[1] (1580:1580:1580) (1846:1846:1846))
        (PORT d[2] (1674:1674:1674) (1930:1930:1930))
        (PORT d[3] (1473:1473:1473) (1695:1695:1695))
        (PORT d[4] (2236:2236:2236) (2594:2594:2594))
        (PORT d[5] (1847:1847:1847) (2155:2155:2155))
        (PORT d[6] (1765:1765:1765) (2063:2063:2063))
        (PORT d[7] (1036:1036:1036) (1225:1225:1225))
        (PORT d[8] (1775:1775:1775) (2064:2064:2064))
        (PORT d[9] (1240:1240:1240) (1434:1434:1434))
        (PORT d[10] (1149:1149:1149) (1323:1323:1323))
        (PORT d[11] (1605:1605:1605) (1882:1882:1882))
        (PORT d[12] (2061:2061:2061) (2350:2350:2350))
        (PORT clk (1648:1648:1648) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (695:695:695))
        (PORT clk (1648:1648:1648) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1816:1816:1816))
        (PORT d[0] (944:944:944) (989:989:989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (682:682:682) (794:794:794))
        (PORT d[1] (1663:1663:1663) (1940:1940:1940))
        (PORT d[2] (1429:1429:1429) (1656:1656:1656))
        (PORT d[3] (673:673:673) (784:784:784))
        (PORT d[4] (2044:2044:2044) (2378:2378:2378))
        (PORT d[5] (814:814:814) (931:931:931))
        (PORT d[6] (1758:1758:1758) (2053:2053:2053))
        (PORT d[7] (3508:3508:3508) (4082:4082:4082))
        (PORT d[8] (2603:2603:2603) (3033:3033:3033))
        (PORT d[9] (3758:3758:3758) (4307:4307:4307))
        (PORT d[10] (1357:1357:1357) (1554:1554:1554))
        (PORT d[11] (1802:1802:1802) (2051:2051:2051))
        (PORT d[12] (2691:2691:2691) (3141:3141:3141))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (1760:1760:1760) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1257:1257:1257))
        (PORT datab (402:402:402) (493:493:493))
        (PORT datac (620:620:620) (706:706:706))
        (PORT datad (553:553:553) (655:655:655))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (929:929:929) (1070:1070:1070))
        (PORT clk (1508:1508:1508) (1647:1647:1647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1185:1185:1185))
        (PORT d[1] (1503:1503:1503) (1731:1731:1731))
        (PORT d[2] (978:978:978) (1132:1132:1132))
        (PORT d[3] (880:880:880) (1043:1043:1043))
        (PORT d[4] (800:800:800) (932:932:932))
        (PORT d[5] (1666:1666:1666) (1926:1926:1926))
        (PORT d[6] (1247:1247:1247) (1459:1459:1459))
        (PORT d[7] (623:623:623) (723:723:723))
        (PORT d[8] (1612:1612:1612) (1851:1851:1851))
        (PORT d[9] (1649:1649:1649) (1911:1911:1911))
        (PORT d[10] (629:629:629) (735:735:735))
        (PORT d[11] (1323:1323:1323) (1537:1537:1537))
        (PORT d[12] (948:948:948) (1097:1097:1097))
        (PORT clk (1506:1506:1506) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1094:1094:1094))
        (PORT clk (1506:1506:1506) (1645:1645:1645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1647:1647:1647))
        (PORT d[0] (1306:1306:1306) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1648:1648:1648))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1648:1648:1648))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1648:1648:1648))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2086:2086:2086))
        (PORT d[1] (1274:1274:1274) (1495:1495:1495))
        (PORT d[2] (902:902:902) (1053:1053:1053))
        (PORT d[3] (1803:1803:1803) (2083:2083:2083))
        (PORT d[4] (1514:1514:1514) (1772:1772:1772))
        (PORT d[5] (1521:1521:1521) (1784:1784:1784))
        (PORT d[6] (2397:2397:2397) (2801:2801:2801))
        (PORT d[7] (3102:3102:3102) (3609:3609:3609))
        (PORT d[8] (2397:2397:2397) (2805:2805:2805))
        (PORT d[9] (3399:3399:3399) (3905:3905:3905))
        (PORT d[10] (1862:1862:1862) (2136:2136:2136))
        (PORT d[11] (1940:1940:1940) (2219:2219:2219))
        (PORT d[12] (1935:1935:1935) (2287:2287:2287))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (1310:1310:1310) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2680:2680:2680))
        (PORT clk (1940:1940:1940) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2362:2362:2362))
        (PORT d[1] (1983:1983:1983) (2336:2336:2336))
        (PORT d[2] (2271:2271:2271) (2648:2648:2648))
        (PORT d[3] (2049:2049:2049) (2435:2435:2435))
        (PORT d[4] (2372:2372:2372) (2774:2774:2774))
        (PORT d[5] (2445:2445:2445) (2842:2842:2842))
        (PORT d[6] (1925:1925:1925) (2251:2251:2251))
        (PORT d[7] (1316:1316:1316) (1555:1555:1555))
        (PORT d[8] (1822:1822:1822) (2137:2137:2137))
        (PORT d[9] (2442:2442:2442) (2787:2787:2787))
        (PORT d[10] (2819:2819:2819) (3248:3248:3248))
        (PORT d[11] (1684:1684:1684) (1976:1976:1976))
        (PORT d[12] (2302:2302:2302) (2662:2662:2662))
        (PORT clk (1938:1938:1938) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1540:1540:1540))
        (PORT clk (1938:1938:1938) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (2164:2164:2164))
        (PORT d[0] (1658:1658:1658) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2589:2589:2589))
        (PORT d[1] (1743:1743:1743) (2062:2062:2062))
        (PORT d[2] (2315:2315:2315) (2691:2691:2691))
        (PORT d[3] (1321:1321:1321) (1563:1563:1563))
        (PORT d[4] (2025:2025:2025) (2396:2396:2396))
        (PORT d[5] (1284:1284:1284) (1488:1488:1488))
        (PORT d[6] (1837:1837:1837) (2154:2154:2154))
        (PORT d[7] (2078:2078:2078) (2440:2440:2440))
        (PORT d[8] (2068:2068:2068) (2418:2418:2418))
        (PORT d[9] (1941:1941:1941) (2226:2226:2226))
        (PORT d[10] (2404:2404:2404) (2790:2790:2790))
        (PORT d[11] (2648:2648:2648) (3082:3082:3082))
        (PORT d[12] (1555:1555:1555) (1846:1846:1846))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (1262:1262:1262) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (403:403:403) (494:494:494))
        (PORT datac (1078:1078:1078) (1224:1224:1224))
        (PORT datad (1216:1216:1216) (1359:1359:1359))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1267:1267:1267))
        (PORT clk (1559:1559:1559) (1711:1711:1711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1313:1313:1313))
        (PORT d[1] (1152:1152:1152) (1355:1355:1355))
        (PORT d[2] (805:805:805) (932:932:932))
        (PORT d[3] (1509:1509:1509) (1743:1743:1743))
        (PORT d[4] (2120:2120:2120) (2468:2468:2468))
        (PORT d[5] (2184:2184:2184) (2525:2525:2525))
        (PORT d[6] (1963:1963:1963) (2289:2289:2289))
        (PORT d[7] (1243:1243:1243) (1464:1464:1464))
        (PORT d[8] (1951:1951:1951) (2263:2263:2263))
        (PORT d[9] (1450:1450:1450) (1677:1677:1677))
        (PORT d[10] (810:810:810) (937:937:937))
        (PORT d[11] (1947:1947:1947) (2276:2276:2276))
        (PORT d[12] (2250:2250:2250) (2564:2564:2564))
        (PORT clk (1557:1557:1557) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1164:1164:1164))
        (PORT clk (1557:1557:1557) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1711:1711:1711))
        (PORT d[0] (1361:1361:1361) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1712:1712:1712))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2273:2273:2273))
        (PORT d[1] (1455:1455:1455) (1699:1699:1699))
        (PORT d[2] (1109:1109:1109) (1298:1298:1298))
        (PORT d[3] (1982:1982:1982) (2287:2287:2287))
        (PORT d[4] (1677:1677:1677) (1960:1960:1960))
        (PORT d[5] (1707:1707:1707) (1995:1995:1995))
        (PORT d[6] (2394:2394:2394) (2793:2793:2793))
        (PORT d[7] (971:971:971) (1113:1113:1113))
        (PORT d[8] (2424:2424:2424) (2838:2838:2838))
        (PORT d[9] (3575:3575:3575) (4103:4103:4103))
        (PORT d[10] (2043:2043:2043) (2343:2343:2343))
        (PORT d[11] (2120:2120:2120) (2427:2427:2427))
        (PORT d[12] (1922:1922:1922) (2261:2261:2261))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (2098:2098:2098) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2845:2845:2845))
        (PORT clk (1859:1859:1859) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2580:2580:2580))
        (PORT d[1] (1732:1732:1732) (2033:2033:2033))
        (PORT d[2] (1918:1918:1918) (2218:2218:2218))
        (PORT d[3] (2000:2000:2000) (2375:2375:2375))
        (PORT d[4] (2176:2176:2176) (2548:2548:2548))
        (PORT d[5] (2066:2066:2066) (2393:2393:2393))
        (PORT d[6] (1787:1787:1787) (2083:2083:2083))
        (PORT d[7] (1240:1240:1240) (1465:1465:1465))
        (PORT d[8] (1589:1589:1589) (1874:1874:1874))
        (PORT d[9] (1859:1859:1859) (2127:2127:2127))
        (PORT d[10] (1928:1928:1928) (2215:2215:2215))
        (PORT d[11] (1305:1305:1305) (1553:1553:1553))
        (PORT d[12] (1588:1588:1588) (1866:1866:1866))
        (PORT clk (1857:1857:1857) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1146:1146:1146))
        (PORT clk (1857:1857:1857) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (2061:2061:2061))
        (PORT d[0] (1325:1325:1325) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1411:1411:1411))
        (PORT d[1] (1820:1820:1820) (2169:2169:2169))
        (PORT d[2] (1296:1296:1296) (1500:1500:1500))
        (PORT d[3] (1529:1529:1529) (1775:1775:1775))
        (PORT d[4] (1205:1205:1205) (1392:1392:1392))
        (PORT d[5] (2478:2478:2478) (2878:2878:2878))
        (PORT d[6] (2129:2129:2129) (2465:2465:2465))
        (PORT d[7] (2262:2262:2262) (2651:2651:2651))
        (PORT d[8] (2163:2163:2163) (2516:2516:2516))
        (PORT d[9] (2094:2094:2094) (2392:2392:2392))
        (PORT d[10] (2960:2960:2960) (3426:3426:3426))
        (PORT d[11] (1295:1295:1295) (1490:1490:1490))
        (PORT d[12] (2330:2330:2330) (2745:2745:2745))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (801:801:801) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2422:2422:2422))
        (PORT clk (1526:1526:1526) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2331:2331:2331))
        (PORT d[1] (1551:1551:1551) (1810:1810:1810))
        (PORT d[2] (2298:2298:2298) (2675:2675:2675))
        (PORT d[3] (946:946:946) (1119:1119:1119))
        (PORT d[4] (1901:1901:1901) (2209:2209:2209))
        (PORT d[5] (2260:2260:2260) (2622:2622:2622))
        (PORT d[6] (2279:2279:2279) (2664:2664:2664))
        (PORT d[7] (1451:1451:1451) (1695:1695:1695))
        (PORT d[8] (1415:1415:1415) (1660:1660:1660))
        (PORT d[9] (2938:2938:2938) (3395:3395:3395))
        (PORT d[10] (2836:2836:2836) (3280:3280:3280))
        (PORT d[11] (1410:1410:1410) (1673:1673:1673))
        (PORT d[12] (1772:1772:1772) (2026:2026:2026))
        (PORT clk (1524:1524:1524) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1249:1249:1249))
        (PORT clk (1524:1524:1524) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1668:1668:1668))
        (PORT d[0] (1320:1320:1320) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2281:2281:2281))
        (PORT d[1] (1199:1199:1199) (1443:1443:1443))
        (PORT d[2] (1349:1349:1349) (1564:1564:1564))
        (PORT d[3] (1912:1912:1912) (2232:2232:2232))
        (PORT d[4] (2349:2349:2349) (2726:2726:2726))
        (PORT d[5] (1803:1803:1803) (2072:2072:2072))
        (PORT d[6] (2212:2212:2212) (2589:2589:2589))
        (PORT d[7] (1101:1101:1101) (1289:1289:1289))
        (PORT d[8] (1323:1323:1323) (1525:1525:1525))
        (PORT d[9] (2911:2911:2911) (3354:3354:3354))
        (PORT d[10] (2103:2103:2103) (2435:2435:2435))
        (PORT d[11] (1461:1461:1461) (1685:1685:1685))
        (PORT d[12] (2495:2495:2495) (2928:2928:2928))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1111:1111:1111) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (680:680:680))
        (PORT datab (403:403:403) (493:493:493))
        (PORT datac (852:852:852) (989:989:989))
        (PORT datad (1049:1049:1049) (1183:1183:1183))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2213:2213:2213))
        (PORT clk (1557:1557:1557) (1707:1707:1707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2512:2512:2512))
        (PORT d[1] (1901:1901:1901) (2199:2199:2199))
        (PORT d[2] (2104:2104:2104) (2449:2449:2449))
        (PORT d[3] (779:779:779) (937:937:937))
        (PORT d[4] (2057:2057:2057) (2382:2382:2382))
        (PORT d[5] (2409:2409:2409) (2786:2786:2786))
        (PORT d[6] (1931:1931:1931) (2270:2270:2270))
        (PORT d[7] (1471:1471:1471) (1732:1732:1732))
        (PORT d[8] (1451:1451:1451) (1704:1704:1704))
        (PORT d[9] (2775:2775:2775) (3215:3215:3215))
        (PORT d[10] (2599:2599:2599) (3005:3005:3005))
        (PORT d[11] (2265:2265:2265) (2661:2661:2661))
        (PORT d[12] (1791:1791:1791) (2050:2050:2050))
        (PORT clk (1555:1555:1555) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1358:1358:1358))
        (PORT clk (1555:1555:1555) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1707:1707:1707))
        (PORT d[0] (1507:1507:1507) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1708:1708:1708))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2484:2484:2484))
        (PORT d[1] (1011:1011:1011) (1231:1231:1231))
        (PORT d[2] (1154:1154:1154) (1336:1336:1336))
        (PORT d[3] (2050:2050:2050) (2382:2382:2382))
        (PORT d[4] (2402:2402:2402) (2788:2788:2788))
        (PORT d[5] (1825:1825:1825) (2099:2099:2099))
        (PORT d[6] (2398:2398:2398) (2802:2802:2802))
        (PORT d[7] (1068:1068:1068) (1244:1244:1244))
        (PORT d[8] (1580:1580:1580) (1810:1810:1810))
        (PORT d[9] (1575:1575:1575) (1817:1817:1817))
        (PORT d[10] (1214:1214:1214) (1400:1400:1400))
        (PORT d[11] (1666:1666:1666) (1926:1926:1926))
        (PORT d[12] (1045:1045:1045) (1213:1213:1213))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (1025:1025:1025) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (677:677:677))
        (PORT datab (811:811:811) (937:937:937))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (775:775:775) (889:889:889))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (506:506:506))
        (PORT datab (751:751:751) (874:874:874))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (759:759:759) (879:879:879))
        (PORT clk (1425:1425:1425) (1551:1551:1551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1251:1251:1251))
        (PORT d[1] (1500:1500:1500) (1728:1728:1728))
        (PORT d[2] (1168:1168:1168) (1349:1349:1349))
        (PORT d[3] (1608:1608:1608) (1882:1882:1882))
        (PORT d[4] (1024:1024:1024) (1177:1177:1177))
        (PORT d[5] (1644:1644:1644) (1897:1897:1897))
        (PORT d[6] (1028:1028:1028) (1208:1208:1208))
        (PORT d[7] (1764:1764:1764) (2089:2089:2089))
        (PORT d[8] (1239:1239:1239) (1424:1424:1424))
        (PORT d[9] (2030:2030:2030) (2344:2344:2344))
        (PORT d[10] (917:917:917) (1050:1050:1050))
        (PORT d[11] (1238:1238:1238) (1469:1469:1469))
        (PORT d[12] (981:981:981) (1136:1136:1136))
        (PORT clk (1423:1423:1423) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1176:1176:1176))
        (PORT clk (1423:1423:1423) (1549:1549:1549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1551:1551:1551))
        (PORT d[0] (1190:1190:1190) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1534:1534:1534))
        (PORT d[1] (1065:1065:1065) (1256:1256:1256))
        (PORT d[2] (919:919:919) (1078:1078:1078))
        (PORT d[3] (1740:1740:1740) (2000:2000:2000))
        (PORT d[4] (1508:1508:1508) (1749:1749:1749))
        (PORT d[5] (1508:1508:1508) (1764:1764:1764))
        (PORT d[6] (2055:2055:2055) (2409:2409:2409))
        (PORT d[7] (2747:2747:2747) (3201:3201:3201))
        (PORT d[8] (1886:1886:1886) (2213:2213:2213))
        (PORT d[9] (3058:3058:3058) (3522:3522:3522))
        (PORT d[10] (2046:2046:2046) (2352:2352:2352))
        (PORT d[11] (1730:1730:1730) (1971:1971:1971))
        (PORT d[12] (2128:2128:2128) (2503:2503:2503))
        (PORT clk (1330:1330:1330) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT d[0] (1680:1680:1680) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (715:715:715) (821:821:821))
        (PORT clk (1433:1433:1433) (1556:1556:1556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1293:1293:1293))
        (PORT d[1] (1449:1449:1449) (1664:1664:1664))
        (PORT d[2] (1305:1305:1305) (1499:1499:1499))
        (PORT d[3] (1453:1453:1453) (1706:1706:1706))
        (PORT d[4] (1092:1092:1092) (1249:1249:1249))
        (PORT d[5] (1658:1658:1658) (1913:1913:1913))
        (PORT d[6] (970:970:970) (1132:1132:1132))
        (PORT d[7] (1729:1729:1729) (2053:2053:2053))
        (PORT d[8] (1083:1083:1083) (1246:1246:1246))
        (PORT d[9] (2163:2163:2163) (2495:2495:2495))
        (PORT d[10] (1044:1044:1044) (1188:1188:1188))
        (PORT d[11] (1115:1115:1115) (1292:1292:1292))
        (PORT d[12] (1100:1100:1100) (1267:1267:1267))
        (PORT clk (1431:1431:1431) (1554:1554:1554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1119:1119:1119))
        (PORT clk (1431:1431:1431) (1554:1554:1554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1556:1556:1556))
        (PORT d[0] (1184:1184:1184) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1642:1642:1642))
        (PORT d[1] (866:866:866) (1013:1013:1013))
        (PORT d[2] (1012:1012:1012) (1166:1166:1166))
        (PORT d[3] (1438:1438:1438) (1653:1653:1653))
        (PORT d[4] (1525:1525:1525) (1782:1782:1782))
        (PORT d[5] (1528:1528:1528) (1785:1785:1785))
        (PORT d[6] (1888:1888:1888) (2223:2223:2223))
        (PORT d[7] (2410:2410:2410) (2818:2818:2818))
        (PORT d[8] (1981:1981:1981) (2316:2316:2316))
        (PORT d[9] (3057:3057:3057) (3517:3517:3517))
        (PORT d[10] (1868:1868:1868) (2144:2144:2144))
        (PORT d[11] (1564:1564:1564) (1787:1787:1787))
        (PORT d[12] (2067:2067:2067) (2435:2435:2435))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (1276:1276:1276) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1474:1474:1474))
        (PORT clk (1634:1634:1634) (1781:1781:1781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1103:1103:1103))
        (PORT d[1] (1581:1581:1581) (1847:1847:1847))
        (PORT d[2] (1004:1004:1004) (1172:1172:1172))
        (PORT d[3] (1327:1327:1327) (1537:1537:1537))
        (PORT d[4] (1943:1943:1943) (2271:2271:2271))
        (PORT d[5] (1873:1873:1873) (2178:2178:2178))
        (PORT d[6] (1778:1778:1778) (2079:2079:2079))
        (PORT d[7] (1164:1164:1164) (1371:1371:1371))
        (PORT d[8] (1582:1582:1582) (1848:1848:1848))
        (PORT d[9] (1241:1241:1241) (1431:1431:1431))
        (PORT d[10] (1135:1135:1135) (1304:1304:1304))
        (PORT d[11] (1770:1770:1770) (2070:2070:2070))
        (PORT d[12] (2080:2080:2080) (2372:2372:2372))
        (PORT clk (1632:1632:1632) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (694:694:694))
        (PORT clk (1632:1632:1632) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1781:1781:1781))
        (PORT d[0] (962:962:962) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (758:758:758))
        (PORT d[1] (1651:1651:1651) (1924:1924:1924))
        (PORT d[2] (1412:1412:1412) (1634:1634:1634))
        (PORT d[3] (2155:2155:2155) (2479:2479:2479))
        (PORT d[4] (1312:1312:1312) (1536:1536:1536))
        (PORT d[5] (997:997:997) (1141:1141:1141))
        (PORT d[6] (1937:1937:1937) (2261:2261:2261))
        (PORT d[7] (3484:3484:3484) (4048:4048:4048))
        (PORT d[8] (2598:2598:2598) (3031:3031:3031))
        (PORT d[9] (3770:3770:3770) (4325:4325:4325))
        (PORT d[10] (1371:1371:1371) (1574:1574:1574))
        (PORT d[11] (2452:2452:2452) (2800:2800:2800))
        (PORT d[12] (2703:2703:2703) (3157:3157:3157))
        (PORT clk (1262:1262:1262) (1289:1289:1289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT d[0] (787:787:787) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (681:681:681))
        (PORT datab (402:402:402) (493:493:493))
        (PORT datac (1269:1269:1269) (1439:1439:1439))
        (PORT datad (618:618:618) (699:699:699))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3034:3034:3034))
        (PORT clk (1721:1721:1721) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2259:2259:2259))
        (PORT d[1] (1878:1878:1878) (2188:2188:2188))
        (PORT d[2] (2253:2253:2253) (2621:2621:2621))
        (PORT d[3] (1337:1337:1337) (1580:1580:1580))
        (PORT d[4] (1572:1572:1572) (1832:1832:1832))
        (PORT d[5] (2490:2490:2490) (2884:2884:2884))
        (PORT d[6] (2154:2154:2154) (2519:2519:2519))
        (PORT d[7] (1666:1666:1666) (1972:1972:1972))
        (PORT d[8] (1629:1629:1629) (1907:1907:1907))
        (PORT d[9] (2634:2634:2634) (3056:3056:3056))
        (PORT d[10] (2631:2631:2631) (3049:3049:3049))
        (PORT d[11] (1497:1497:1497) (1774:1774:1774))
        (PORT d[12] (2133:2133:2133) (2429:2429:2429))
        (PORT clk (1719:1719:1719) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1214:1214:1214))
        (PORT clk (1719:1719:1719) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1898:1898:1898))
        (PORT d[0] (1375:1375:1375) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2559:2559:2559))
        (PORT d[1] (1466:1466:1466) (1718:1718:1718))
        (PORT d[2] (2117:2117:2117) (2423:2423:2423))
        (PORT d[3] (1701:1701:1701) (1984:1984:1984))
        (PORT d[4] (2495:2495:2495) (2910:2910:2910))
        (PORT d[5] (1855:1855:1855) (2147:2147:2147))
        (PORT d[6] (2309:2309:2309) (2702:2702:2702))
        (PORT d[7] (1589:1589:1589) (1834:1834:1834))
        (PORT d[8] (1531:1531:1531) (1752:1752:1752))
        (PORT d[9] (3443:3443:3443) (3969:3969:3969))
        (PORT d[10] (1799:1799:1799) (2091:2091:2091))
        (PORT d[11] (1754:1754:1754) (2042:2042:2042))
        (PORT d[12] (1743:1743:1743) (1999:1999:1999))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2336:2336:2336) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (681:681:681))
        (PORT datab (1177:1177:1177) (1360:1360:1360))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (1201:1201:1201) (1390:1390:1390))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (2048:2048:2048))
        (PORT clk (1709:1709:1709) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2985:2985:2985))
        (PORT d[1] (1374:1374:1374) (1602:1602:1602))
        (PORT d[2] (1558:1558:1558) (1806:1806:1806))
        (PORT d[3] (1488:1488:1488) (1719:1719:1719))
        (PORT d[4] (1860:1860:1860) (2165:2165:2165))
        (PORT d[5] (1854:1854:1854) (2150:2150:2150))
        (PORT d[6] (1377:1377:1377) (1613:1613:1613))
        (PORT d[7] (1429:1429:1429) (1681:1681:1681))
        (PORT d[8] (1383:1383:1383) (1618:1618:1618))
        (PORT d[9] (2009:2009:2009) (2291:2291:2291))
        (PORT d[10] (2094:2094:2094) (2398:2398:2398))
        (PORT d[11] (1486:1486:1486) (1761:1761:1761))
        (PORT d[12] (1697:1697:1697) (1937:1937:1937))
        (PORT clk (1707:1707:1707) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (921:921:921))
        (PORT clk (1707:1707:1707) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1891:1891:1891))
        (PORT d[0] (1151:1151:1151) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1772:1772:1772))
        (PORT d[1] (2172:2172:2172) (2569:2569:2569))
        (PORT d[2] (929:929:929) (1085:1085:1085))
        (PORT d[3] (1185:1185:1185) (1371:1371:1371))
        (PORT d[4] (835:835:835) (963:963:963))
        (PORT d[5] (2838:2838:2838) (3286:3286:3286))
        (PORT d[6] (1547:1547:1547) (1790:1790:1790))
        (PORT d[7] (991:991:991) (1140:1140:1140))
        (PORT d[8] (1587:1587:1587) (1850:1850:1850))
        (PORT d[9] (2279:2279:2279) (2604:2604:2604))
        (PORT d[10] (1518:1518:1518) (1736:1736:1736))
        (PORT d[11] (1463:1463:1463) (1673:1673:1673))
        (PORT d[12] (1731:1731:1731) (2054:2054:2054))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (823:823:823) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2860:2860:2860))
        (PORT clk (1923:1923:1923) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2365:2365:2365))
        (PORT d[1] (2386:2386:2386) (2762:2762:2762))
        (PORT d[2] (2267:2267:2267) (2645:2645:2645))
        (PORT d[3] (2244:2244:2244) (2664:2664:2664))
        (PORT d[4] (2343:2343:2343) (2735:2735:2735))
        (PORT d[5] (2446:2446:2446) (2843:2843:2843))
        (PORT d[6] (2077:2077:2077) (2423:2423:2423))
        (PORT d[7] (1323:1323:1323) (1563:1563:1563))
        (PORT d[8] (2153:2153:2153) (2513:2513:2513))
        (PORT d[9] (2442:2442:2442) (2786:2786:2786))
        (PORT d[10] (2824:2824:2824) (3252:3252:3252))
        (PORT d[11] (1691:1691:1691) (1985:1985:1985))
        (PORT d[12] (2140:2140:2140) (2481:2481:2481))
        (PORT clk (1921:1921:1921) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1901:1901:1901))
        (PORT clk (1921:1921:1921) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2135:2135:2135))
        (PORT d[0] (1939:1939:1939) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2637:2637:2637))
        (PORT d[1] (1919:1919:1919) (2263:2263:2263))
        (PORT d[2] (2311:2311:2311) (2685:2685:2685))
        (PORT d[3] (1337:1337:1337) (1586:1586:1586))
        (PORT d[4] (2180:2180:2180) (2572:2572:2572))
        (PORT d[5] (1291:1291:1291) (1498:1498:1498))
        (PORT d[6] (1846:1846:1846) (2174:2174:2174))
        (PORT d[7] (2254:2254:2254) (2644:2644:2644))
        (PORT d[8] (2062:2062:2062) (2406:2406:2406))
        (PORT d[9] (1942:1942:1942) (2223:2223:2223))
        (PORT d[10] (2587:2587:2587) (3004:3004:3004))
        (PORT d[11] (2641:2641:2641) (3071:3071:3071))
        (PORT d[12] (1684:1684:1684) (1989:1989:1989))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1175:1175:1175) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2614:2614:2614))
        (PORT clk (1769:1769:1769) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2793:2793:2793))
        (PORT d[1] (2167:2167:2167) (2543:2543:2543))
        (PORT d[2] (2080:2080:2080) (2432:2432:2432))
        (PORT d[3] (2180:2180:2180) (2570:2570:2570))
        (PORT d[4] (2489:2489:2489) (2897:2897:2897))
        (PORT d[5] (2419:2419:2419) (2802:2802:2802))
        (PORT d[6] (1624:1624:1624) (1916:1916:1916))
        (PORT d[7] (1857:1857:1857) (2171:2171:2171))
        (PORT d[8] (2187:2187:2187) (2560:2560:2560))
        (PORT d[9] (2272:2272:2272) (2591:2591:2591))
        (PORT d[10] (2867:2867:2867) (3302:3302:3302))
        (PORT d[11] (1340:1340:1340) (1599:1599:1599))
        (PORT d[12] (2284:2284:2284) (2638:2638:2638))
        (PORT clk (1767:1767:1767) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1496:1496:1496))
        (PORT clk (1767:1767:1767) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1953:1953:1953))
        (PORT d[0] (1619:1619:1619) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1665:1665:1665))
        (PORT d[1] (1775:1775:1775) (2110:2110:2110))
        (PORT d[2] (961:961:961) (1108:1108:1108))
        (PORT d[3] (1178:1178:1178) (1402:1402:1402))
        (PORT d[4] (2733:2733:2733) (3210:3210:3210))
        (PORT d[5] (1829:1829:1829) (2112:2112:2112))
        (PORT d[6] (1849:1849:1849) (2173:2173:2173))
        (PORT d[7] (736:736:736) (872:872:872))
        (PORT d[8] (2218:2218:2218) (2597:2597:2597))
        (PORT d[9] (673:673:673) (785:785:785))
        (PORT d[10] (988:988:988) (1141:1141:1141))
        (PORT d[11] (3160:3160:3160) (3662:3662:3662))
        (PORT d[12] (1703:1703:1703) (2023:2023:2023))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (1017:1017:1017) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2646:2646:2646))
        (PORT clk (1796:1796:1796) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2161:2161:2161))
        (PORT d[1] (1582:1582:1582) (1857:1857:1857))
        (PORT d[2] (2226:2226:2226) (2580:2580:2580))
        (PORT d[3] (1013:1013:1013) (1214:1214:1214))
        (PORT d[4] (2328:2328:2328) (2705:2705:2705))
        (PORT d[5] (1921:1921:1921) (2247:2247:2247))
        (PORT d[6] (2388:2388:2388) (2795:2795:2795))
        (PORT d[7] (1593:1593:1593) (1865:1865:1865))
        (PORT d[8] (1836:1836:1836) (2149:2149:2149))
        (PORT d[9] (2880:2880:2880) (3319:3319:3319))
        (PORT d[10] (2430:2430:2430) (2813:2813:2813))
        (PORT d[11] (1835:1835:1835) (2156:2156:2156))
        (PORT d[12] (3161:3161:3161) (3649:3649:3649))
        (PORT clk (1794:1794:1794) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1539:1539:1539))
        (PORT clk (1794:1794:1794) (1994:1994:1994))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1996:1996:1996))
        (PORT d[0] (1640:1640:1640) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2980:2980:2980))
        (PORT d[1] (1231:1231:1231) (1481:1481:1481))
        (PORT d[2] (2496:2496:2496) (2859:2859:2859))
        (PORT d[3] (2359:2359:2359) (2721:2721:2721))
        (PORT d[4] (2858:2858:2858) (3310:3310:3310))
        (PORT d[5] (1509:1509:1509) (1752:1752:1752))
        (PORT d[6] (2679:2679:2679) (3128:3128:3128))
        (PORT d[7] (1375:1375:1375) (1588:1588:1588))
        (PORT d[8] (1864:1864:1864) (2133:2133:2133))
        (PORT d[9] (3808:3808:3808) (4393:4393:4393))
        (PORT d[10] (2039:2039:2039) (2363:2363:2363))
        (PORT d[11] (2402:2402:2402) (2789:2789:2789))
        (PORT d[12] (1568:1568:1568) (1795:1795:1795))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1000:1000:1000) (1138:1138:1138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1327:1327:1327))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1275:1275:1275))
        (PORT datab (403:403:403) (493:493:493))
        (PORT datac (1051:1051:1051) (1198:1198:1198))
        (PORT datad (551:551:551) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (910:910:910))
        (PORT datab (403:403:403) (494:494:494))
        (PORT datac (1205:1205:1205) (1367:1367:1367))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[0\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (390:390:390) (482:482:482))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (732:732:732))
        (PORT datab (152:152:152) (200:200:200))
        (PORT datac (581:581:581) (692:692:692))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (819:819:819) (923:923:923))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (2019:2019:2019))
        (PORT clk (1887:1887:1887) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2437:2437:2437))
        (PORT d[1] (1821:1821:1821) (2126:2126:2126))
        (PORT d[2] (2476:2476:2476) (2875:2875:2875))
        (PORT d[3] (1393:1393:1393) (1649:1649:1649))
        (PORT d[4] (1826:1826:1826) (2134:2134:2134))
        (PORT d[5] (2308:2308:2308) (2690:2690:2690))
        (PORT d[6] (2448:2448:2448) (2868:2868:2868))
        (PORT d[7] (1682:1682:1682) (1971:1971:1971))
        (PORT d[8] (1742:1742:1742) (2037:2037:2037))
        (PORT d[9] (2868:2868:2868) (3330:3330:3330))
        (PORT d[10] (2725:2725:2725) (3143:3143:3143))
        (PORT d[11] (1883:1883:1883) (2210:2210:2210))
        (PORT d[12] (2519:2519:2519) (2859:2859:2859))
        (PORT clk (1885:1885:1885) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1410:1410:1410))
        (PORT clk (1885:1885:1885) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (2087:2087:2087))
        (PORT d[0] (1542:1542:1542) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2907:2907:2907))
        (PORT d[1] (1272:1272:1272) (1516:1516:1516))
        (PORT d[2] (2801:2801:2801) (3225:3225:3225))
        (PORT d[3] (2122:2122:2122) (2467:2467:2467))
        (PORT d[4] (2702:2702:2702) (3146:3146:3146))
        (PORT d[5] (1999:1999:1999) (2305:2305:2305))
        (PORT d[6] (2435:2435:2435) (2847:2847:2847))
        (PORT d[7] (2213:2213:2213) (2584:2584:2584))
        (PORT d[8] (2075:2075:2075) (2392:2392:2392))
        (PORT d[9] (3268:3268:3268) (3775:3775:3775))
        (PORT d[10] (1744:1744:1744) (2010:2010:2010))
        (PORT d[11] (2037:2037:2037) (2377:2377:2377))
        (PORT d[12] (2475:2475:2475) (2855:2855:2855))
        (PORT clk (1307:1307:1307) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (PORT d[0] (2483:2483:2483) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2451:2451:2451))
        (PORT clk (2013:2013:2013) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2408:2408:2408))
        (PORT d[1] (1875:1875:1875) (2177:2177:2177))
        (PORT d[2] (1900:1900:1900) (2221:2221:2221))
        (PORT d[3] (1625:1625:1625) (1939:1939:1939))
        (PORT d[4] (2073:2073:2073) (2436:2436:2436))
        (PORT d[5] (2352:2352:2352) (2726:2726:2726))
        (PORT d[6] (1815:1815:1815) (2135:2135:2135))
        (PORT d[7] (1636:1636:1636) (1920:1920:1920))
        (PORT d[8] (1814:1814:1814) (2129:2129:2129))
        (PORT d[9] (2768:2768:2768) (3207:3207:3207))
        (PORT d[10] (2622:2622:2622) (3039:3039:3039))
        (PORT d[11] (1418:1418:1418) (1694:1694:1694))
        (PORT d[12] (2255:2255:2255) (2617:2617:2617))
        (PORT clk (2011:2011:2011) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2268:2268:2268))
        (PORT clk (2011:2011:2011) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2247:2247:2247))
        (PORT d[0] (2291:2291:2291) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1816:1816:1816))
        (PORT d[1] (1801:1801:1801) (2158:2158:2158))
        (PORT d[2] (1408:1408:1408) (1648:1648:1648))
        (PORT d[3] (1160:1160:1160) (1370:1370:1370))
        (PORT d[4] (2445:2445:2445) (2889:2889:2889))
        (PORT d[5] (1426:1426:1426) (1670:1670:1670))
        (PORT d[6] (2056:2056:2056) (2423:2423:2423))
        (PORT d[7] (2208:2208:2208) (2544:2544:2544))
        (PORT d[8] (2130:2130:2130) (2500:2500:2500))
        (PORT d[9] (2861:2861:2861) (3280:3280:3280))
        (PORT d[10] (1435:1435:1435) (1648:1648:1648))
        (PORT d[11] (2683:2683:2683) (3122:3122:3122))
        (PORT d[12] (1716:1716:1716) (2038:2038:2038))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (1346:1346:1346) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2333:2333:2333))
        (PORT clk (1894:1894:1894) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2318:2318:2318))
        (PORT d[1] (1779:1779:1779) (2081:2081:2081))
        (PORT d[2] (2271:2271:2271) (2663:2663:2663))
        (PORT d[3] (2038:2038:2038) (2419:2419:2419))
        (PORT d[4] (2434:2434:2434) (2862:2862:2862))
        (PORT d[5] (2563:2563:2563) (2972:2972:2972))
        (PORT d[6] (1776:1776:1776) (2069:2069:2069))
        (PORT d[7] (1390:1390:1390) (1648:1648:1648))
        (PORT d[8] (1593:1593:1593) (1866:1866:1866))
        (PORT d[9] (2052:2052:2052) (2348:2348:2348))
        (PORT d[10] (2138:2138:2138) (2458:2458:2458))
        (PORT d[11] (1726:1726:1726) (2024:2024:2024))
        (PORT d[12] (2423:2423:2423) (2788:2788:2788))
        (PORT clk (1892:1892:1892) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1653:1653:1653))
        (PORT clk (1892:1892:1892) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (2099:2099:2099))
        (PORT d[0] (1758:1758:1758) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1623:1623:1623))
        (PORT d[1] (1625:1625:1625) (1941:1941:1941))
        (PORT d[2] (1478:1478:1478) (1720:1720:1720))
        (PORT d[3] (1745:1745:1745) (2034:2034:2034))
        (PORT d[4] (2115:2115:2115) (2499:2499:2499))
        (PORT d[5] (2108:2108:2108) (2452:2452:2452))
        (PORT d[6] (1764:1764:1764) (2045:2045:2045))
        (PORT d[7] (2063:2063:2063) (2424:2424:2424))
        (PORT d[8] (1818:1818:1818) (2130:2130:2130))
        (PORT d[9] (1575:1575:1575) (1790:1790:1790))
        (PORT d[10] (2604:2604:2604) (3022:3022:3022))
        (PORT d[11] (2426:2426:2426) (2810:2810:2810))
        (PORT d[12] (2157:2157:2157) (2551:2551:2551))
        (PORT clk (1324:1324:1324) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT d[0] (1501:1501:1501) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1353:1353:1353))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1625:1625:1625))
        (PORT clk (1527:1527:1527) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1372:1372:1372))
        (PORT d[1] (1170:1170:1170) (1367:1367:1367))
        (PORT d[2] (805:805:805) (935:935:935))
        (PORT d[3] (1494:1494:1494) (1721:1721:1721))
        (PORT d[4] (975:975:975) (1127:1127:1127))
        (PORT d[5] (2043:2043:2043) (2364:2364:2364))
        (PORT d[6] (1981:1981:1981) (2310:2310:2310))
        (PORT d[7] (1243:1243:1243) (1459:1459:1459))
        (PORT d[8] (1645:1645:1645) (1893:1893:1893))
        (PORT d[9] (1461:1461:1461) (1691:1691:1691))
        (PORT d[10] (810:810:810) (936:936:936))
        (PORT d[11] (1487:1487:1487) (1717:1717:1717))
        (PORT d[12] (2241:2241:2241) (2552:2552:2552))
        (PORT clk (1525:1525:1525) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (853:853:853) (908:908:908))
        (PORT clk (1525:1525:1525) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1668:1668:1668))
        (PORT d[0] (1137:1137:1137) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1669:1669:1669))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2290:2290:2290))
        (PORT d[1] (1458:1458:1458) (1706:1706:1706))
        (PORT d[2] (1097:1097:1097) (1281:1281:1281))
        (PORT d[3] (1981:1981:1981) (2281:2281:2281))
        (PORT d[4] (1675:1675:1675) (1956:1956:1956))
        (PORT d[5] (1706:1706:1706) (1994:1994:1994))
        (PORT d[6] (2416:2416:2416) (2820:2820:2820))
        (PORT d[7] (3276:3276:3276) (3808:3808:3808))
        (PORT d[8] (2420:2420:2420) (2836:2836:2836))
        (PORT d[9] (3553:3553:3553) (4077:4077:4077))
        (PORT d[10] (2056:2056:2056) (2362:2362:2362))
        (PORT d[11] (2120:2120:2120) (2426:2426:2426))
        (PORT d[12] (2514:2514:2514) (2942:2942:2942))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (1293:1293:1293) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1066:1066:1066))
        (PORT datab (913:913:913) (1045:1045:1045))
        (PORT datac (390:390:390) (481:481:481))
        (PORT datad (734:734:734) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (2064:2064:2064))
        (PORT datab (1254:1254:1254) (1432:1432:1432))
        (PORT datac (396:396:396) (488:488:488))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (2018:2018:2018))
        (PORT clk (1932:1932:1932) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2411:2411:2411))
        (PORT d[1] (1652:1652:1652) (1936:1936:1936))
        (PORT d[2] (2348:2348:2348) (2746:2746:2746))
        (PORT d[3] (1397:1397:1397) (1658:1658:1658))
        (PORT d[4] (2001:2001:2001) (2332:2332:2332))
        (PORT d[5] (2468:2468:2468) (2872:2872:2872))
        (PORT d[6] (2564:2564:2564) (3018:3018:3018))
        (PORT d[7] (1524:1524:1524) (1798:1798:1798))
        (PORT d[8] (1648:1648:1648) (1928:1928:1928))
        (PORT d[9] (3030:3030:3030) (3517:3517:3517))
        (PORT d[10] (2759:2759:2759) (3192:3192:3192))
        (PORT d[11] (1786:1786:1786) (2101:2101:2101))
        (PORT d[12] (2538:2538:2538) (2881:2881:2881))
        (PORT clk (1930:1930:1930) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1765:1765:1765))
        (PORT clk (1930:1930:1930) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (2139:2139:2139))
        (PORT d[0] (1835:1835:1835) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2930:2930:2930))
        (PORT d[1] (1250:1250:1250) (1481:1481:1481))
        (PORT d[2] (2797:2797:2797) (3219:3219:3219))
        (PORT d[3] (2087:2087:2087) (2423:2423:2423))
        (PORT d[4] (2878:2878:2878) (3348:3348:3348))
        (PORT d[5] (2167:2167:2167) (2495:2495:2495))
        (PORT d[6] (2598:2598:2598) (3034:3034:3034))
        (PORT d[7] (2384:2384:2384) (2779:2779:2779))
        (PORT d[8] (2264:2264:2264) (2615:2615:2615))
        (PORT d[9] (3305:3305:3305) (3816:3816:3816))
        (PORT d[10] (1942:1942:1942) (2232:2232:2232))
        (PORT d[11] (2056:2056:2056) (2401:2401:2401))
        (PORT d[12] (2487:2487:2487) (2871:2871:2871))
        (PORT clk (1300:1300:1300) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1326:1326:1326))
        (PORT d[0] (1052:1052:1052) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1325:1325:1325))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1227:1227:1227))
        (PORT clk (1244:1244:1244) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1583:1583:1583))
        (PORT d[1] (907:907:907) (1034:1034:1034))
        (PORT d[2] (2644:2644:2644) (3087:3087:3087))
        (PORT d[3] (2093:2093:2093) (2369:2369:2369))
        (PORT d[4] (946:946:946) (1087:1087:1087))
        (PORT d[5] (1039:1039:1039) (1186:1186:1186))
        (PORT d[6] (1211:1211:1211) (1389:1389:1389))
        (PORT d[7] (1026:1026:1026) (1205:1205:1205))
        (PORT d[8] (1495:1495:1495) (1734:1734:1734))
        (PORT d[9] (2147:2147:2147) (2464:2464:2464))
        (PORT d[10] (1678:1678:1678) (1937:1937:1937))
        (PORT d[11] (1152:1152:1152) (1356:1356:1356))
        (PORT d[12] (1001:1001:1001) (1163:1163:1163))
        (PORT clk (1242:1242:1242) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1166:1166:1166))
        (PORT clk (1242:1242:1242) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1340:1340:1340))
        (PORT d[0] (1244:1244:1244) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (3114:3114:3114))
        (PORT d[1] (1756:1756:1756) (2038:2038:2038))
        (PORT d[2] (1327:1327:1327) (1556:1556:1556))
        (PORT d[3] (2343:2343:2343) (2690:2690:2690))
        (PORT d[4] (2491:2491:2491) (2880:2880:2880))
        (PORT d[5] (2222:2222:2222) (2579:2579:2579))
        (PORT d[6] (2246:2246:2246) (2624:2624:2624))
        (PORT d[7] (1970:1970:1970) (2269:2269:2269))
        (PORT d[8] (2356:2356:2356) (2739:2739:2739))
        (PORT d[9] (3407:3407:3407) (3906:3906:3906))
        (PORT d[10] (2216:2216:2216) (2543:2543:2543))
        (PORT d[11] (2540:2540:2540) (2932:2932:2932))
        (PORT d[12] (1713:1713:1713) (1980:1980:1980))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2585:2585:2585) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1326:1326:1326))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (879:879:879))
        (PORT clk (1169:1169:1169) (1203:1203:1203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1230:1230:1230))
        (PORT d[1] (1507:1507:1507) (1756:1756:1756))
        (PORT d[2] (2451:2451:2451) (2855:2855:2855))
        (PORT d[3] (1244:1244:1244) (1401:1401:1401))
        (PORT d[4] (1145:1145:1145) (1292:1292:1292))
        (PORT d[5] (1684:1684:1684) (1908:1908:1908))
        (PORT d[6] (999:999:999) (1164:1164:1164))
        (PORT d[7] (1384:1384:1384) (1611:1611:1611))
        (PORT d[8] (1140:1140:1140) (1316:1316:1316))
        (PORT d[9] (2381:2381:2381) (2719:2719:2719))
        (PORT d[10] (1157:1157:1157) (1329:1329:1329))
        (PORT d[11] (928:928:928) (1087:1087:1087))
        (PORT d[12] (965:965:965) (1118:1118:1118))
        (PORT clk (1167:1167:1167) (1201:1201:1201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1447:1447:1447))
        (PORT clk (1167:1167:1167) (1201:1201:1201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1203:1203:1203))
        (PORT d[0] (1412:1412:1412) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1204:1204:1204))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2521:2521:2521))
        (PORT d[1] (1229:1229:1229) (1431:1431:1431))
        (PORT d[2] (1242:1242:1242) (1449:1449:1449))
        (PORT d[3] (1737:1737:1737) (1990:1990:1990))
        (PORT d[4] (1819:1819:1819) (2111:2111:2111))
        (PORT d[5] (1741:1741:1741) (2024:2024:2024))
        (PORT d[6] (1813:1813:1813) (2118:2118:2118))
        (PORT d[7] (1277:1277:1277) (1477:1477:1477))
        (PORT d[8] (1829:1829:1829) (2136:2136:2136))
        (PORT d[9] (2875:2875:2875) (3303:3303:3303))
        (PORT d[10] (1857:1857:1857) (2109:2109:2109))
        (PORT d[11] (2039:2039:2039) (2364:2364:2364))
        (PORT d[12] (1495:1495:1495) (1734:1734:1734))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (2034:2034:2034) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (734:734:734))
        (PORT datab (1124:1124:1124) (1295:1295:1295))
        (PORT datac (1748:1748:1748) (1997:1997:1997))
        (PORT datad (595:595:595) (691:691:691))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1958:1958:1958))
        (PORT clk (1593:1593:1593) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3696:3696:3696))
        (PORT d[1] (2156:2156:2156) (2502:2502:2502))
        (PORT d[2] (1905:1905:1905) (2223:2223:2223))
        (PORT d[3] (1770:1770:1770) (2086:2086:2086))
        (PORT d[4] (1889:1889:1889) (2202:2202:2202))
        (PORT d[5] (2442:2442:2442) (2840:2840:2840))
        (PORT d[6] (1993:1993:1993) (2333:2333:2333))
        (PORT d[7] (1286:1286:1286) (1524:1524:1524))
        (PORT d[8] (1550:1550:1550) (1814:1814:1814))
        (PORT d[9] (2586:2586:2586) (2996:2996:2996))
        (PORT d[10] (2384:2384:2384) (2755:2755:2755))
        (PORT d[11] (2059:2059:2059) (2421:2421:2421))
        (PORT d[12] (2133:2133:2133) (2440:2440:2440))
        (PORT clk (1591:1591:1591) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1360:1360:1360))
        (PORT clk (1591:1591:1591) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1759:1759:1759))
        (PORT d[0] (1508:1508:1508) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1760:1760:1760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2672:2672:2672))
        (PORT d[1] (1373:1373:1373) (1637:1637:1637))
        (PORT d[2] (992:992:992) (1160:1160:1160))
        (PORT d[3] (2258:2258:2258) (2620:2620:2620))
        (PORT d[4] (2585:2585:2585) (2995:2995:2995))
        (PORT d[5] (1348:1348:1348) (1558:1558:1558))
        (PORT d[6] (710:710:710) (828:828:828))
        (PORT d[7] (734:734:734) (866:866:866))
        (PORT d[8] (1356:1356:1356) (1572:1572:1572))
        (PORT d[9] (1389:1389:1389) (1604:1604:1604))
        (PORT d[10] (2471:2471:2471) (2848:2848:2848))
        (PORT d[11] (1836:1836:1836) (2125:2125:2125))
        (PORT d[12] (852:852:852) (991:991:991))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (1036:1036:1036) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (608:608:608))
        (PORT datab (1559:1559:1559) (1785:1785:1785))
        (PORT datac (379:379:379) (432:432:432))
        (PORT datad (622:622:622) (704:704:704))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2204:2204:2204))
        (PORT clk (1652:1652:1652) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1894:1894:1894))
        (PORT d[1] (2040:2040:2040) (2367:2367:2367))
        (PORT d[2] (2377:2377:2377) (2755:2755:2755))
        (PORT d[3] (1266:1266:1266) (1491:1491:1491))
        (PORT d[4] (1551:1551:1551) (1802:1802:1802))
        (PORT d[5] (2172:2172:2172) (2516:2516:2516))
        (PORT d[6] (1994:1994:1994) (2339:2339:2339))
        (PORT d[7] (1607:1607:1607) (1898:1898:1898))
        (PORT d[8] (1553:1553:1553) (1814:1814:1814))
        (PORT d[9] (2763:2763:2763) (3196:3196:3196))
        (PORT d[10] (2552:2552:2552) (2951:2951:2951))
        (PORT d[11] (1467:1467:1467) (1732:1732:1732))
        (PORT d[12] (1939:1939:1939) (2197:2197:2197))
        (PORT clk (1650:1650:1650) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1429:1429:1429))
        (PORT clk (1650:1650:1650) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1811:1811:1811))
        (PORT d[0] (1564:1564:1564) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2448:2448:2448))
        (PORT d[1] (1318:1318:1318) (1543:1543:1543))
        (PORT d[2] (1923:1923:1923) (2201:2201:2201))
        (PORT d[3] (1555:1555:1555) (1814:1814:1814))
        (PORT d[4] (2335:2335:2335) (2733:2733:2733))
        (PORT d[5] (1504:1504:1504) (1750:1750:1750))
        (PORT d[6] (2125:2125:2125) (2493:2493:2493))
        (PORT d[7] (1735:1735:1735) (1999:1999:1999))
        (PORT d[8] (1736:1736:1736) (1983:1983:1983))
        (PORT d[9] (3272:3272:3272) (3774:3774:3774))
        (PORT d[10] (1841:1841:1841) (2134:2134:2134))
        (PORT d[11] (1575:1575:1575) (1842:1842:1842))
        (PORT d[12] (1744:1744:1744) (1998:1998:1998))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1434:1434:1434) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2237:2237:2237))
        (PORT clk (1970:1970:1970) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (2139:2139:2139))
        (PORT d[1] (2216:2216:2216) (2576:2576:2576))
        (PORT d[2] (2467:2467:2467) (2871:2871:2871))
        (PORT d[3] (2005:2005:2005) (2373:2373:2373))
        (PORT d[4] (2458:2458:2458) (2864:2864:2864))
        (PORT d[5] (2433:2433:2433) (2828:2828:2828))
        (PORT d[6] (1813:1813:1813) (2128:2128:2128))
        (PORT d[7] (1312:1312:1312) (1546:1546:1546))
        (PORT d[8] (1928:1928:1928) (2253:2253:2253))
        (PORT d[9] (3165:3165:3165) (3660:3660:3660))
        (PORT d[10] (2794:2794:2794) (3216:3216:3216))
        (PORT d[11] (1663:1663:1663) (1959:1959:1959))
        (PORT d[12] (2136:2136:2136) (2466:2466:2466))
        (PORT clk (1968:1968:1968) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1475:1475:1475))
        (PORT clk (1968:1968:1968) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (2190:2190:2190))
        (PORT d[0] (1608:1608:1608) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2179:2179:2179))
        (PORT d[1] (1563:1563:1563) (1856:1856:1856))
        (PORT d[2] (2094:2094:2094) (2432:2432:2432))
        (PORT d[3] (1133:1133:1133) (1347:1347:1347))
        (PORT d[4] (2005:2005:2005) (2372:2372:2372))
        (PORT d[5] (1757:1757:1757) (2062:2062:2062))
        (PORT d[6] (1818:1818:1818) (2126:2126:2126))
        (PORT d[7] (2040:2040:2040) (2393:2393:2393))
        (PORT d[8] (1856:1856:1856) (2173:2173:2173))
        (PORT d[9] (1580:1580:1580) (1811:1811:1811))
        (PORT d[10] (2393:2393:2393) (2782:2782:2782))
        (PORT d[11] (2440:2440:2440) (2842:2842:2842))
        (PORT d[12] (2344:2344:2344) (2775:2775:2775))
        (PORT clk (1336:1336:1336) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (PORT d[0] (1424:1424:1424) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1755:1755:1755))
        (PORT clk (1559:1559:1559) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2520:2520:2520))
        (PORT d[1] (1894:1894:1894) (2195:2195:2195))
        (PORT d[2] (2092:2092:2092) (2438:2438:2438))
        (PORT d[3] (943:943:943) (1117:1117:1117))
        (PORT d[4] (2075:2075:2075) (2404:2404:2404))
        (PORT d[5] (2468:2468:2468) (2871:2871:2871))
        (PORT d[6] (1822:1822:1822) (2138:2138:2138))
        (PORT d[7] (1438:1438:1438) (1690:1690:1690))
        (PORT d[8] (1636:1636:1636) (1916:1916:1916))
        (PORT d[9] (2769:2769:2769) (3206:3206:3206))
        (PORT d[10] (2419:2419:2419) (2798:2798:2798))
        (PORT d[11] (2224:2224:2224) (2608:2608:2608))
        (PORT d[12] (1959:1959:1959) (2240:2240:2240))
        (PORT clk (1557:1557:1557) (1711:1711:1711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1162:1162:1162))
        (PORT clk (1557:1557:1557) (1711:1711:1711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1713:1713:1713))
        (PORT d[0] (1324:1324:1324) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1714:1714:1714))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2462:2462:2462))
        (PORT d[1] (1185:1185:1185) (1425:1425:1425))
        (PORT d[2] (1152:1152:1152) (1328:1328:1328))
        (PORT d[3] (2093:2093:2093) (2436:2436:2436))
        (PORT d[4] (2553:2553:2553) (2955:2955:2955))
        (PORT d[5] (1980:1980:1980) (2268:2268:2268))
        (PORT d[6] (2376:2376:2376) (2773:2773:2773))
        (PORT d[7] (924:924:924) (1086:1086:1086))
        (PORT d[8] (1748:1748:1748) (1997:1997:1997))
        (PORT d[9] (1561:1561:1561) (1800:1800:1800))
        (PORT d[10] (2309:2309:2309) (2673:2673:2673))
        (PORT d[11] (1836:1836:1836) (2124:2124:2124))
        (PORT d[12] (1035:1035:1035) (1203:1203:1203))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (906:906:906) (1012:1012:1012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2053:2053:2053))
        (PORT clk (1844:1844:1844) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2193:2193:2193))
        (PORT d[1] (1932:1932:1932) (2251:2251:2251))
        (PORT d[2] (2344:2344:2344) (2743:2743:2743))
        (PORT d[3] (1652:1652:1652) (1950:1950:1950))
        (PORT d[4] (1788:1788:1788) (2087:2087:2087))
        (PORT d[5] (2242:2242:2242) (2618:2618:2618))
        (PORT d[6] (2253:2253:2253) (2651:2651:2651))
        (PORT d[7] (1863:1863:1863) (2174:2174:2174))
        (PORT d[8] (1564:1564:1564) (1836:1836:1836))
        (PORT d[9] (2775:2775:2775) (3222:3222:3222))
        (PORT d[10] (2742:2742:2742) (3173:3173:3173))
        (PORT d[11] (2050:2050:2050) (2395:2395:2395))
        (PORT d[12] (2332:2332:2332) (2639:2639:2639))
        (PORT clk (1842:1842:1842) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1541:1541:1541))
        (PORT clk (1842:1842:1842) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (2046:2046:2046))
        (PORT d[0] (1641:1641:1641) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (2047:2047:2047))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2582:2582:2582))
        (PORT d[1] (1526:1526:1526) (1801:1801:1801))
        (PORT d[2] (2609:2609:2609) (3004:3004:3004))
        (PORT d[3] (1920:1920:1920) (2224:2224:2224))
        (PORT d[4] (2510:2510:2510) (2923:2923:2923))
        (PORT d[5] (1730:1730:1730) (2006:2006:2006))
        (PORT d[6] (2253:2253:2253) (2643:2643:2643))
        (PORT d[7] (2204:2204:2204) (2580:2580:2580))
        (PORT d[8] (2156:2156:2156) (2480:2480:2480))
        (PORT d[9] (3152:3152:3152) (3639:3639:3639))
        (PORT d[10] (1778:1778:1778) (2050:2050:2050))
        (PORT d[11] (1856:1856:1856) (2165:2165:2165))
        (PORT d[12] (2284:2284:2284) (2635:2635:2635))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (1818:1818:1818) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1341:1341:1341))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (730:730:730))
        (PORT datab (532:532:532) (645:645:645))
        (PORT datac (1367:1367:1367) (1569:1569:1569))
        (PORT datad (515:515:515) (615:615:615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (606:606:606))
        (PORT datab (1379:1379:1379) (1591:1591:1591))
        (PORT datac (1420:1420:1420) (1595:1595:1595))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (2011:2011:2011))
        (PORT clk (1753:1753:1753) (1933:1933:1933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (3060:3060:3060))
        (PORT d[1] (2168:2168:2168) (2544:2544:2544))
        (PORT d[2] (2070:2070:2070) (2417:2417:2417))
        (PORT d[3] (1664:1664:1664) (1993:1993:1993))
        (PORT d[4] (2516:2516:2516) (2932:2932:2932))
        (PORT d[5] (2430:2430:2430) (2816:2816:2816))
        (PORT d[6] (1598:1598:1598) (1883:1883:1883))
        (PORT d[7] (1867:1867:1867) (2182:2182:2182))
        (PORT d[8] (2188:2188:2188) (2561:2561:2561))
        (PORT d[9] (2534:2534:2534) (2886:2886:2886))
        (PORT d[10] (2856:2856:2856) (3290:3290:3290))
        (PORT d[11] (1328:1328:1328) (1580:1580:1580))
        (PORT d[12] (1878:1878:1878) (2203:2203:2203))
        (PORT clk (1751:1751:1751) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1705:1705:1705))
        (PORT clk (1751:1751:1751) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1753:1753:1753) (1933:1933:1933))
        (PORT d[0] (1807:1807:1807) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1934:1934:1934))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1851:1851:1851))
        (PORT d[1] (1794:1794:1794) (2135:2135:2135))
        (PORT d[2] (1150:1150:1150) (1325:1325:1325))
        (PORT d[3] (1320:1320:1320) (1554:1554:1554))
        (PORT d[4] (2751:2751:2751) (3232:3232:3232))
        (PORT d[5] (1836:1836:1836) (2119:2119:2119))
        (PORT d[6] (1850:1850:1850) (2174:2174:2174))
        (PORT d[7] (748:748:748) (887:887:887))
        (PORT d[8] (835:835:835) (977:977:977))
        (PORT d[9] (677:677:677) (788:788:788))
        (PORT d[10] (2966:2966:2966) (3432:3432:3432))
        (PORT d[11] (815:815:815) (945:945:945))
        (PORT d[12] (1704:1704:1704) (2024:2024:2024))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1055:1055:1055) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (2226:2226:2226))
        (PORT clk (1919:1919:1919) (2125:2125:2125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2389:2389:2389))
        (PORT d[1] (1798:1798:1798) (2109:2109:2109))
        (PORT d[2] (2252:2252:2252) (2616:2616:2616))
        (PORT d[3] (1581:1581:1581) (1888:1888:1888))
        (PORT d[4] (2435:2435:2435) (2846:2846:2846))
        (PORT d[5] (2453:2453:2453) (2854:2854:2854))
        (PORT d[6] (1675:1675:1675) (1981:1981:1981))
        (PORT d[7] (2130:2130:2130) (2478:2478:2478))
        (PORT d[8] (2125:2125:2125) (2481:2481:2481))
        (PORT d[9] (2744:2744:2744) (3168:3168:3168))
        (PORT d[10] (2986:2986:2986) (3454:3454:3454))
        (PORT d[11] (1794:1794:1794) (2118:2118:2118))
        (PORT d[12] (2601:2601:2601) (3007:3007:3007))
        (PORT clk (1917:1917:1917) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1683:1683:1683))
        (PORT clk (1917:1917:1917) (2123:2123:2123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (2125:2125:2125))
        (PORT d[0] (1809:1809:1809) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2241:2241:2241))
        (PORT d[1] (1755:1755:1755) (2065:2065:2065))
        (PORT d[2] (1575:1575:1575) (1840:1840:1840))
        (PORT d[3] (1505:1505:1505) (1757:1757:1757))
        (PORT d[4] (2643:2643:2643) (3121:3121:3121))
        (PORT d[5] (1952:1952:1952) (2271:2271:2271))
        (PORT d[6] (2273:2273:2273) (2672:2672:2672))
        (PORT d[7] (1569:1569:1569) (1814:1814:1814))
        (PORT d[8] (2390:2390:2390) (2729:2729:2729))
        (PORT d[9] (3376:3376:3376) (3862:3862:3862))
        (PORT d[10] (1073:1073:1073) (1236:1236:1236))
        (PORT d[11] (3024:3024:3024) (3511:3511:3511))
        (PORT d[12] (1961:1961:1961) (2313:2313:2313))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (PORT d[0] (1619:1619:1619) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (599:599:599))
        (PORT datab (805:805:805) (920:920:920))
        (PORT datac (491:491:491) (585:585:585))
        (PORT datad (847:847:847) (942:942:942))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2245:2245:2245))
        (PORT clk (1904:1904:1904) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2721:2721:2721))
        (PORT d[1] (1979:1979:1979) (2317:2317:2317))
        (PORT d[2] (1719:1719:1719) (2013:2013:2013))
        (PORT d[3] (1437:1437:1437) (1720:1720:1720))
        (PORT d[4] (1975:1975:1975) (2302:2302:2302))
        (PORT d[5] (2487:2487:2487) (2897:2897:2897))
        (PORT d[6] (1864:1864:1864) (2200:2200:2200))
        (PORT d[7] (1491:1491:1491) (1759:1759:1759))
        (PORT d[8] (2142:2142:2142) (2499:2499:2499))
        (PORT d[9] (2574:2574:2574) (2975:2975:2975))
        (PORT d[10] (2442:2442:2442) (2828:2828:2828))
        (PORT d[11] (1608:1608:1608) (1899:1899:1899))
        (PORT d[12] (2778:2778:2778) (3211:3211:3211))
        (PORT clk (1902:1902:1902) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1322:1322:1322))
        (PORT clk (1902:1902:1902) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (2108:2108:2108))
        (PORT d[0] (1476:1476:1476) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2280:2280:2280))
        (PORT d[1] (1598:1598:1598) (1898:1898:1898))
        (PORT d[2] (1746:1746:1746) (2027:2027:2027))
        (PORT d[3] (1183:1183:1183) (1398:1398:1398))
        (PORT d[4] (3242:3242:3242) (3749:3749:3749))
        (PORT d[5] (2142:2142:2142) (2489:2489:2489))
        (PORT d[6] (2443:2443:2443) (2865:2865:2865))
        (PORT d[7] (1386:1386:1386) (1603:1603:1603))
        (PORT d[8] (2220:2220:2220) (2539:2539:2539))
        (PORT d[9] (3569:3569:3569) (4086:4086:4086))
        (PORT d[10] (1047:1047:1047) (1204:1204:1204))
        (PORT d[11] (2933:2933:2933) (3399:3399:3399))
        (PORT d[12] (1944:1944:1944) (2222:2222:2222))
        (PORT clk (1290:1290:1290) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1316:1316:1316))
        (PORT d[0] (1289:1289:1289) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1315:1315:1315))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1725:1725:1725))
        (PORT clk (1671:1671:1671) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1716:1716:1716))
        (PORT d[1] (1684:1684:1684) (1970:1970:1970))
        (PORT d[2] (2876:2876:2876) (3355:3355:3355))
        (PORT d[3] (2602:2602:2602) (2945:2945:2945))
        (PORT d[4] (2587:2587:2587) (3023:3023:3023))
        (PORT d[5] (2147:2147:2147) (2485:2485:2485))
        (PORT d[6] (1634:1634:1634) (1891:1891:1891))
        (PORT d[7] (2182:2182:2182) (2501:2501:2501))
        (PORT d[8] (1540:1540:1540) (1788:1788:1788))
        (PORT d[9] (2707:2707:2707) (3117:3117:3117))
        (PORT d[10] (2525:2525:2525) (2908:2908:2908))
        (PORT d[11] (1424:1424:1424) (1660:1660:1660))
        (PORT d[12] (2454:2454:2454) (2818:2818:2818))
        (PORT clk (1669:1669:1669) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1378:1378:1378))
        (PORT clk (1669:1669:1669) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1837:1837:1837))
        (PORT d[0] (1526:1526:1526) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1672:1672:1672) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2131:2131:2131))
        (PORT d[1] (1747:1747:1747) (2024:2024:2024))
        (PORT d[2] (2609:2609:2609) (3008:3008:3008))
        (PORT d[3] (3852:3852:3852) (4420:4420:4420))
        (PORT d[4] (2132:2132:2132) (2505:2505:2505))
        (PORT d[5] (1995:1995:1995) (2333:2333:2333))
        (PORT d[6] (1987:1987:1987) (2291:2291:2291))
        (PORT d[7] (1257:1257:1257) (1476:1476:1476))
        (PORT d[8] (1986:1986:1986) (2315:2315:2315))
        (PORT d[9] (2472:2472:2472) (2836:2836:2836))
        (PORT d[10] (2191:2191:2191) (2549:2549:2549))
        (PORT d[11] (2040:2040:2040) (2365:2365:2365))
        (PORT d[12] (1635:1635:1635) (1910:1910:1910))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (2157:2157:2157) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (344:344:344))
        (PORT datab (804:804:804) (896:896:896))
        (PORT datac (395:395:395) (487:487:487))
        (PORT datad (1583:1583:1583) (1842:1842:1842))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (679:679:679))
        (PORT datab (403:403:403) (493:493:493))
        (PORT datac (265:265:265) (298:298:298))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[1\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (678:678:678))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (272:272:272) (313:313:313))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (752:752:752))
        (PORT datab (358:358:358) (424:424:424))
        (PORT datac (585:585:585) (696:696:696))
        (PORT datad (143:143:143) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (884:884:884) (999:999:999))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2880:2880:2880))
        (PORT clk (1977:1977:1977) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2147:2147:2147))
        (PORT d[1] (2133:2133:2133) (2502:2502:2502))
        (PORT d[2] (2300:2300:2300) (2687:2687:2687))
        (PORT d[3] (2048:2048:2048) (2435:2435:2435))
        (PORT d[4] (2352:2352:2352) (2745:2745:2745))
        (PORT d[5] (2447:2447:2447) (2847:2847:2847))
        (PORT d[6] (1928:1928:1928) (2257:2257:2257))
        (PORT d[7] (1316:1316:1316) (1559:1559:1559))
        (PORT d[8] (2129:2129:2129) (2485:2485:2485))
        (PORT d[9] (2612:2612:2612) (2982:2982:2982))
        (PORT d[10] (2682:2682:2682) (3092:3092:3092))
        (PORT d[11] (1670:1670:1670) (1961:1961:1961))
        (PORT d[12] (2298:2298:2298) (2655:2655:2655))
        (PORT clk (1975:1975:1975) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1392:1392:1392))
        (PORT clk (1975:1975:1975) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (2200:2200:2200))
        (PORT d[0] (1555:1555:1555) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2433:2433:2433))
        (PORT d[1] (1753:1753:1753) (2077:2077:2077))
        (PORT d[2] (2307:2307:2307) (2676:2676:2676))
        (PORT d[3] (1185:1185:1185) (1416:1416:1416))
        (PORT d[4] (2015:2015:2015) (2382:2382:2382))
        (PORT d[5] (1307:1307:1307) (1514:1514:1514))
        (PORT d[6] (1838:1838:1838) (2154:2154:2154))
        (PORT d[7] (2078:2078:2078) (2439:2439:2439))
        (PORT d[8] (2032:2032:2032) (2372:2372:2372))
        (PORT d[9] (1777:1777:1777) (2040:2040:2040))
        (PORT d[10] (2251:2251:2251) (2613:2613:2613))
        (PORT d[11] (2622:2622:2622) (3048:3048:3048))
        (PORT d[12] (2541:2541:2541) (2999:2999:2999))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (1238:1238:1238) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1372:1372:1372))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2903:2903:2903))
        (PORT clk (1959:1959:1959) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2140:2140:2140))
        (PORT d[1] (2229:2229:2229) (2591:2591:2591))
        (PORT d[2] (2460:2460:2460) (2863:2863:2863))
        (PORT d[3] (1872:1872:1872) (2235:2235:2235))
        (PORT d[4] (2470:2470:2470) (2877:2877:2877))
        (PORT d[5] (2412:2412:2412) (2802:2802:2802))
        (PORT d[6] (1791:1791:1791) (2100:2100:2100))
        (PORT d[7] (1447:1447:1447) (1710:1710:1710))
        (PORT d[8] (2098:2098:2098) (2447:2447:2447))
        (PORT d[9] (3179:3179:3179) (3674:3674:3674))
        (PORT d[10] (2807:2807:2807) (3231:3231:3231))
        (PORT d[11] (1503:1503:1503) (1781:1781:1781))
        (PORT d[12] (2126:2126:2126) (2454:2454:2454))
        (PORT clk (1957:1957:1957) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1474:1474:1474))
        (PORT clk (1957:1957:1957) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2178:2178:2178))
        (PORT d[0] (1607:1607:1607) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2378:2378:2378))
        (PORT d[1] (1553:1553:1553) (1844:1844:1844))
        (PORT d[2] (2129:2129:2129) (2478:2478:2478))
        (PORT d[3] (1134:1134:1134) (1352:1352:1352))
        (PORT d[4] (1973:1973:1973) (2326:2326:2326))
        (PORT d[5] (1769:1769:1769) (2075:2075:2075))
        (PORT d[6] (1806:1806:1806) (2107:2107:2107))
        (PORT d[7] (2196:2196:2196) (2567:2567:2567))
        (PORT d[8] (1857:1857:1857) (2173:2173:2173))
        (PORT d[9] (1757:1757:1757) (2018:2018:2018))
        (PORT d[10] (2405:2405:2405) (2795:2795:2795))
        (PORT d[11] (2453:2453:2453) (2855:2855:2855))
        (PORT d[12] (2346:2346:2346) (2775:2775:2775))
        (PORT clk (1337:1337:1337) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT d[0] (1573:1573:1573) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1207:1207:1207))
        (PORT datab (1122:1122:1122) (1287:1287:1287))
        (PORT datac (483:483:483) (574:574:574))
        (PORT datad (360:360:360) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3054:3054:3054))
        (PORT clk (1928:1928:1928) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2362:2362:2362))
        (PORT d[1] (1978:1978:1978) (2316:2316:2316))
        (PORT d[2] (2260:2260:2260) (2624:2624:2624))
        (PORT d[3] (1579:1579:1579) (1877:1877:1877))
        (PORT d[4] (1988:1988:1988) (2316:2316:2316))
        (PORT d[5] (2473:2473:2473) (2877:2877:2877))
        (PORT d[6] (1815:1815:1815) (2137:2137:2137))
        (PORT d[7] (2159:2159:2159) (2514:2514:2514))
        (PORT d[8] (2153:2153:2153) (2515:2515:2515))
        (PORT d[9] (2595:2595:2595) (3003:3003:3003))
        (PORT d[10] (3005:3005:3005) (3476:3476:3476))
        (PORT d[11] (1596:1596:1596) (1887:1887:1887))
        (PORT d[12] (2778:2778:2778) (3215:3215:3215))
        (PORT clk (1926:1926:1926) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (974:974:974))
        (PORT clk (1926:1926:1926) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (2141:2141:2141))
        (PORT d[0] (1168:1168:1168) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2264:2264:2264))
        (PORT d[1] (1588:1588:1588) (1883:1883:1883))
        (PORT d[2] (1571:1571:1571) (1832:1832:1832))
        (PORT d[3] (1542:1542:1542) (1804:1804:1804))
        (PORT d[4] (2654:2654:2654) (3133:3133:3133))
        (PORT d[5] (943:943:943) (1099:1099:1099))
        (PORT d[6] (2448:2448:2448) (2877:2877:2877))
        (PORT d[7] (913:913:913) (1066:1066:1066))
        (PORT d[8] (2202:2202:2202) (2515:2515:2515))
        (PORT d[9] (3384:3384:3384) (3870:3870:3870))
        (PORT d[10] (931:931:931) (1078:1078:1078))
        (PORT d[11] (2773:2773:2773) (3213:3213:3213))
        (PORT d[12] (1961:1961:1961) (2243:2243:2243))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (818:818:818) (928:928:928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1321:1321:1321))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2164:2164:2164))
        (PORT clk (1778:1778:1778) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2787:2787:2787))
        (PORT d[1] (1392:1392:1392) (1623:1623:1623))
        (PORT d[2] (1910:1910:1910) (2208:2208:2208))
        (PORT d[3] (1881:1881:1881) (2245:2245:2245))
        (PORT d[4] (2198:2198:2198) (2574:2574:2574))
        (PORT d[5] (1881:1881:1881) (2182:2182:2182))
        (PORT d[6] (1964:1964:1964) (2287:2287:2287))
        (PORT d[7] (1246:1246:1246) (1474:1474:1474))
        (PORT d[8] (1594:1594:1594) (1869:1869:1869))
        (PORT d[9] (1549:1549:1549) (1767:1767:1767))
        (PORT d[10] (1763:1763:1763) (2018:2018:2018))
        (PORT d[11] (1298:1298:1298) (1549:1549:1549))
        (PORT d[12] (1717:1717:1717) (1960:1960:1960))
        (PORT clk (1776:1776:1776) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1198:1198:1198))
        (PORT clk (1776:1776:1776) (1968:1968:1968))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1970:1970:1970))
        (PORT d[0] (1378:1378:1378) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1971:1971:1971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1209:1209:1209))
        (PORT d[1] (845:845:845) (973:973:973))
        (PORT d[2] (1126:1126:1126) (1316:1316:1316))
        (PORT d[3] (1374:1374:1374) (1600:1600:1600))
        (PORT d[4] (1197:1197:1197) (1386:1386:1386))
        (PORT d[5] (2485:2485:2485) (2882:2882:2882))
        (PORT d[6] (2127:2127:2127) (2462:2462:2462))
        (PORT d[7] (2394:2394:2394) (2790:2790:2790))
        (PORT d[8] (2169:2169:2169) (2523:2523:2523))
        (PORT d[9] (1948:1948:1948) (2225:2225:2225))
        (PORT d[10] (1695:1695:1695) (1934:1934:1934))
        (PORT d[11] (1281:1281:1281) (1472:1472:1472))
        (PORT d[12] (2500:2500:2500) (2936:2936:2936))
        (PORT clk (1331:1331:1331) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (PORT d[0] (1507:1507:1507) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (455:455:455))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (979:979:979) (1104:1104:1104))
        (PORT datad (786:786:786) (894:894:894))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2341:2341:2341))
        (PORT clk (1361:1361:1361) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1507:1507:1507))
        (PORT d[1] (2308:2308:2308) (2696:2696:2696))
        (PORT d[2] (3175:3175:3175) (3687:3687:3687))
        (PORT d[3] (2583:2583:2583) (2937:2937:2937))
        (PORT d[4] (1296:1296:1296) (1481:1481:1481))
        (PORT d[5] (1756:1756:1756) (2033:2033:2033))
        (PORT d[6] (1592:1592:1592) (1840:1840:1840))
        (PORT d[7] (1213:1213:1213) (1415:1415:1415))
        (PORT d[8] (1341:1341:1341) (1562:1562:1562))
        (PORT d[9] (2290:2290:2290) (2633:2633:2633))
        (PORT d[10] (2191:2191:2191) (2525:2525:2525))
        (PORT d[11] (1627:1627:1627) (1886:1886:1886))
        (PORT d[12] (2625:2625:2625) (3011:3011:3011))
        (PORT clk (1359:1359:1359) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1481:1481:1481))
        (PORT clk (1359:1359:1359) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1463:1463:1463))
        (PORT d[0] (1622:1622:1622) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2306:2306:2306))
        (PORT d[1] (2122:2122:2122) (2453:2453:2453))
        (PORT d[2] (1845:1845:1845) (2133:2133:2133))
        (PORT d[3] (2877:2877:2877) (3303:3303:3303))
        (PORT d[4] (3031:3031:3031) (3495:3495:3495))
        (PORT d[5] (2343:2343:2343) (2721:2721:2721))
        (PORT d[6] (1657:1657:1657) (1933:1933:1933))
        (PORT d[7] (1510:1510:1510) (1745:1745:1745))
        (PORT d[8] (2906:2906:2906) (3370:3370:3370))
        (PORT d[9] (3381:3381:3381) (3880:3880:3880))
        (PORT d[10] (3492:3492:3492) (4050:4050:4050))
        (PORT d[11] (2132:2132:2132) (2467:2467:2467))
        (PORT d[12] (1592:1592:1592) (1857:1857:1857))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (981:981:981) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (3312:3312:3312))
        (PORT clk (1722:1722:1722) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2439:2439:2439))
        (PORT d[1] (2159:2159:2159) (2500:2500:2500))
        (PORT d[2] (2114:2114:2114) (2479:2479:2479))
        (PORT d[3] (1338:1338:1338) (1581:1581:1581))
        (PORT d[4] (1592:1592:1592) (1855:1855:1855))
        (PORT d[5] (2502:2502:2502) (2891:2891:2891))
        (PORT d[6] (1989:1989:1989) (2333:2333:2333))
        (PORT d[7] (1688:1688:1688) (2001:2001:2001))
        (PORT d[8] (1640:1640:1640) (1921:1921:1921))
        (PORT d[9] (2772:2772:2772) (3202:3202:3202))
        (PORT d[10] (2642:2642:2642) (3064:3064:3064))
        (PORT d[11] (1491:1491:1491) (1763:1763:1763))
        (PORT d[12] (2141:2141:2141) (2437:2437:2437))
        (PORT clk (1720:1720:1720) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1202:1202:1202))
        (PORT clk (1720:1720:1720) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1898:1898:1898))
        (PORT d[0] (1362:1362:1362) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2687:2687:2687))
        (PORT d[1] (1659:1659:1659) (1943:1943:1943))
        (PORT d[2] (2292:2292:2292) (2625:2625:2625))
        (PORT d[3] (2003:2003:2003) (2323:2323:2323))
        (PORT d[4] (2529:2529:2529) (2941:2941:2941))
        (PORT d[5] (1856:1856:1856) (2148:2148:2148))
        (PORT d[6] (2486:2486:2486) (2908:2908:2908))
        (PORT d[7] (2091:2091:2091) (2427:2427:2427))
        (PORT d[8] (1710:1710:1710) (1955:1955:1955))
        (PORT d[9] (3644:3644:3644) (4211:4211:4211))
        (PORT d[10] (1824:1824:1824) (2119:2119:2119))
        (PORT d[11] (2052:2052:2052) (2390:2390:2390))
        (PORT d[12] (1565:1565:1565) (1797:1797:1797))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (1015:1015:1015) (1156:1156:1156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1367:1367:1367))
        (PORT clk (1254:1254:1254) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1585:1585:1585))
        (PORT d[1] (1258:1258:1258) (1433:1433:1433))
        (PORT d[2] (2719:2719:2719) (3152:3152:3152))
        (PORT d[3] (1720:1720:1720) (1943:1943:1943))
        (PORT d[4] (935:935:935) (1070:1070:1070))
        (PORT d[5] (1511:1511:1511) (1719:1719:1719))
        (PORT d[6] (962:962:962) (1117:1117:1117))
        (PORT d[7] (1362:1362:1362) (1579:1579:1579))
        (PORT d[8] (1142:1142:1142) (1318:1318:1318))
        (PORT d[9] (2622:2622:2622) (3011:3011:3011))
        (PORT d[10] (1299:1299:1299) (1496:1496:1496))
        (PORT d[11] (1131:1131:1131) (1331:1331:1331))
        (PORT d[12] (1122:1122:1122) (1288:1288:1288))
        (PORT clk (1252:1252:1252) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1053:1053:1053))
        (PORT clk (1252:1252:1252) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1343:1343:1343))
        (PORT d[0] (1255:1255:1255) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2386:2386:2386))
        (PORT d[1] (1414:1414:1414) (1650:1650:1650))
        (PORT d[2] (1128:1128:1128) (1326:1326:1326))
        (PORT d[3] (2131:2131:2131) (2443:2443:2443))
        (PORT d[4] (2297:2297:2297) (2658:2658:2658))
        (PORT d[5] (1830:1830:1830) (2118:2118:2118))
        (PORT d[6] (1877:1877:1877) (2197:2197:2197))
        (PORT d[7] (1638:1638:1638) (1892:1892:1892))
        (PORT d[8] (2167:2167:2167) (2523:2523:2523))
        (PORT d[9] (3169:3169:3169) (3629:3629:3629))
        (PORT d[10] (1835:1835:1835) (2099:2099:2099))
        (PORT d[11] (2151:2151:2151) (2486:2486:2486))
        (PORT d[12] (1882:1882:1882) (2181:2181:2181))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2240:2240:2240) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1901:1901:1901))
        (PORT datab (2024:2024:2024) (2316:2316:2316))
        (PORT datac (504:504:504) (597:597:597))
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3623:3623:3623))
        (PORT clk (1457:1457:1457) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2209:2209:2209))
        (PORT d[1] (1666:1666:1666) (1931:1931:1931))
        (PORT d[2] (2807:2807:2807) (3266:3266:3266))
        (PORT d[3] (2222:2222:2222) (2523:2523:2523))
        (PORT d[4] (2588:2588:2588) (3024:3024:3024))
        (PORT d[5] (1914:1914:1914) (2211:2211:2211))
        (PORT d[6] (1404:1404:1404) (1617:1617:1617))
        (PORT d[7] (1654:1654:1654) (1932:1932:1932))
        (PORT d[8] (1339:1339:1339) (1555:1555:1555))
        (PORT d[9] (2893:2893:2893) (3330:3330:3330))
        (PORT d[10] (2176:2176:2176) (2504:2504:2504))
        (PORT d[11] (1305:1305:1305) (1533:1533:1533))
        (PORT d[12] (2443:2443:2443) (2807:2807:2807))
        (PORT clk (1455:1455:1455) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1377:1377:1377))
        (PORT clk (1455:1455:1455) (1585:1585:1585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1587:1587:1587))
        (PORT d[0] (1522:1522:1522) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2149:2149:2149))
        (PORT d[1] (2513:2513:2513) (2909:2909:2909))
        (PORT d[2] (2221:2221:2221) (2575:2575:2575))
        (PORT d[3] (3086:3086:3086) (3541:3541:3541))
        (PORT d[4] (2371:2371:2371) (2781:2781:2781))
        (PORT d[5] (1983:1983:1983) (2314:2314:2314))
        (PORT d[6] (2708:2708:2708) (3112:3112:3112))
        (PORT d[7] (1044:1044:1044) (1223:1223:1223))
        (PORT d[8] (1600:1600:1600) (1868:1868:1868))
        (PORT d[9] (3019:3019:3019) (3464:3464:3464))
        (PORT d[10] (3138:3138:3138) (3648:3648:3648))
        (PORT d[11] (1777:1777:1777) (2065:2065:2065))
        (PORT d[12] (1426:1426:1426) (1670:1670:1670))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2347:2347:2347) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1602:1602:1602))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (503:503:503) (596:596:596))
        (PORT datad (1463:1463:1463) (1639:1639:1639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1090:1090:1090))
        (PORT clk (1181:1181:1181) (1249:1249:1249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1278:1278:1278))
        (PORT d[1] (1238:1238:1238) (1409:1409:1409))
        (PORT d[2] (2490:2490:2490) (2912:2912:2912))
        (PORT d[3] (1882:1882:1882) (2126:2126:2126))
        (PORT d[4] (907:907:907) (1035:1035:1035))
        (PORT d[5] (1486:1486:1486) (1684:1684:1684))
        (PORT d[6] (963:963:963) (1118:1118:1118))
        (PORT d[7] (1348:1348:1348) (1559:1559:1559))
        (PORT d[8] (1115:1115:1115) (1288:1288:1288))
        (PORT d[9] (2647:2647:2647) (3042:3042:3042))
        (PORT d[10] (1300:1300:1300) (1497:1497:1497))
        (PORT d[11] (1122:1122:1122) (1320:1320:1320))
        (PORT d[12] (1332:1332:1332) (1538:1538:1538))
        (PORT clk (1179:1179:1179) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1099:1099:1099))
        (PORT clk (1179:1179:1179) (1247:1247:1247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1249:1249:1249))
        (PORT d[0] (1283:1283:1283) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2896:2896:2896))
        (PORT d[1] (1437:1437:1437) (1674:1674:1674))
        (PORT d[2] (1135:1135:1135) (1334:1334:1334))
        (PORT d[3] (2160:2160:2160) (2481:2481:2481))
        (PORT d[4] (2306:2306:2306) (2668:2668:2668))
        (PORT d[5] (1843:1843:1843) (2134:2134:2134))
        (PORT d[6] (2039:2039:2039) (2383:2383:2383))
        (PORT d[7] (1775:1775:1775) (2041:2041:2041))
        (PORT d[8] (2186:2186:2186) (2547:2547:2547))
        (PORT d[9] (3212:3212:3212) (3682:3682:3682))
        (PORT d[10] (2019:2019:2019) (2313:2313:2313))
        (PORT d[11] (2203:2203:2203) (2552:2552:2552))
        (PORT d[12] (1876:1876:1876) (2170:2170:2170))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2233:2233:2233) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1059:1059:1059))
        (PORT clk (1488:1488:1488) (1620:1620:1620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1165:1165:1165))
        (PORT d[1] (1321:1321:1321) (1528:1528:1528))
        (PORT d[2] (987:987:987) (1142:1142:1142))
        (PORT d[3] (887:887:887) (1045:1045:1045))
        (PORT d[4] (827:827:827) (953:953:953))
        (PORT d[5] (1695:1695:1695) (1961:1961:1961))
        (PORT d[6] (1216:1216:1216) (1423:1423:1423))
        (PORT d[7] (929:929:929) (1066:1066:1066))
        (PORT d[8] (1456:1456:1456) (1677:1677:1677))
        (PORT d[9] (1837:1837:1837) (2126:2126:2126))
        (PORT d[10] (796:796:796) (919:919:919))
        (PORT d[11] (1138:1138:1138) (1316:1316:1316))
        (PORT d[12] (1149:1149:1149) (1330:1330:1330))
        (PORT clk (1486:1486:1486) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (880:880:880) (956:956:956))
        (PORT clk (1486:1486:1486) (1618:1618:1618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1620:1620:1620))
        (PORT d[0] (1146:1146:1146) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1621:1621:1621))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1331:1331:1331))
        (PORT d[1] (753:753:753) (893:893:893))
        (PORT d[2] (904:904:904) (1058:1058:1058))
        (PORT d[3] (1780:1780:1780) (2048:2048:2048))
        (PORT d[4] (1680:1680:1680) (1955:1955:1955))
        (PORT d[5] (1511:1511:1511) (1773:1773:1773))
        (PORT d[6] (2255:2255:2255) (2644:2644:2644))
        (PORT d[7] (2933:2933:2933) (3420:3420:3420))
        (PORT d[8] (2043:2043:2043) (2395:2395:2395))
        (PORT d[9] (3521:3521:3521) (4040:4040:4040))
        (PORT d[10] (1853:1853:1853) (2127:2127:2127))
        (PORT d[11] (1917:1917:1917) (2188:2188:2188))
        (PORT d[12] (2310:2310:2310) (2712:2712:2712))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (1474:1474:1474) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1305:1305:1305))
        (PORT datab (641:641:641) (754:754:754))
        (PORT datac (1152:1152:1152) (1322:1322:1322))
        (PORT datad (342:342:342) (408:408:408))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1573:1573:1573))
        (PORT clk (1258:1258:1258) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1591:1591:1591))
        (PORT d[1] (1481:1481:1481) (1728:1728:1728))
        (PORT d[2] (2559:2559:2559) (2974:2974:2974))
        (PORT d[3] (1568:1568:1568) (1767:1767:1767))
        (PORT d[4] (1013:1013:1013) (1147:1147:1147))
        (PORT d[5] (1506:1506:1506) (1708:1708:1708))
        (PORT d[6] (1143:1143:1143) (1321:1321:1321))
        (PORT d[7] (1546:1546:1546) (1796:1796:1796))
        (PORT d[8] (1136:1136:1136) (1314:1314:1314))
        (PORT d[9] (2463:2463:2463) (2831:2831:2831))
        (PORT d[10] (1267:1267:1267) (1457:1457:1457))
        (PORT d[11] (1095:1095:1095) (1288:1288:1288))
        (PORT d[12] (1326:1326:1326) (1537:1537:1537))
        (PORT clk (1256:1256:1256) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1548:1548:1548))
        (PORT clk (1256:1256:1256) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1352:1352:1352))
        (PORT d[0] (1665:1665:1665) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2692:2692:2692))
        (PORT d[1] (1403:1403:1403) (1637:1637:1637))
        (PORT d[2] (1097:1097:1097) (1285:1285:1285))
        (PORT d[3] (1940:1940:1940) (2226:2226:2226))
        (PORT d[4] (2123:2123:2123) (2460:2460:2460))
        (PORT d[5] (1520:1520:1520) (1767:1767:1767))
        (PORT d[6] (2017:2017:2017) (2354:2354:2354))
        (PORT d[7] (1622:1622:1622) (1866:1866:1866))
        (PORT d[8] (2134:2134:2134) (2470:2470:2470))
        (PORT d[9] (3339:3339:3339) (3820:3820:3820))
        (PORT d[10] (1838:1838:1838) (2107:2107:2107))
        (PORT d[11] (2174:2174:2174) (2516:2516:2516))
        (PORT d[12] (1707:1707:1707) (1982:1982:1982))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2536:2536:2536) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3503:3503:3503))
        (PORT clk (1414:1414:1414) (1526:1526:1526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1317:1317:1317))
        (PORT d[1] (2141:2141:2141) (2504:2504:2504))
        (PORT d[2] (2996:2996:2996) (3489:3489:3489))
        (PORT d[3] (2211:2211:2211) (2508:2508:2508))
        (PORT d[4] (2583:2583:2583) (3026:3026:3026))
        (PORT d[5] (1957:1957:1957) (2268:2268:2268))
        (PORT d[6] (1581:1581:1581) (1817:1817:1817))
        (PORT d[7] (1655:1655:1655) (1932:1932:1932))
        (PORT d[8] (1507:1507:1507) (1742:1742:1742))
        (PORT d[9] (2890:2890:2890) (3324:3324:3324))
        (PORT d[10] (2338:2338:2338) (2692:2692:2692))
        (PORT d[11] (1454:1454:1454) (1693:1693:1693))
        (PORT d[12] (2448:2448:2448) (2813:2813:2813))
        (PORT clk (1412:1412:1412) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1163:1163:1163))
        (PORT clk (1412:1412:1412) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1414:1414:1414) (1526:1526:1526))
        (PORT d[0] (1356:1356:1356) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2473:2473:2473))
        (PORT d[1] (2698:2698:2698) (3125:3125:3125))
        (PORT d[2] (2057:2057:2057) (2389:2389:2389))
        (PORT d[3] (3096:3096:3096) (3556:3556:3556))
        (PORT d[4] (2537:2537:2537) (2979:2979:2979))
        (PORT d[5] (2266:2266:2266) (2634:2634:2634))
        (PORT d[6] (2868:2868:2868) (3294:3294:3294))
        (PORT d[7] (1538:1538:1538) (1777:1777:1777))
        (PORT d[8] (1952:1952:1952) (2269:2269:2269))
        (PORT d[9] (3023:3023:3023) (3467:3467:3467))
        (PORT d[10] (3133:3133:3133) (3638:3638:3638))
        (PORT d[11] (1954:1954:1954) (2266:2266:2266))
        (PORT d[12] (1403:1403:1403) (1647:1647:1647))
        (PORT clk (1332:1332:1332) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT d[0] (1154:1154:1154) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (342:342:342))
        (PORT datab (513:513:513) (609:609:609))
        (PORT datac (2003:2003:2003) (2251:2251:2251))
        (PORT datad (1257:1257:1257) (1430:1430:1430))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (892:892:892) (1029:1029:1029))
        (PORT datac (481:481:481) (565:565:565))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2749:2749:2749))
        (PORT clk (1922:1922:1922) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2134:2134:2134))
        (PORT d[1] (1726:1726:1726) (2024:2024:2024))
        (PORT d[2] (2465:2465:2465) (2885:2885:2885))
        (PORT d[3] (2222:2222:2222) (2622:2622:2622))
        (PORT d[4] (2232:2232:2232) (2631:2631:2631))
        (PORT d[5] (3077:3077:3077) (3559:3559:3559))
        (PORT d[6] (1591:1591:1591) (1864:1864:1864))
        (PORT d[7] (1280:1280:1280) (1510:1510:1510))
        (PORT d[8] (1620:1620:1620) (1897:1897:1897))
        (PORT d[9] (2437:2437:2437) (2798:2798:2798))
        (PORT d[10] (2908:2908:2908) (3350:3350:3350))
        (PORT d[11] (1544:1544:1544) (1815:1815:1815))
        (PORT d[12] (2222:2222:2222) (2553:2553:2553))
        (PORT clk (1920:1920:1920) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1349:1349:1349))
        (PORT clk (1920:1920:1920) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1922:1922:1922) (2140:2140:2140))
        (PORT d[0] (1509:1509:1509) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1806:1806:1806))
        (PORT d[1] (1604:1604:1604) (1913:1913:1913))
        (PORT d[2] (1718:1718:1718) (2003:2003:2003))
        (PORT d[3] (1904:1904:1904) (2220:2220:2220))
        (PORT d[4] (1969:1969:1969) (2332:2332:2332))
        (PORT d[5] (2115:2115:2115) (2463:2463:2463))
        (PORT d[6] (1587:1587:1587) (1844:1844:1844))
        (PORT d[7] (1889:1889:1889) (2227:2227:2227))
        (PORT d[8] (1634:1634:1634) (1918:1918:1918))
        (PORT d[9] (1719:1719:1719) (1954:1954:1954))
        (PORT d[10] (2608:2608:2608) (3028:3028:3028))
        (PORT d[11] (1649:1649:1649) (1884:1884:1884))
        (PORT d[12] (1957:1957:1957) (2316:2316:2316))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (1616:1616:1616) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1347:1347:1347))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2902:2902:2902))
        (PORT clk (1958:1958:1958) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2140:2140:2140))
        (PORT d[1] (2215:2215:2215) (2570:2570:2570))
        (PORT d[2] (2446:2446:2446) (2847:2847:2847))
        (PORT d[3] (2187:2187:2187) (2592:2592:2592))
        (PORT d[4] (2484:2484:2484) (2884:2884:2884))
        (PORT d[5] (2369:2369:2369) (2757:2757:2757))
        (PORT d[6] (1811:1811:1811) (2123:2123:2123))
        (PORT d[7] (1295:1295:1295) (1527:1527:1527))
        (PORT d[8] (2109:2109:2109) (2459:2459:2459))
        (PORT d[9] (3209:3209:3209) (3715:3715:3715))
        (PORT d[10] (2814:2814:2814) (3238:3238:3238))
        (PORT d[11] (1340:1340:1340) (1588:1588:1588))
        (PORT d[12] (2127:2127:2127) (2458:2458:2458))
        (PORT clk (1956:1956:1956) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1697:1697:1697))
        (PORT clk (1956:1956:1956) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2188:2188:2188))
        (PORT d[0] (1789:1789:1789) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2565:2565:2565))
        (PORT d[1] (1753:1753:1753) (2075:2075:2075))
        (PORT d[2] (2289:2289:2289) (2656:2656:2656))
        (PORT d[3] (1154:1154:1154) (1376:1376:1376))
        (PORT d[4] (2132:2132:2132) (2507:2507:2507))
        (PORT d[5] (1776:1776:1776) (2082:2082:2082))
        (PORT d[6] (1852:1852:1852) (2172:2172:2172))
        (PORT d[7] (2219:2219:2219) (2595:2595:2595))
        (PORT d[8] (1867:1867:1867) (2189:2189:2189))
        (PORT d[9] (1743:1743:1743) (1995:1995:1995))
        (PORT d[10] (2412:2412:2412) (2802:2802:2802))
        (PORT d[11] (2453:2453:2453) (2856:2856:2856))
        (PORT d[12] (2525:2525:2525) (2982:2982:2982))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (1595:1595:1595) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (3044:3044:3044))
        (PORT clk (1996:1996:1996) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2623:2623:2623))
        (PORT d[1] (1703:1703:1703) (1985:1985:1985))
        (PORT d[2] (2239:2239:2239) (2603:2603:2603))
        (PORT d[3] (1588:1588:1588) (1883:1883:1883))
        (PORT d[4] (2083:2083:2083) (2449:2449:2449))
        (PORT d[5] (2267:2267:2267) (2640:2640:2640))
        (PORT d[6] (1656:1656:1656) (1952:1952:1952))
        (PORT d[7] (1800:1800:1800) (2111:2111:2111))
        (PORT d[8] (1783:1783:1783) (2093:2093:2093))
        (PORT d[9] (2792:2792:2792) (3236:3236:3236))
        (PORT d[10] (2646:2646:2646) (3070:3070:3070))
        (PORT d[11] (1444:1444:1444) (1718:1718:1718))
        (PORT d[12] (1862:1862:1862) (2178:2178:2178))
        (PORT clk (1994:1994:1994) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1492:1492:1492))
        (PORT clk (1994:1994:1994) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (2224:2224:2224))
        (PORT d[0] (1628:1628:1628) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1839:1839:1839))
        (PORT d[1] (1821:1821:1821) (2181:2181:2181))
        (PORT d[2] (1324:1324:1324) (1549:1549:1549))
        (PORT d[3] (1167:1167:1167) (1378:1378:1378))
        (PORT d[4] (2432:2432:2432) (2879:2879:2879))
        (PORT d[5] (1761:1761:1761) (2054:2054:2054))
        (PORT d[6] (2074:2074:2074) (2443:2443:2443))
        (PORT d[7] (2250:2250:2250) (2596:2596:2596))
        (PORT d[8] (2321:2321:2321) (2719:2719:2719))
        (PORT d[9] (3019:3019:3019) (3459:3459:3459))
        (PORT d[10] (1267:1267:1267) (1461:1461:1461))
        (PORT d[11] (2826:2826:2826) (3283:3283:3283))
        (PORT d[12] (1762:1762:1762) (2085:2085:2085))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (1271:1271:1271) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1078:1078:1078))
        (PORT datab (216:216:216) (279:279:279))
        (PORT datac (1139:1139:1139) (1267:1267:1267))
        (PORT datad (502:502:502) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2955:2955:2955))
        (PORT clk (1573:1573:1573) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1791:1791:1791))
        (PORT d[1] (1741:1741:1741) (2047:2047:2047))
        (PORT d[2] (2304:2304:2304) (2689:2689:2689))
        (PORT d[3] (1881:1881:1881) (2133:2133:2133))
        (PORT d[4] (2370:2370:2370) (2765:2765:2765))
        (PORT d[5] (2356:2356:2356) (2721:2721:2721))
        (PORT d[6] (2034:2034:2034) (2361:2361:2361))
        (PORT d[7] (1302:1302:1302) (1535:1535:1535))
        (PORT d[8] (1742:1742:1742) (2021:2021:2021))
        (PORT d[9] (2485:2485:2485) (2852:2852:2852))
        (PORT d[10] (2521:2521:2521) (2904:2904:2904))
        (PORT d[11] (1305:1305:1305) (1530:1530:1530))
        (PORT d[12] (2777:2777:2777) (3182:3182:3182))
        (PORT clk (1571:1571:1571) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1199:1199:1199))
        (PORT clk (1571:1571:1571) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1712:1712:1712))
        (PORT d[0] (1379:1379:1379) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1713:1713:1713))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2548:2548:2548))
        (PORT d[1] (2332:2332:2332) (2702:2702:2702))
        (PORT d[2] (3174:3174:3174) (3660:3660:3660))
        (PORT d[3] (3482:3482:3482) (4000:4000:4000))
        (PORT d[4] (2166:2166:2166) (2556:2556:2556))
        (PORT d[5] (1795:1795:1795) (2102:2102:2102))
        (PORT d[6] (2541:2541:2541) (2927:2927:2927))
        (PORT d[7] (1708:1708:1708) (1984:1984:1984))
        (PORT d[8] (2223:2223:2223) (2587:2587:2587))
        (PORT d[9] (2657:2657:2657) (3045:3045:3045))
        (PORT d[10] (2746:2746:2746) (3193:3193:3193))
        (PORT d[11] (1791:1791:1791) (2083:2083:2083))
        (PORT d[12] (1591:1591:1591) (1860:1860:1860))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (1124:1124:1124) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (454:454:454))
        (PORT datab (1276:1276:1276) (1495:1495:1495))
        (PORT datac (322:322:322) (378:378:378))
        (PORT datad (1391:1391:1391) (1595:1595:1595))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[2\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (512:512:512) (606:606:606))
        (PORT datac (291:291:291) (339:339:339))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (734:734:734))
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (582:582:582) (692:692:692))
        (PORT datad (190:190:190) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE DUT1\|blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (828:828:828) (929:929:929))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE DUT1\|blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1552:1552:1552))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (519:519:519) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2523:2523:2523))
        (PORT clk (1703:1703:1703) (1870:1870:1870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3495:3495:3495))
        (PORT d[1] (1942:1942:1942) (2259:2259:2259))
        (PORT d[2] (1691:1691:1691) (1973:1973:1973))
        (PORT d[3] (2001:2001:2001) (2372:2372:2372))
        (PORT d[4] (2116:2116:2116) (2466:2466:2466))
        (PORT d[5] (2466:2466:2466) (2863:2863:2863))
        (PORT d[6] (1963:1963:1963) (2303:2303:2303))
        (PORT d[7] (1304:1304:1304) (1549:1549:1549))
        (PORT d[8] (2534:2534:2534) (2952:2952:2952))
        (PORT d[9] (2721:2721:2721) (3094:3094:3094))
        (PORT d[10] (2513:2513:2513) (2900:2900:2900))
        (PORT d[11] (1711:1711:1711) (2027:2027:2027))
        (PORT d[12] (2641:2641:2641) (3040:3040:3040))
        (PORT clk (1701:1701:1701) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (982:982:982))
        (PORT clk (1701:1701:1701) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1703:1703:1703) (1870:1870:1870))
        (PORT d[0] (1206:1206:1206) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1704:1704:1704) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2095:2095:2095))
        (PORT d[1] (1371:1371:1371) (1635:1635:1635))
        (PORT d[2] (992:992:992) (1159:1159:1159))
        (PORT d[3] (1660:1660:1660) (1934:1934:1934))
        (PORT d[4] (2872:2872:2872) (3310:3310:3310))
        (PORT d[5] (366:366:366) (441:441:441))
        (PORT d[6] (356:356:356) (426:426:426))
        (PORT d[7] (376:376:376) (456:456:456))
        (PORT d[8] (1364:1364:1364) (1584:1584:1584))
        (PORT d[9] (1043:1043:1043) (1215:1215:1215))
        (PORT d[10] (514:514:514) (608:608:608))
        (PORT d[11] (2216:2216:2216) (2561:2561:2561))
        (PORT d[12] (504:504:504) (592:592:592))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (552:552:552) (600:600:600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2369:2369:2369))
        (PORT clk (1765:1765:1765) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2366:2366:2366))
        (PORT d[1] (1601:1601:1601) (1878:1878:1878))
        (PORT d[2] (2258:2258:2258) (2620:2620:2620))
        (PORT d[3] (1704:1704:1704) (2013:2013:2013))
        (PORT d[4] (1748:1748:1748) (2032:2032:2032))
        (PORT d[5] (2094:2094:2094) (2447:2447:2447))
        (PORT d[6] (2141:2141:2141) (2503:2503:2503))
        (PORT d[7] (1869:1869:1869) (2207:2207:2207))
        (PORT d[8] (1809:1809:1809) (2109:2109:2109))
        (PORT d[9] (3050:3050:3050) (3512:3512:3512))
        (PORT d[10] (2820:2820:2820) (3266:3266:3266))
        (PORT d[11] (1681:1681:1681) (1984:1984:1984))
        (PORT d[12] (2315:2315:2315) (2633:2633:2633))
        (PORT clk (1763:1763:1763) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1412:1412:1412))
        (PORT clk (1763:1763:1763) (1951:1951:1951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1953:1953:1953))
        (PORT d[0] (1554:1554:1554) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2947:2947:2947))
        (PORT d[1] (1639:1639:1639) (1914:1914:1914))
        (PORT d[2] (2476:2476:2476) (2836:2836:2836))
        (PORT d[3] (1869:1869:1869) (2172:2172:2172))
        (PORT d[4] (2845:2845:2845) (3298:3298:3298))
        (PORT d[5] (1320:1320:1320) (1536:1536:1536))
        (PORT d[6] (2481:2481:2481) (2899:2899:2899))
        (PORT d[7] (1727:1727:1727) (1989:1989:1989))
        (PORT d[8] (1697:1697:1697) (1946:1946:1946))
        (PORT d[9] (3843:3843:3843) (4444:4444:4444))
        (PORT d[10] (2019:2019:2019) (2341:2341:2341))
        (PORT d[11] (2237:2237:2237) (2602:2602:2602))
        (PORT d[12] (1543:1543:1543) (1764:1764:1764))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (1329:1329:1329) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1344:1344:1344))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2793:2793:2793))
        (PORT clk (1914:1914:1914) (2124:2124:2124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2420:2420:2420))
        (PORT d[1] (1647:1647:1647) (1936:1936:1936))
        (PORT d[2] (2304:2304:2304) (2690:2690:2690))
        (PORT d[3] (1575:1575:1575) (1859:1859:1859))
        (PORT d[4] (2064:2064:2064) (2423:2423:2423))
        (PORT d[5] (2514:2514:2514) (2929:2929:2929))
        (PORT d[6] (2367:2367:2367) (2793:2793:2793))
        (PORT d[7] (1327:1327:1327) (1569:1569:1569))
        (PORT d[8] (1841:1841:1841) (2167:2167:2167))
        (PORT d[9] (2842:2842:2842) (3297:3297:3297))
        (PORT d[10] (2554:2554:2554) (2957:2957:2957))
        (PORT d[11] (1884:1884:1884) (2213:2213:2213))
        (PORT d[12] (2782:2782:2782) (3243:3243:3243))
        (PORT clk (1912:1912:1912) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1555:1555:1555))
        (PORT clk (1912:1912:1912) (2122:2122:2122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (2124:2124:2124))
        (PORT d[0] (1682:1682:1682) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (2125:2125:2125))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3289:3289:3289))
        (PORT d[1] (1458:1458:1458) (1735:1735:1735))
        (PORT d[2] (1587:1587:1587) (1855:1855:1855))
        (PORT d[3] (2500:2500:2500) (2899:2899:2899))
        (PORT d[4] (3087:3087:3087) (3588:3588:3588))
        (PORT d[5] (2375:2375:2375) (2735:2735:2735))
        (PORT d[6] (2800:2800:2800) (3264:3264:3264))
        (PORT d[7] (2742:2742:2742) (3181:3181:3181))
        (PORT d[8] (2453:2453:2453) (2829:2829:2829))
        (PORT d[9] (3623:3623:3623) (4175:4175:4175))
        (PORT d[10] (1884:1884:1884) (2169:2169:2169))
        (PORT d[11] (2411:2411:2411) (2807:2807:2807))
        (PORT d[12] (2854:2854:2854) (3288:3288:3288))
        (PORT clk (1264:1264:1264) (1291:1291:1291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (PORT d[0] (2835:2835:2835) (3232:3232:3232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1265:1265:1265) (1292:1292:1292))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2414:2414:2414))
        (PORT clk (1773:1773:1773) (1966:1966:1966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2412:2412:2412))
        (PORT d[1] (1816:1816:1816) (2122:2122:2122))
        (PORT d[2] (2342:2342:2342) (2740:2740:2740))
        (PORT d[3] (1238:1238:1238) (1476:1476:1476))
        (PORT d[4] (1949:1949:1949) (2266:2266:2266))
        (PORT d[5] (2309:2309:2309) (2691:2691:2691))
        (PORT d[6] (2448:2448:2448) (2869:2869:2869))
        (PORT d[7] (1696:1696:1696) (1993:1993:1993))
        (PORT d[8] (1740:1740:1740) (2031:2031:2031))
        (PORT d[9] (2869:2869:2869) (3331:3331:3331))
        (PORT d[10] (2760:2760:2760) (3192:3192:3192))
        (PORT d[11] (1882:1882:1882) (2209:2209:2209))
        (PORT d[12] (2527:2527:2527) (2867:2867:2867))
        (PORT clk (1771:1771:1771) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1561:1561:1561))
        (PORT clk (1771:1771:1771) (1964:1964:1964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1966:1966:1966))
        (PORT d[0] (1531:1531:1531) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1967:1967:1967))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1967:1967:1967))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1967:1967:1967))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2783:2783:2783))
        (PORT d[1] (1257:1257:1257) (1496:1496:1496))
        (PORT d[2] (2807:2807:2807) (3236:3236:3236))
        (PORT d[3] (2122:2122:2122) (2466:2466:2466))
        (PORT d[4] (2713:2713:2713) (3160:3160:3160))
        (PORT d[5] (2013:2013:2013) (2325:2325:2325))
        (PORT d[6] (2449:2449:2449) (2868:2868:2868))
        (PORT d[7] (2385:2385:2385) (2784:2784:2784))
        (PORT d[8] (2082:2082:2082) (2401:2401:2401))
        (PORT d[9] (3148:3148:3148) (3631:3631:3631))
        (PORT d[10] (1945:1945:1945) (2238:2238:2238))
        (PORT d[11] (2032:2032:2032) (2367:2367:2367))
        (PORT d[12] (2483:2483:2483) (2864:2864:2864))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2804:2804:2804) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1552:1552:1552))
        (PORT datab (1614:1614:1614) (1832:1832:1832))
        (PORT datac (506:506:506) (618:618:618))
        (PORT datad (517:517:517) (618:618:618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (535:535:535))
        (PORT datab (535:535:535) (643:643:643))
        (PORT datac (1200:1200:1200) (1386:1386:1386))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2588:2588:2588))
        (PORT clk (1818:1818:1818) (1998:1998:1998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (2185:2185:2185))
        (PORT d[1] (1892:1892:1892) (2200:2200:2200))
        (PORT d[2] (2486:2486:2486) (2900:2900:2900))
        (PORT d[3] (1309:1309:1309) (1548:1548:1548))
        (PORT d[4] (1812:1812:1812) (2115:2115:2115))
        (PORT d[5] (2297:2297:2297) (2675:2675:2675))
        (PORT d[6] (2404:2404:2404) (2812:2812:2812))
        (PORT d[7] (1699:1699:1699) (2006:2006:2006))
        (PORT d[8] (1525:1525:1525) (1784:1784:1784))
        (PORT d[9] (2856:2856:2856) (3314:3314:3314))
        (PORT d[10] (3098:3098:3098) (3572:3572:3572))
        (PORT d[11] (1899:1899:1899) (2230:2230:2230))
        (PORT d[12] (2486:2486:2486) (2823:2823:2823))
        (PORT clk (1816:1816:1816) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1567:1567:1567))
        (PORT clk (1816:1816:1816) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1998:1998:1998))
        (PORT d[0] (1673:1673:1673) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1999:1999:1999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2463:2463:2463))
        (PORT d[1] (1344:1344:1344) (1588:1588:1588))
        (PORT d[2] (2261:2261:2261) (2609:2609:2609))
        (PORT d[3] (1749:1749:1749) (2045:2045:2045))
        (PORT d[4] (2368:2368:2368) (2760:2760:2760))
        (PORT d[5] (1537:1537:1537) (1787:1787:1787))
        (PORT d[6] (2091:2091:2091) (2457:2457:2457))
        (PORT d[7] (2166:2166:2166) (2528:2528:2528))
        (PORT d[8] (2061:2061:2061) (2372:2372:2372))
        (PORT d[9] (3171:3171:3171) (3659:3659:3659))
        (PORT d[10] (1812:1812:1812) (2091:2091:2091))
        (PORT d[11] (1671:1671:1671) (1950:1950:1950))
        (PORT d[12] (2139:2139:2139) (2461:2461:2461))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1627:1627:1627) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2522:2522:2522))
        (PORT clk (1670:1670:1670) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3488:3488:3488))
        (PORT d[1] (1559:1559:1559) (1818:1818:1818))
        (PORT d[2] (1707:1707:1707) (1994:1994:1994))
        (PORT d[3] (1602:1602:1602) (1903:1903:1903))
        (PORT d[4] (2296:2296:2296) (2681:2681:2681))
        (PORT d[5] (2262:2262:2262) (2632:2632:2632))
        (PORT d[6] (1816:1816:1816) (2132:2132:2132))
        (PORT d[7] (1293:1293:1293) (1537:1537:1537))
        (PORT d[8] (1558:1558:1558) (1817:1817:1817))
        (PORT d[9] (2520:2520:2520) (2899:2899:2899))
        (PORT d[10] (2493:2493:2493) (2877:2877:2877))
        (PORT d[11] (1887:1887:1887) (2226:2226:2226))
        (PORT d[12] (2814:2814:2814) (3235:3235:3235))
        (PORT clk (1668:1668:1668) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1138:1138:1138))
        (PORT clk (1668:1668:1668) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1839:1839:1839))
        (PORT d[0] (1341:1341:1341) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2858:2858:2858))
        (PORT d[1] (1366:1366:1366) (1631:1631:1631))
        (PORT d[2] (822:822:822) (966:966:966))
        (PORT d[3] (1698:1698:1698) (1981:1981:1981))
        (PORT d[4] (2855:2855:2855) (3288:3288:3288))
        (PORT d[5] (553:553:553) (660:660:660))
        (PORT d[6] (675:675:675) (796:796:796))
        (PORT d[7] (539:539:539) (639:639:639))
        (PORT d[8] (1189:1189:1189) (1382:1382:1382))
        (PORT d[9] (1222:1222:1222) (1419:1419:1419))
        (PORT d[10] (846:846:846) (978:978:978))
        (PORT d[11] (1998:1998:1998) (2305:2305:2305))
        (PORT d[12] (665:665:665) (777:777:777))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (576:576:576) (625:625:625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2627:2627:2627))
        (PORT clk (1968:1968:1968) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2433:2433:2433))
        (PORT d[1] (1654:1654:1654) (1944:1944:1944))
        (PORT d[2] (2106:2106:2106) (2462:2462:2462))
        (PORT d[3] (1586:1586:1586) (1881:1881:1881))
        (PORT d[4] (1985:1985:1985) (2324:2324:2324))
        (PORT d[5] (2337:2337:2337) (2727:2727:2727))
        (PORT d[6] (2196:2196:2196) (2596:2596:2596))
        (PORT d[7] (1315:1315:1315) (1560:1560:1560))
        (PORT d[8] (1842:1842:1842) (2166:2166:2166))
        (PORT d[9] (2993:2993:2993) (3469:3469:3469))
        (PORT d[10] (2423:2423:2423) (2800:2800:2800))
        (PORT d[11] (1694:1694:1694) (1993:1993:1993))
        (PORT d[12] (2760:2760:2760) (3217:3217:3217))
        (PORT clk (1966:1966:1966) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1383:1383:1383))
        (PORT clk (1966:1966:1966) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1968:1968:1968) (2195:2195:2195))
        (PORT d[0] (1538:1538:1538) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3309:3309:3309))
        (PORT d[1] (1468:1468:1468) (1744:1744:1744))
        (PORT d[2] (3281:3281:3281) (3765:3765:3765))
        (PORT d[3] (2826:2826:2826) (3268:3268:3268))
        (PORT d[4] (3244:3244:3244) (3764:3764:3764))
        (PORT d[5] (2520:2520:2520) (2895:2895:2895))
        (PORT d[6] (2977:2977:2977) (3467:3467:3467))
        (PORT d[7] (2912:2912:2912) (3372:3372:3372))
        (PORT d[8] (2606:2606:2606) (2999:2999:2999))
        (PORT d[9] (3618:3618:3618) (4165:4165:4165))
        (PORT d[10] (2041:2041:2041) (2346:2346:2346))
        (PORT d[11] (2408:2408:2408) (2800:2800:2800))
        (PORT d[12] (2853:2853:2853) (3285:3285:3285))
        (PORT clk (1249:1249:1249) (1274:1274:1274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1274:1274:1274))
        (PORT d[0] (958:958:958) (1095:1095:1095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1275:1275:1275))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1273:1273:1273))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2648:2648:2648))
        (PORT clk (1670:1670:1670) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2036:2036:2036))
        (PORT d[1] (1721:1721:1721) (2006:2006:2006))
        (PORT d[2] (2134:2134:2134) (2498:2498:2498))
        (PORT d[3] (1159:1159:1159) (1379:1379:1379))
        (PORT d[4] (1530:1530:1530) (1777:1777:1777))
        (PORT d[5] (2327:2327:2327) (2698:2698:2698))
        (PORT d[6] (2145:2145:2145) (2514:2514:2514))
        (PORT d[7] (1604:1604:1604) (1894:1894:1894))
        (PORT d[8] (1451:1451:1451) (1710:1710:1710))
        (PORT d[9] (2772:2772:2772) (3208:3208:3208))
        (PORT d[10] (2607:2607:2607) (3021:3021:3021))
        (PORT d[11] (1449:1449:1449) (1711:1711:1711))
        (PORT d[12] (1837:1837:1837) (2091:2091:2091))
        (PORT clk (1668:1668:1668) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1427:1427:1427))
        (PORT clk (1668:1668:1668) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1670:1670:1670) (1839:1839:1839))
        (PORT d[0] (1562:1562:1562) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1671:1671:1671) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2523:2523:2523))
        (PORT d[1] (1190:1190:1190) (1405:1405:1405))
        (PORT d[2] (2098:2098:2098) (2401:2401:2401))
        (PORT d[3] (1690:1690:1690) (1972:1972:1972))
        (PORT d[4] (2354:2354:2354) (2745:2745:2745))
        (PORT d[5] (1659:1659:1659) (1920:1920:1920))
        (PORT d[6] (2252:2252:2252) (2634:2634:2634))
        (PORT d[7] (2265:2265:2265) (2627:2627:2627))
        (PORT d[8] (1735:1735:1735) (1982:1982:1982))
        (PORT d[9] (3410:3410:3410) (3928:3928:3928))
        (PORT d[10] (1841:1841:1841) (2133:2133:2133))
        (PORT d[11] (1999:1999:1999) (2321:2321:2321))
        (PORT d[12] (1730:1730:1730) (1978:1978:1978))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1429:1429:1429) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1291:1291:1291))
        (PORT datab (1488:1488:1488) (1711:1711:1711))
        (PORT datac (517:517:517) (630:630:630))
        (PORT datad (513:513:513) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1898:1898:1898))
        (PORT datab (530:530:530) (643:643:643))
        (PORT datac (461:461:461) (528:528:528))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2936:2936:2936))
        (PORT clk (1867:1867:1867) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2744:2744:2744))
        (PORT d[1] (1587:1587:1587) (1866:1866:1866))
        (PORT d[2] (1850:1850:1850) (2151:2151:2151))
        (PORT d[3] (1426:1426:1426) (1705:1705:1705))
        (PORT d[4] (1811:1811:1811) (2107:2107:2107))
        (PORT d[5] (2629:2629:2629) (3052:3052:3052))
        (PORT d[6] (2016:2016:2016) (2375:2375:2375))
        (PORT d[7] (1498:1498:1498) (1772:1772:1772))
        (PORT d[8] (2130:2130:2130) (2481:2481:2481))
        (PORT d[9] (2571:2571:2571) (2973:2973:2973))
        (PORT d[10] (2441:2441:2441) (2827:2827:2827))
        (PORT d[11] (1972:1972:1972) (2319:2319:2319))
        (PORT d[12] (2786:2786:2786) (3219:3219:3219))
        (PORT clk (1865:1865:1865) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1140:1140:1140))
        (PORT clk (1865:1865:1865) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (2066:2066:2066))
        (PORT d[0] (1318:1318:1318) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2446:2446:2446))
        (PORT d[1] (1586:1586:1586) (1885:1885:1885))
        (PORT d[2] (1756:1756:1756) (2042:2042:2042))
        (PORT d[3] (1181:1181:1181) (1393:1393:1393))
        (PORT d[4] (3231:3231:3231) (3734:3734:3734))
        (PORT d[5] (2130:2130:2130) (2471:2471:2471))
        (PORT d[6] (2444:2444:2444) (2866:2866:2866))
        (PORT d[7] (1372:1372:1372) (1582:1582:1582))
        (PORT d[8] (2220:2220:2220) (2538:2538:2538))
        (PORT d[9] (3550:3550:3550) (4058:4058:4058))
        (PORT d[10] (1059:1059:1059) (1215:1215:1215))
        (PORT d[11] (2778:2778:2778) (3223:3223:3223))
        (PORT d[12] (1931:1931:1931) (2208:2208:2208))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (PORT d[0] (681:681:681) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2100:2100:2100))
        (PORT clk (1426:1426:1426) (1542:1542:1542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1888:1888:1888))
        (PORT d[1] (1703:1703:1703) (1974:1974:1974))
        (PORT d[2] (2486:2486:2486) (2876:2876:2876))
        (PORT d[3] (1285:1285:1285) (1523:1523:1523))
        (PORT d[4] (1523:1523:1523) (1774:1774:1774))
        (PORT d[5] (2076:2076:2076) (2409:2409:2409))
        (PORT d[6] (1922:1922:1922) (2256:2256:2256))
        (PORT d[7] (1680:1680:1680) (1991:1991:1991))
        (PORT d[8] (1159:1159:1159) (1356:1356:1356))
        (PORT d[9] (3274:3274:3274) (3774:3774:3774))
        (PORT d[10] (2695:2695:2695) (3107:3107:3107))
        (PORT d[11] (1382:1382:1382) (1635:1635:1635))
        (PORT d[12] (1517:1517:1517) (1719:1719:1719))
        (PORT clk (1424:1424:1424) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1117:1117:1117))
        (PORT clk (1424:1424:1424) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1542:1542:1542))
        (PORT d[0] (1304:1304:1304) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1861:1861:1861))
        (PORT d[1] (1245:1245:1245) (1468:1468:1468))
        (PORT d[2] (1513:1513:1513) (1740:1740:1740))
        (PORT d[3] (1537:1537:1537) (1794:1794:1794))
        (PORT d[4] (1858:1858:1858) (2157:2157:2157))
        (PORT d[5] (1303:1303:1303) (1502:1502:1502))
        (PORT d[6] (1840:1840:1840) (2165:2165:2165))
        (PORT d[7] (2219:2219:2219) (2598:2598:2598))
        (PORT d[8] (1356:1356:1356) (1561:1561:1561))
        (PORT d[9] (3065:3065:3065) (3522:3522:3522))
        (PORT d[10] (2107:2107:2107) (2436:2436:2436))
        (PORT d[11] (1422:1422:1422) (1630:1630:1630))
        (PORT d[12] (2181:2181:2181) (2570:2570:2570))
        (PORT clk (1351:1351:1351) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT d[0] (1367:1367:1367) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2426:2426:2426))
        (PORT clk (1726:1726:1726) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2306:2306:2306))
        (PORT d[1] (2166:2166:2166) (2506:2506:2506))
        (PORT d[2] (2117:2117:2117) (2472:2472:2472))
        (PORT d[3] (1009:1009:1009) (1207:1207:1207))
        (PORT d[4] (1751:1751:1751) (2035:2035:2035))
        (PORT d[5] (2082:2082:2082) (2428:2428:2428))
        (PORT d[6] (2134:2134:2134) (2496:2496:2496))
        (PORT d[7] (1860:1860:1860) (2196:2196:2196))
        (PORT d[8] (1813:1813:1813) (2116:2116:2116))
        (PORT d[9] (3062:3062:3062) (3525:3525:3525))
        (PORT d[10] (2603:2603:2603) (3007:3007:3007))
        (PORT d[11] (1655:1655:1655) (1950:1950:1950))
        (PORT d[12] (2315:2315:2315) (2639:2639:2639))
        (PORT clk (1724:1724:1724) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1779:1779:1779))
        (PORT clk (1724:1724:1724) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1914:1914:1914))
        (PORT d[0] (1874:1874:1874) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1727:1727:1727) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2897:2897:2897))
        (PORT d[1] (1656:1656:1656) (1938:1938:1938))
        (PORT d[2] (2309:2309:2309) (2646:2646:2646))
        (PORT d[3] (1882:1882:1882) (2191:2191:2191))
        (PORT d[4] (2708:2708:2708) (3141:3141:3141))
        (PORT d[5] (1146:1146:1146) (1338:1338:1338))
        (PORT d[6] (2470:2470:2470) (2885:2885:2885))
        (PORT d[7] (1544:1544:1544) (1777:1777:1777))
        (PORT d[8] (1726:1726:1726) (1973:1973:1973))
        (PORT d[9] (3641:3641:3641) (4202:4202:4202))
        (PORT d[10] (1857:1857:1857) (2160:2160:2160))
        (PORT d[11] (2231:2231:2231) (2594:2594:2594))
        (PORT d[12] (1560:1560:1560) (1795:1795:1795))
        (PORT clk (1322:1322:1322) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (PORT d[0] (1607:1607:1607) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (3137:3137:3137))
        (PORT clk (1811:1811:1811) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2340:2340:2340))
        (PORT d[1] (2358:2358:2358) (2754:2754:2754))
        (PORT d[2] (2075:2075:2075) (2415:2415:2415))
        (PORT d[3] (1519:1519:1519) (1812:1812:1812))
        (PORT d[4] (2307:2307:2307) (2681:2681:2681))
        (PORT d[5] (2287:2287:2287) (2674:2674:2674))
        (PORT d[6] (2033:2033:2033) (2391:2391:2391))
        (PORT d[7] (1572:1572:1572) (1843:1843:1843))
        (PORT d[8] (1972:1972:1972) (2305:2305:2305))
        (PORT d[9] (2685:2685:2685) (3092:3092:3092))
        (PORT d[10] (2409:2409:2409) (2788:2788:2788))
        (PORT d[11] (1610:1610:1610) (1902:1902:1902))
        (PORT d[12] (3154:3154:3154) (3646:3646:3646))
        (PORT clk (1809:1809:1809) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1524:1524:1524))
        (PORT clk (1809:1809:1809) (2013:2013:2013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (2015:2015:2015))
        (PORT d[0] (1634:1634:1634) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (3193:3193:3193))
        (PORT d[1] (1402:1402:1402) (1677:1677:1677))
        (PORT d[2] (2668:2668:2668) (3051:3051:3051))
        (PORT d[3] (2375:2375:2375) (2747:2747:2747))
        (PORT d[4] (3067:3067:3067) (3555:3555:3555))
        (PORT d[5] (1115:1115:1115) (1294:1294:1294))
        (PORT d[6] (2863:2863:2863) (3340:3340:3340))
        (PORT d[7] (1925:1925:1925) (2215:2215:2215))
        (PORT d[8] (2045:2045:2045) (2338:2338:2338))
        (PORT d[9] (3721:3721:3721) (4250:4250:4250))
        (PORT d[10] (2209:2209:2209) (2555:2555:2555))
        (PORT d[11] (2391:2391:2391) (2772:2772:2772))
        (PORT d[12] (1744:1744:1744) (1996:1996:1996))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1309:1309:1309))
        (PORT d[0] (993:993:993) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1308:1308:1308))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1332:1332:1332))
        (PORT datab (971:971:971) (1122:1122:1122))
        (PORT datac (505:505:505) (616:616:616))
        (PORT datad (518:518:518) (618:618:618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (918:918:918))
        (PORT datab (1129:1129:1129) (1276:1276:1276))
        (PORT datac (508:508:508) (620:620:620))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (506:506:506) (609:609:609))
        (PORT datac (669:669:669) (797:797:797))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2715:2715:2715))
        (PORT clk (1923:1923:1923) (2135:2135:2135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2541:2541:2541))
        (PORT d[1] (1802:1802:1802) (2105:2105:2105))
        (PORT d[2] (2085:2085:2085) (2430:2430:2430))
        (PORT d[3] (1605:1605:1605) (1918:1918:1918))
        (PORT d[4] (2418:2418:2418) (2826:2826:2826))
        (PORT d[5] (2462:2462:2462) (2871:2871:2871))
        (PORT d[6] (1662:1662:1662) (1963:1963:1963))
        (PORT d[7] (1975:1975:1975) (2303:2303:2303))
        (PORT d[8] (1966:1966:1966) (2301:2301:2301))
        (PORT d[9] (2959:2959:2959) (3419:3419:3419))
        (PORT d[10] (2821:2821:2821) (3266:3266:3266))
        (PORT d[11] (1597:1597:1597) (1893:1893:1893))
        (PORT d[12] (1810:1810:1810) (2134:2134:2134))
        (PORT clk (1921:1921:1921) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1673:1673:1673))
        (PORT clk (1921:1921:1921) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (2135:2135:2135))
        (PORT d[0] (1634:1634:1634) (1796:1796:1796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2069:2069:2069))
        (PORT d[1] (1997:1997:1997) (2379:2379:2379))
        (PORT d[2] (1559:1559:1559) (1813:1813:1813))
        (PORT d[3] (1372:1372:1372) (1616:1616:1616))
        (PORT d[4] (2631:2631:2631) (3104:3104:3104))
        (PORT d[5] (1964:1964:1964) (2290:2290:2290))
        (PORT d[6] (2272:2272:2272) (2671:2671:2671))
        (PORT d[7] (1570:1570:1570) (1815:1815:1815))
        (PORT d[8] (2508:2508:2508) (2933:2933:2933))
        (PORT d[9] (3377:3377:3377) (3866:3866:3866))
        (PORT d[10] (1070:1070:1070) (1231:1231:1231))
        (PORT d[11] (3011:3011:3011) (3491:3491:3491))
        (PORT d[12] (2046:2046:2046) (2412:2412:2412))
        (PORT clk (1312:1312:1312) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (PORT d[0] (1613:1613:1613) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2538:2538:2538))
        (PORT clk (1737:1737:1737) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (3245:3245:3245))
        (PORT d[1] (1591:1591:1591) (1861:1861:1861))
        (PORT d[2] (2275:2275:2275) (2651:2651:2651))
        (PORT d[3] (1836:1836:1836) (2186:2186:2186))
        (PORT d[4] (2099:2099:2099) (2456:2456:2456))
        (PORT d[5] (2273:2273:2273) (2640:2640:2640))
        (PORT d[6] (1627:1627:1627) (1916:1916:1916))
        (PORT d[7] (1485:1485:1485) (1755:1755:1755))
        (PORT d[8] (2364:2364:2364) (2764:2764:2764))
        (PORT d[9] (2555:2555:2555) (2909:2909:2909))
        (PORT d[10] (2691:2691:2691) (3103:3103:3103))
        (PORT d[11] (1525:1525:1525) (1810:1810:1810))
        (PORT d[12] (2470:2470:2470) (2848:2848:2848))
        (PORT clk (1735:1735:1735) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (984:984:984))
        (PORT clk (1735:1735:1735) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1910:1910:1910))
        (PORT d[0] (1198:1198:1198) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (2068:2068:2068))
        (PORT d[1] (1203:1203:1203) (1438:1438:1438))
        (PORT d[2] (1162:1162:1162) (1336:1336:1336))
        (PORT d[3] (1495:1495:1495) (1751:1751:1751))
        (PORT d[4] (2925:2925:2925) (3428:3428:3428))
        (PORT d[5] (545:545:545) (646:646:646))
        (PORT d[6] (2014:2014:2014) (2356:2356:2356))
        (PORT d[7] (580:580:580) (697:697:697))
        (PORT d[8] (994:994:994) (1155:1155:1155))
        (PORT d[9] (856:856:856) (994:994:994))
        (PORT d[10] (677:677:677) (789:789:789))
        (PORT d[11] (3333:3333:3333) (3853:3853:3853))
        (PORT d[12] (657:657:657) (768:768:768))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (552:552:552) (602:602:602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2961:2961:2961))
        (PORT clk (1831:1831:1831) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2148:2148:2148))
        (PORT d[1] (2179:2179:2179) (2553:2553:2553))
        (PORT d[2] (1872:1872:1872) (2178:2178:2178))
        (PORT d[3] (1414:1414:1414) (1694:1694:1694))
        (PORT d[4] (2141:2141:2141) (2493:2493:2493))
        (PORT d[5] (2643:2643:2643) (3069:3069:3069))
        (PORT d[6] (2044:2044:2044) (2409:2409:2409))
        (PORT d[7] (1559:1559:1559) (1825:1825:1825))
        (PORT d[8] (1819:1819:1819) (2129:2129:2129))
        (PORT d[9] (2553:2553:2553) (2943:2943:2943))
        (PORT d[10] (2409:2409:2409) (2789:2789:2789))
        (PORT d[11] (2141:2141:2141) (2508:2508:2508))
        (PORT d[12] (2963:2963:2963) (3426:3426:3426))
        (PORT clk (1829:1829:1829) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1508:1508:1508))
        (PORT clk (1829:1829:1829) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (2037:2037:2037))
        (PORT d[0] (1645:1645:1645) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2469:2469:2469))
        (PORT d[1] (1415:1415:1415) (1693:1693:1693))
        (PORT d[2] (1725:1725:1725) (2004:2004:2004))
        (PORT d[3] (1203:1203:1203) (1422:1422:1422))
        (PORT d[4] (3222:3222:3222) (3726:3726:3726))
        (PORT d[5] (1693:1693:1693) (1956:1956:1956))
        (PORT d[6] (2618:2618:2618) (3065:3065:3065))
        (PORT d[7] (1080:1080:1080) (1260:1260:1260))
        (PORT d[8] (2042:2042:2042) (2339:2339:2339))
        (PORT d[9] (3557:3557:3557) (4065:4065:4065))
        (PORT d[10] (2195:2195:2195) (2538:2538:2538))
        (PORT d[11] (2595:2595:2595) (3011:3011:3011))
        (PORT d[12] (1765:1765:1765) (2020:2020:2020))
        (PORT clk (1268:1268:1268) (1293:1293:1293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1293:1293:1293))
        (PORT d[0] (1301:1301:1301) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_bottom\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1292:1292:1292))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2337:2337:2337))
        (PORT clk (1691:1691:1691) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3490:3490:3490))
        (PORT d[1] (1960:1960:1960) (2281:2281:2281))
        (PORT d[2] (1645:1645:1645) (1921:1921:1921))
        (PORT d[3] (2008:2008:2008) (2378:2378:2378))
        (PORT d[4] (2290:2290:2290) (2674:2674:2674))
        (PORT d[5] (2081:2081:2081) (2424:2424:2424))
        (PORT d[6] (1808:1808:1808) (2124:2124:2124))
        (PORT d[7] (1313:1313:1313) (1561:1561:1561))
        (PORT d[8] (2533:2533:2533) (2952:2952:2952))
        (PORT d[9] (2722:2722:2722) (3095:3095:3095))
        (PORT d[10] (2506:2506:2506) (2892:2892:2892))
        (PORT d[11] (1863:1863:1863) (2197:2197:2197))
        (PORT d[12] (2647:2647:2647) (3047:3047:3047))
        (PORT clk (1689:1689:1689) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (729:729:729) (767:767:767))
        (PORT clk (1689:1689:1689) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1691:1691:1691) (1852:1852:1852))
        (PORT d[0] (1013:1013:1013) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1692:1692:1692) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2265:2265:2265))
        (PORT d[1] (1376:1376:1376) (1642:1642:1642))
        (PORT d[2] (785:785:785) (914:914:914))
        (PORT d[3] (1671:1671:1671) (1946:1946:1946))
        (PORT d[4] (2872:2872:2872) (3311:3311:3311))
        (PORT d[5] (529:529:529) (628:628:628))
        (PORT d[6] (651:651:651) (766:766:766))
        (PORT d[7] (527:527:527) (626:626:626))
        (PORT d[8] (1352:1352:1352) (1570:1570:1570))
        (PORT d[9] (1203:1203:1203) (1395:1395:1395))
        (PORT d[10] (801:801:801) (931:931:931))
        (PORT d[11] (2197:2197:2197) (2538:2538:2538))
        (PORT d[12] (665:665:665) (782:782:782))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (684:684:684) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE U3\|Inst_buffer_top\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1329:1329:1329))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (937:937:937))
        (PORT datab (531:531:531) (639:639:639))
        (PORT datac (521:521:521) (634:634:634))
        (PORT datad (282:282:282) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (943:943:943))
        (PORT datab (533:533:533) (641:641:641))
        (PORT datac (440:440:440) (496:496:496))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U3\|data_out\[3\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (504:504:504) (607:607:607))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U4\|b\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (721:721:721))
        (PORT datab (155:155:155) (204:204:204))
        (PORT datac (588:588:588) (718:718:718))
        (PORT datad (427:427:427) (484:484:484))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (407:407:407))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (458:458:458))
        (PORT datab (480:480:480) (568:568:568))
        (PORT datac (365:365:365) (435:435:435))
        (PORT datad (319:319:319) (385:385:385))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (374:374:374))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (366:366:366) (443:443:443))
        (PORT datad (256:256:256) (288:288:288))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (407:407:407))
        (PORT datab (390:390:390) (480:480:480))
        (PORT datac (320:320:320) (381:381:381))
        (PORT datad (469:469:469) (544:544:544))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (335:335:335))
        (PORT datac (1027:1027:1027) (1148:1148:1148))
        (PORT datad (256:256:256) (287:287:287))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (779:779:779) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (603:603:603) (662:662:662))
        (PORT ena (620:620:620) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT asdata (601:601:601) (664:664:664))
        (PORT ena (783:783:783) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT asdata (551:551:551) (600:600:600))
        (PORT ena (783:783:783) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_blue\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (384:384:384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (786:786:786) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (846:846:846))
        (PORT datab (627:627:627) (735:735:735))
        (PORT datac (635:635:635) (751:751:751))
        (PORT datad (564:564:564) (659:659:659))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_green\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (432:432:432) (496:496:496))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (786:786:786) (863:863:863))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_blue\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1176:1176:1176) (1189:1189:1189))
        (PORT asdata (281:281:281) (301:301:301))
        (PORT ena (883:883:883) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (656:656:656) (796:796:796))
        (PORT datad (570:570:570) (657:657:657))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (764:764:764) (855:855:855))
        (PORT ena (803:803:803) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (865:865:865))
        (PORT datab (641:641:641) (751:751:751))
        (PORT datac (721:721:721) (838:838:838))
        (PORT datad (740:740:740) (864:864:864))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (850:850:850))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (819:819:819))
        (PORT datab (348:348:348) (408:408:408))
        (PORT datac (769:769:769) (895:895:895))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|center_pixel\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (400:400:400))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_pixel\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (783:783:783) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|center_green\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1193:1193:1193))
        (PORT asdata (617:617:617) (681:681:681))
        (PORT ena (803:803:803) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (617:617:617) (728:728:728))
        (PORT datad (479:479:479) (571:571:571))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (744:744:744))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (478:478:478) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (750:750:750))
        (PORT datab (133:133:133) (167:167:167))
        (PORT datad (481:481:481) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (866:866:866))
        (PORT datab (747:747:747) (881:881:881))
        (PORT datac (628:628:628) (735:735:735))
        (PORT datad (632:632:632) (739:739:739))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (866:866:866))
        (PORT datab (793:793:793) (922:922:922))
        (PORT datad (269:269:269) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (521:521:521))
        (PORT datac (458:458:458) (543:543:543))
        (PORT datad (604:604:604) (704:704:704))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (997:997:997))
        (PORT datab (614:614:614) (718:718:718))
        (PORT datac (726:726:726) (837:837:837))
        (PORT datad (482:482:482) (577:577:577))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (701:701:701))
        (PORT datac (888:888:888) (1020:1020:1020))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (671:671:671))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (605:605:605) (706:706:706))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (797:797:797) (906:906:906))
        (PORT sload (639:639:639) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (483:483:483) (549:549:549))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (821:821:821))
        (PORT datab (128:128:128) (160:160:160))
        (PORT datad (571:571:571) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (946:946:946) (1071:1071:1071))
        (PORT sload (639:639:639) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (543:543:543) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (687:687:687))
        (PORT datab (628:628:628) (736:736:736))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (642:642:642) (718:718:718))
        (PORT sload (639:639:639) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (533:533:533) (610:610:610))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (846:846:846))
        (PORT datab (652:652:652) (771:771:771))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (898:898:898) (1014:1014:1014))
        (PORT sload (639:639:639) (603:603:603))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (520:520:520) (593:593:593))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|detector\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (186:186:186) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (502:502:502) (562:562:562))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (528:528:528) (599:599:599))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (498:498:498) (557:557:557))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (529:529:529) (597:597:597))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (518:518:518))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (554:554:554) (634:634:634))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (208:208:208) (264:264:264))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datad (158:158:158) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (360:360:360) (424:424:424))
        (PORT datac (384:384:384) (441:441:441))
        (PORT datad (441:441:441) (507:507:507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (414:414:414))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (295:295:295) (344:344:344))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (357:357:357))
        (PORT datab (357:357:357) (421:421:421))
        (PORT datac (381:381:381) (438:438:438))
        (PORT datad (443:443:443) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (318:318:318) (371:371:371))
        (PORT datad (295:295:295) (344:344:344))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (440:440:440))
        (PORT datab (478:478:478) (557:557:557))
        (PORT datac (468:468:468) (543:543:543))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (478:478:478) (558:558:558))
        (PORT datac (468:468:468) (542:542:542))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (575:575:575))
        (PORT datab (475:475:475) (555:555:555))
        (PORT datad (179:179:179) (204:204:204))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (440:440:440))
        (PORT datab (358:358:358) (425:425:425))
        (PORT datac (285:285:285) (329:329:329))
        (PORT datad (438:438:438) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (317:317:317) (370:370:370))
        (PORT datad (337:337:337) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (354:354:354))
        (PORT datab (361:361:361) (425:425:425))
        (PORT datac (385:385:385) (442:442:442))
        (PORT datad (439:439:439) (513:513:513))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (317:317:317) (370:370:370))
        (PORT datad (293:293:293) (342:342:342))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (434:434:434))
        (PORT datab (475:475:475) (554:554:554))
        (PORT datac (475:475:475) (553:553:553))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (577:577:577))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (343:343:343) (406:406:406))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (612:612:612) (673:673:673))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (229:229:229))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (161:161:161))
        (PORT datab (350:350:350) (414:414:414))
        (PORT datad (291:291:291) (340:340:340))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (494:494:494) (545:545:545))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (373:373:373) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (161:161:161))
        (PORT datab (402:402:402) (466:466:466))
        (PORT datad (441:441:441) (508:508:508))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (462:462:462) (504:504:504))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (166:166:166))
        (PORT datab (359:359:359) (422:422:422))
        (PORT datad (347:347:347) (411:411:411))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|max_val\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (619:619:619) (692:692:692))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|v_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT asdata (364:364:364) (409:409:409))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (207:207:207) (263:263:263))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (331:331:331))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (531:531:531) (607:607:607))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|vld_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1221:1221:1221))
        (PORT asdata (279:279:279) (298:298:298))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (546:546:546) (629:629:629))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|u_hsv\|valid_d2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (521:521:521))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (140:140:140) (187:187:187))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT asdata (467:467:467) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (421:421:421))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (401:401:401) (457:457:457))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d1\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (261:261:261))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|x_d2\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|x_d2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (543:543:543) (612:612:612))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1173:1173:1173))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (567:567:567))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d1\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (550:550:550))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1174:1174:1174))
        (PORT asdata (544:544:544) (620:620:620))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|y_d2\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (533:533:533))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|y_d2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (564:564:564))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|sof\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (346:346:346) (404:404:404))
        (PORT datac (344:344:344) (406:406:406))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|center_black_seen\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (517:517:517))
        (PORT datab (451:451:451) (520:520:520))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|center_black_seen)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_drive_flags\|centered\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (520:520:520))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_drive_flags\|centered)
    (DELAY
      (ABSOLUTE
        (PORT clk (1177:1177:1177) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (1532:1532:1532) (1765:1765:1765))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (277:277:277))
        (PORT datab (156:156:156) (211:211:211))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datad (128:128:128) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (425:425:425) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (425:425:425) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (425:425:425) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (130:130:130) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1545:1545:1545) (1785:1785:1785))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1533:1533:1533))
        (PORT datad (1159:1159:1159) (1344:1344:1344))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (997:997:997))
        (PORT datab (726:726:726) (848:848:848))
        (PORT datac (456:456:456) (538:538:538))
        (PORT datad (604:604:604) (705:705:705))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (702:702:702))
        (PORT datac (481:481:481) (575:575:575))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (568:568:568))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (536:536:536) (646:646:646))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (605:605:605))
        (PORT datab (726:726:726) (847:847:847))
        (PORT datad (106:106:106) (130:130:130))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (1001:1001:1001))
        (PORT datab (615:615:615) (719:719:719))
        (PORT datac (725:725:725) (835:835:835))
        (PORT datad (483:483:483) (578:578:578))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1044:1044:1044))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (580:580:580) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (675:675:675))
        (PORT datab (620:620:620) (730:730:730))
        (PORT datac (286:286:286) (327:327:327))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (773:773:773) (873:873:873))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (547:547:547))
        (PORT datab (373:373:373) (454:454:454))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (340:340:340) (365:365:365))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (995:995:995))
        (PORT datab (117:117:117) (151:151:151))
        (PORT datad (604:604:604) (705:705:705))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (906:906:906) (1015:1015:1015))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (543:543:543))
        (PORT datab (357:357:357) (438:438:438))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (703:703:703))
        (PORT datab (500:500:500) (598:598:598))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1065:1065:1065) (1195:1195:1195))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (575:575:575))
        (PORT datab (383:383:383) (469:469:469))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (340:340:340) (366:366:366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|min_val\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (669:669:669))
        (PORT datab (116:116:116) (148:148:148))
        (PORT datad (463:463:463) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|min_val\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1184:1184:1184) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (870:870:870))
        (PORT sload (403:403:403) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (397:397:397))
        (PORT datab (460:460:460) (545:545:545))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (548:548:548))
        (PORT datab (374:374:374) (455:455:455))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (544:544:544))
        (PORT datab (358:358:358) (439:439:439))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (575:575:575))
        (PORT datab (386:386:386) (472:472:472))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (396:396:396))
        (PORT datad (471:471:471) (557:557:557))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (269:269:269) (290:290:290))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (340:340:340) (365:365:365))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (341:341:341) (367:367:367))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT asdata (269:269:269) (289:289:289))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datab (140:140:140) (187:187:187))
        (PORT datad (143:143:143) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|delta\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (162:162:162) (188:188:188))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|delta\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (303:303:303))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|selnose\[85\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (589:589:589))
        (PORT datad (644:644:644) (749:749:749))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (275:275:275))
        (PORT datab (224:224:224) (281:281:281))
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (149:149:149))
        (PORT datad (144:144:144) (182:182:182))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (635:635:635) (741:741:741))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (897:897:897))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (883:883:883) (1025:1025:1025))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (957:957:957) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (617:617:617) (715:715:715))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (899:899:899) (1014:1014:1014))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|g8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (806:806:806) (912:912:912))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (723:723:723))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|r8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (296:296:296))
        (PORT datab (318:318:318) (383:383:383))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (410:410:410))
        (PORT datab (236:236:236) (296:296:296))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (280:280:280))
        (PORT datab (337:337:337) (404:404:404))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (399:399:399))
        (PORT datab (330:330:330) (398:398:398))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (293:293:293))
        (PORT datab (320:320:320) (384:384:384))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (409:409:409))
        (PORT datab (239:239:239) (298:298:298))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (282:282:282))
        (PORT datab (338:338:338) (405:405:405))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (398:398:398))
        (PORT datab (328:328:328) (396:396:396))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (277:277:277))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (269:269:269))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (254:254:254))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (270:270:270))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (259:259:259))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (266:266:266))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (271:271:271))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (348:348:348))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (258:258:258))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add10\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (236:236:236))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (374:374:374))
        (PORT datab (188:188:188) (226:226:226))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (374:374:374))
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (189:189:189) (226:226:226))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (216:216:216))
        (PORT datab (317:317:317) (372:372:372))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (362:362:362))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (392:392:392))
        (PORT datab (211:211:211) (256:256:256))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (360:360:360))
        (PORT datab (211:211:211) (256:256:256))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (367:367:367))
        (PORT datab (210:210:210) (255:255:255))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (433:433:433))
        (PORT datab (209:209:209) (254:254:254))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (433:433:433))
        (PORT datad (190:190:190) (230:230:230))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (657:657:657))
        (PORT datac (319:319:319) (369:369:369))
        (PORT datad (566:566:566) (682:682:682))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (424:424:424))
        (PORT datab (496:496:496) (580:580:580))
        (PORT datac (525:525:525) (634:634:634))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (604:604:604))
        (PORT datab (342:342:342) (409:409:409))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (237:237:237))
        (PORT datab (542:542:542) (657:657:657))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (672:672:672))
        (PORT datab (533:533:533) (642:642:642))
        (PORT datac (489:489:489) (570:570:570))
        (PORT datad (343:343:343) (396:396:396))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (329:329:329) (387:387:387))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (616:616:616))
        (PORT datab (106:106:106) (136:136:136))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (602:602:602))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (181:181:181) (220:220:220))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (605:605:605))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (98:98:98) (120:120:120))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (603:603:603))
        (PORT datab (346:346:346) (414:414:414))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datab (533:533:533) (641:641:641))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (671:671:671))
        (PORT datab (113:113:113) (141:141:141))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (620:620:620))
        (PORT datab (106:106:106) (136:136:136))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (659:659:659))
        (PORT datab (113:113:113) (141:141:141))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (698:698:698))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (698:698:698))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datac (190:190:190) (227:227:227))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (396:396:396))
        (PORT datab (608:608:608) (690:690:690))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (411:411:411))
        (PORT datab (675:675:675) (805:805:805))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (239:239:239))
        (PORT datab (544:544:544) (660:660:660))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (638:638:638) (755:755:755))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (222:222:222))
        (PORT datab (654:654:654) (772:772:772))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (695:695:695))
        (PORT datab (189:189:189) (228:228:228))
        (PORT datac (189:189:189) (226:226:226))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (797:797:797))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (700:700:700))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (699:699:699))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (698:698:698))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (180:180:180) (219:219:219))
        (PORT datad (108:108:108) (133:133:133))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (415:415:415))
        (PORT datab (570:570:570) (655:655:655))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (792:792:792))
        (PORT datab (427:427:427) (492:492:492))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (793:793:793))
        (PORT datab (181:181:181) (221:221:221))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (227:227:227))
        (PORT datab (644:644:644) (763:763:763))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (788:788:788))
        (PORT datab (193:193:193) (234:234:234))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (244:244:244))
        (PORT datab (672:672:672) (798:798:798))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (698:698:698))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (109:109:109) (134:134:134))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (653:653:653))
        (PORT datab (201:201:201) (239:239:239))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (662:662:662))
        (PORT datab (283:283:283) (329:329:329))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (662:662:662))
        (PORT datab (284:284:284) (326:326:326))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (561:561:561) (636:636:636))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (663:663:663))
        (PORT datab (292:292:292) (339:339:339))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (178:178:178) (218:218:218))
        (PORT datac (561:561:561) (636:636:636))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (659:659:659))
        (PORT datab (431:431:431) (497:497:497))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (791:791:791))
        (PORT datab (532:532:532) (612:612:612))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (663:663:663) (796:796:796))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (737:737:737))
        (PORT datab (194:194:194) (234:234:234))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (948:948:948))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (221:221:221))
        (PORT datab (658:658:658) (769:769:769))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (660:660:660) (778:778:778))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (745:745:745))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (633:633:633) (747:747:747))
        (PORT datac (121:121:121) (151:151:151))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (957:957:957))
        (PORT datab (472:472:472) (541:541:541))
        (PORT datac (353:353:353) (415:415:415))
        (PORT datad (320:320:320) (371:371:371))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (860:860:860))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (122:122:122) (153:153:153))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (957:957:957))
        (PORT datab (349:349:349) (410:410:410))
        (PORT datac (353:353:353) (416:416:416))
        (PORT datad (321:321:321) (375:375:375))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (240:240:240))
        (PORT datab (632:632:632) (745:745:745))
        (PORT datac (119:119:119) (150:150:150))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (510:510:510))
        (PORT datab (633:633:633) (747:747:747))
        (PORT datac (121:121:121) (152:152:152))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (968:968:968))
        (PORT datab (445:445:445) (520:520:520))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (409:409:409))
        (PORT datab (815:815:815) (967:967:967))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (949:949:949))
        (PORT datab (341:341:341) (393:393:393))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (957:957:957))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (409:409:409))
        (PORT datab (838:838:838) (978:978:978))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (1004:1004:1004))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (910:910:910))
        (PORT datab (333:333:333) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (859:859:859))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (119:119:119) (150:150:150))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (957:957:957))
        (PORT datab (357:357:357) (425:425:425))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (172:172:172))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (408:408:408))
        (PORT datad (198:198:198) (228:228:228))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datac (446:446:446) (510:510:510))
        (PORT datad (197:197:197) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (129:129:129) (151:151:151))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datac (317:317:317) (367:367:367))
        (PORT datad (198:198:198) (228:228:228))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (128:128:128) (150:150:150))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (535:535:535))
        (PORT datac (397:397:397) (450:450:450))
        (PORT datad (457:457:457) (520:520:520))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (407:407:407))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (128:128:128) (149:149:149))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (491:491:491))
        (PORT datac (496:496:496) (577:577:577))
        (PORT datad (456:456:456) (519:519:519))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (848:848:848))
        (PORT datab (434:434:434) (500:500:500))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (964:964:964))
        (PORT datab (357:357:357) (418:418:418))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (945:945:945))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (965:965:965))
        (PORT datab (347:347:347) (402:402:402))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (987:987:987))
        (PORT datab (171:171:171) (209:209:209))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (877:877:877))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datab (896:896:896) (1046:1046:1046))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (720:720:720) (848:848:848))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (338:338:338))
        (PORT datab (449:449:449) (511:511:511))
        (PORT datac (289:289:289) (328:328:328))
        (PORT datad (202:202:202) (231:231:231))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (154:154:154))
        (PORT datad (164:164:164) (194:194:194))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (257:257:257))
        (PORT datac (276:276:276) (311:311:311))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (126:126:126) (154:154:154))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (222:222:222))
        (PORT datac (276:276:276) (320:320:320))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (388:388:388))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (319:319:319))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (201:201:201) (231:231:231))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datac (418:418:418) (477:477:477))
        (PORT datad (360:360:360) (419:419:419))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (500:500:500))
        (PORT datac (127:127:127) (155:155:155))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (422:422:422))
        (PORT datab (689:689:689) (823:823:823))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (711:711:711) (842:842:842))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (244:244:244))
        (PORT datab (815:815:815) (956:956:956))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (955:955:955))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (990:990:990))
        (PORT datab (334:334:334) (396:396:396))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (843:843:843) (986:986:986))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (888:888:888) (1034:1034:1034))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (815:815:815))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (172:172:172) (206:206:206))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (415:415:415))
        (PORT datab (325:325:325) (377:377:377))
        (PORT datac (275:275:275) (310:310:310))
        (PORT datad (463:463:463) (536:536:536))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (377:377:377))
        (PORT datad (462:462:462) (536:536:536))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (392:392:392))
        (PORT datac (443:443:443) (506:506:506))
        (PORT datad (338:338:338) (392:392:392))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (242:242:242))
        (PORT datac (329:329:329) (389:389:389))
        (PORT datad (463:463:463) (537:537:537))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (110:110:110) (135:135:135))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (145:145:145))
        (PORT datac (348:348:348) (410:410:410))
        (PORT datad (310:310:310) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (379:379:379))
        (PORT datac (351:351:351) (413:413:413))
        (PORT datad (312:312:312) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (582:582:582))
        (PORT datac (350:350:350) (413:413:413))
        (PORT datad (415:415:415) (473:473:473))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (704:704:704))
        (PORT datab (958:958:958) (1125:1125:1125))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1156:1156:1156))
        (PORT datab (200:200:200) (237:237:237))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (222:222:222))
        (PORT datab (961:961:961) (1125:1125:1125))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1125:1125:1125))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (943:943:943))
        (PORT datab (283:283:283) (330:330:330))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (969:969:969))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1195:1195:1195))
        (PORT datab (359:359:359) (423:423:423))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (945:945:945))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (118:118:118) (136:136:136))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datab (365:365:365) (430:430:430))
        (PORT datac (432:432:432) (490:490:490))
        (PORT datad (207:207:207) (241:241:241))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (239:239:239))
        (PORT datac (430:430:430) (497:497:497))
        (PORT datad (212:212:212) (246:246:246))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (121:121:121) (140:140:140))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (332:332:332))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (208:208:208) (242:242:242))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (361:361:361))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (207:207:207) (241:241:241))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (802:802:802))
        (PORT datac (540:540:540) (614:614:614))
        (PORT datad (211:211:211) (245:245:245))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1119:1119:1119))
        (PORT datab (592:592:592) (679:679:679))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1283:1283:1283))
        (PORT datab (282:282:282) (322:322:322))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (331:331:331))
        (PORT datab (963:963:963) (1128:1128:1128))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (1045:1045:1045))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (830:830:830) (965:965:965))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (995:995:995) (1160:1160:1160))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (916:916:916))
        (PORT datab (207:207:207) (246:246:246))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (955:955:955))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (171:171:171) (210:210:210))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (500:500:500))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (399:399:399))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (552:552:552))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1423:1423:1423) (1464:1464:1464))
        (PORT asdata (879:879:879) (971:971:971))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1224:1224:1224))
        (PORT asdata (365:365:365) (411:411:411))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (603:603:603))
        (PORT datad (609:609:609) (697:697:697))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1465:1465:1465))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (814:814:814) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (924:924:924) (1045:1045:1045))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (959:959:959) (1124:1124:1124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (818:818:818))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|b8_d\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (147:147:147) (198:198:198))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (383:383:383))
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (398:398:398))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (381:381:381))
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (400:400:400))
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (414:414:414))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (423:423:423))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (402:402:402))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (422:422:422))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (532:532:532))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (395:395:395))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (415:415:415))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (546:546:546))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (522:522:522))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (445:445:445) (509:509:509))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (436:436:436))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (517:517:517))
        (PORT datab (184:184:184) (221:221:221))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (532:532:532))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (526:526:526))
        (PORT datab (184:184:184) (220:220:220))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (255:255:255))
        (PORT datab (361:361:361) (428:428:428))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (PORT datab (454:454:454) (528:528:528))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (PORT datab (444:444:444) (520:520:520))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (PORT datab (362:362:362) (422:422:422))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (254:254:254))
        (PORT datad (345:345:345) (399:399:399))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (412:412:412))
        (PORT datac (437:437:437) (515:515:515))
        (PORT datad (623:623:623) (704:704:704))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (397:397:397))
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (329:329:329) (391:391:391))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (277:277:277))
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (328:328:328) (390:390:390))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (278:278:278))
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (239:239:239))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (218:218:218))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (233:233:233))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (211:211:211))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (237:237:237))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (406:406:406))
        (PORT datab (349:349:349) (407:407:407))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (409:409:409))
        (PORT datab (346:346:346) (398:398:398))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (416:416:416))
        (PORT datab (343:343:343) (396:396:396))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (396:396:396))
        (PORT datab (342:342:342) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (394:394:394))
        (PORT datab (427:427:427) (488:488:488))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (422:422:422))
        (PORT datab (474:474:474) (536:536:536))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (421:421:421))
        (PORT datab (334:334:334) (387:387:387))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (421:421:421))
        (PORT datab (443:443:443) (508:508:508))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datab (441:441:441) (505:505:505))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (420:420:420))
        (PORT datad (429:429:429) (483:483:483))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (632:632:632))
        (PORT datac (633:633:633) (740:740:740))
        (PORT datad (322:322:322) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[9\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (767:767:767))
        (PORT datab (561:561:561) (631:631:631))
        (PORT datac (326:326:326) (371:371:371))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (393:393:393))
        (PORT datab (654:654:654) (769:769:769))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (623:623:623) (727:727:727))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (766:766:766))
        (PORT datab (561:561:561) (632:632:632))
        (PORT datac (513:513:513) (608:608:608))
        (PORT datad (334:334:334) (385:385:385))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[10\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (762:762:762))
        (PORT datab (109:109:109) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[19\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (573:573:573) (653:653:653))
        (PORT datac (97:97:97) (123:123:123))
        (PORT datad (166:166:166) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[18\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (395:395:395))
        (PORT datab (572:572:572) (651:651:651))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (393:393:393))
        (PORT datab (655:655:655) (770:770:770))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (635:635:635))
        (PORT datab (114:114:114) (142:142:142))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (630:630:630) (736:736:736))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[20\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (630:630:630))
        (PORT datab (105:105:105) (136:136:136))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (620:620:620))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[29\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (638:638:638))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[28\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (632:632:632))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (174:174:174) (205:205:205))
        (PORT datad (279:279:279) (316:316:316))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[27\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (584:584:584) (658:658:658))
        (PORT datac (320:320:320) (370:370:370))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (768:768:768))
        (PORT datab (348:348:348) (408:408:408))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (632:632:632))
        (PORT datab (178:178:178) (219:219:219))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (627:627:627) (732:732:732))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (606:606:606))
        (PORT datab (193:193:193) (233:233:233))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[30\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (638:638:638))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (92:92:92) (116:116:116))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (227:227:227))
        (PORT datab (642:642:642) (768:768:768))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[39\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (580:580:580) (662:662:662))
        (PORT datac (181:181:181) (220:220:220))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[38\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (581:581:581) (663:663:663))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (113:113:113) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[37\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (520:520:520))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (166:166:166) (201:201:201))
        (PORT datad (111:111:111) (132:132:132))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[36\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (553:553:553))
        (PORT datab (192:192:192) (232:232:232))
        (PORT datac (179:179:179) (212:212:212))
        (PORT datad (432:432:432) (495:495:495))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (648:648:648))
        (PORT datab (352:352:352) (414:414:414))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (221:221:221))
        (PORT datab (623:623:623) (727:727:727))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (245:245:245))
        (PORT datab (514:514:514) (602:602:602))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (728:728:728))
        (PORT datab (201:201:201) (238:238:238))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[40\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (550:550:550))
        (PORT datab (188:188:188) (227:227:227))
        (PORT datac (177:177:177) (210:210:210))
        (PORT datad (283:283:283) (320:320:320))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (629:629:629))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[49\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (801:801:801))
        (PORT datab (174:174:174) (214:214:214))
        (PORT datac (195:195:195) (234:234:234))
        (PORT datad (327:327:327) (377:377:377))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[48\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (800:800:800))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (196:196:196) (235:235:235))
        (PORT datad (300:300:300) (340:340:340))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[47\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (354:354:354))
        (PORT datab (527:527:527) (606:606:606))
        (PORT datac (196:196:196) (235:235:235))
        (PORT datad (165:165:165) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[46\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (631:631:631))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (111:111:111) (137:137:137))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[45\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (631:631:631))
        (PORT datab (350:350:350) (412:412:412))
        (PORT datac (111:111:111) (137:137:137))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (587:587:587))
        (PORT datab (517:517:517) (618:618:618))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (594:594:594))
        (PORT datab (204:204:204) (241:241:241))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (221:221:221))
        (PORT datab (645:645:645) (754:754:754))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (601:601:601))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (491:491:491) (576:576:576))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (626:626:626))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[50\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (633:633:633))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (239:239:239))
        (PORT datab (503:503:503) (593:593:593))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[59\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (514:514:514) (599:599:599))
        (PORT datad (119:119:119) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[58\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (525:525:525) (614:614:614))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[57\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (623:623:623))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (391:391:391))
        (PORT datab (512:512:512) (607:607:607))
        (PORT datac (310:310:310) (355:355:355))
        (PORT datad (352:352:352) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[55\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (401:401:401))
        (PORT datab (512:512:512) (606:606:606))
        (PORT datac (321:321:321) (381:381:381))
        (PORT datad (353:353:353) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (589:589:589))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (514:514:514) (599:599:599))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (443:443:443))
        (PORT datab (512:512:512) (595:595:595))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (397:397:397))
        (PORT datab (339:339:339) (408:408:408))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (326:326:326) (392:392:392))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (442:442:442))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (407:407:407))
        (PORT datab (557:557:557) (647:647:647))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (384:384:384))
        (PORT datab (484:484:484) (566:566:566))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (433:433:433))
        (PORT datab (360:360:360) (423:423:423))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[60\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (237:237:237))
        (PORT datab (524:524:524) (613:613:613))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (120:120:120) (143:143:143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (567:567:567))
        (PORT datab (350:350:350) (409:409:409))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (178:178:178))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[70\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (342:342:342) (393:393:393))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[69\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (400:400:400))
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[68\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (134:134:134) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (334:334:334) (383:383:383))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[66\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (132:132:132) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[65\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (132:132:132) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[64\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (513:513:513))
        (PORT datac (263:263:263) (300:300:300))
        (PORT datad (289:289:289) (325:325:325))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[63\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (597:597:597))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (134:134:134) (158:158:158))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (688:688:688))
        (PORT datab (339:339:339) (415:415:415))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (227:227:227))
        (PORT datab (321:321:321) (381:381:381))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (337:337:337))
        (PORT datab (336:336:336) (404:404:404))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (806:806:806))
        (PORT datab (181:181:181) (222:222:222))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (401:401:401))
        (PORT datab (201:201:201) (237:237:237))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (781:781:781))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (748:748:748))
        (PORT datab (207:207:207) (246:246:246))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (356:356:356) (426:426:426))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (338:338:338))
        (PORT datab (343:343:343) (399:399:399))
        (PORT datac (294:294:294) (330:330:330))
        (PORT datad (212:212:212) (249:249:249))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[79\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (295:295:295))
        (PORT datad (215:215:215) (254:254:254))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[78\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (219:219:219))
        (PORT datac (274:274:274) (310:310:310))
        (PORT datad (216:216:216) (255:255:255))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[77\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (122:122:122) (146:146:146))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[76\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (347:347:347))
        (PORT datac (174:174:174) (211:211:211))
        (PORT datad (216:216:216) (254:254:254))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[75\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (225:225:225))
        (PORT datac (126:126:126) (152:152:152))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[74\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (254:254:254) (291:291:291))
        (PORT datad (315:315:315) (358:358:358))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[73\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (331:331:331))
        (PORT datac (259:259:259) (296:296:296))
        (PORT datad (313:313:313) (357:357:357))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[72\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (126:126:126) (152:152:152))
        (PORT datad (588:588:588) (663:663:663))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (739:739:739))
        (PORT datab (346:346:346) (420:420:420))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (222:222:222))
        (PORT datab (343:343:343) (413:413:413))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (621:621:621) (728:728:728))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (934:934:934))
        (PORT datab (185:185:185) (219:219:219))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (643:643:643))
        (PORT datab (204:204:204) (242:242:242))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (415:415:415))
        (PORT datab (204:204:204) (243:243:243))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (418:418:418))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (101:101:101) (132:132:132))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (344:344:344))
        (PORT datab (351:351:351) (416:416:416))
        (PORT datac (350:350:350) (406:406:406))
        (PORT datad (356:356:356) (410:410:410))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[88\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (165:165:165))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[87\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (408:408:408))
        (PORT datac (303:303:303) (354:354:354))
        (PORT datad (356:356:356) (410:410:410))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[86\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (123:123:123) (143:143:143))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[85\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (331:331:331))
        (PORT datac (319:319:319) (372:372:372))
        (PORT datad (356:356:356) (409:409:409))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[84\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datad (197:197:197) (229:229:229))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[83\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (203:203:203) (234:234:234))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[82\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (341:341:341))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (198:198:198) (229:229:229))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[81\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (672:672:672))
        (PORT datac (368:368:368) (420:420:420))
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (523:523:523))
        (PORT datab (601:601:601) (712:712:712))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (487:487:487) (577:577:577))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (392:392:392))
        (PORT datab (493:493:493) (588:588:588))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (578:578:578))
        (PORT datab (279:279:279) (326:326:326))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (723:723:723))
        (PORT datab (336:336:336) (394:394:394))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (588:588:588))
        (PORT datab (116:116:116) (144:144:144))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (788:788:788))
        (PORT datab (182:182:182) (222:222:222))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (825:825:825))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (331:331:331) (388:388:388))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (386:386:386))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datac (526:526:526) (602:602:602))
        (PORT datad (203:203:203) (235:235:235))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[97\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (126:126:126) (147:147:147))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[96\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (258:258:258))
        (PORT datac (305:305:305) (348:348:348))
        (PORT datad (161:161:161) (190:190:190))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[95\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (176:176:176) (204:204:204))
        (PORT datad (120:120:120) (141:141:141))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[94\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (321:321:321) (372:372:372))
        (PORT datad (127:127:127) (148:148:148))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[93\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (344:344:344))
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (204:204:204) (235:235:235))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[92\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datac (439:439:439) (500:500:500))
        (PORT datad (208:208:208) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[91\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (374:374:374) (436:436:436))
        (PORT datad (327:327:327) (378:378:378))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[90\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (504:504:504))
        (PORT datac (376:376:376) (438:438:438))
        (PORT datad (436:436:436) (496:496:496))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (879:879:879))
        (PORT datab (349:349:349) (414:414:414))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (962:962:962))
        (PORT datab (349:349:349) (404:404:404))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (358:358:358) (430:430:430))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (939:939:939))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (504:504:504) (604:604:604))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (512:512:512) (606:606:606))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (921:921:921))
        (PORT datab (172:172:172) (210:210:210))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (623:623:623))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (172:172:172) (208:208:208))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (360:360:360) (428:428:428))
        (PORT datac (373:373:373) (435:435:435))
        (PORT datad (463:463:463) (533:533:533))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (440:440:440))
        (PORT datac (337:337:337) (390:390:390))
        (PORT datad (361:361:361) (420:420:420))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (404:404:404))
        (PORT datac (330:330:330) (385:385:385))
        (PORT datad (359:359:359) (418:418:418))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (437:437:437))
        (PORT datac (326:326:326) (381:381:381))
        (PORT datad (360:360:360) (418:418:418))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (218:218:218))
        (PORT datac (320:320:320) (369:369:369))
        (PORT datad (360:360:360) (419:419:419))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (331:331:331) (388:388:388))
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (518:518:518))
        (PORT datac (534:534:534) (601:601:601))
        (PORT datad (463:463:463) (533:533:533))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (504:504:504))
        (PORT datab (514:514:514) (612:612:612))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (652:652:652) (782:782:782))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (767:767:767))
        (PORT datab (188:188:188) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (518:518:518) (614:614:614))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (415:415:415))
        (PORT datab (529:529:529) (627:627:627))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (600:600:600))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (521:521:521) (627:627:627))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (637:637:637))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (412:412:412))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (447:447:447))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (619:619:619))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (743:743:743))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (625:625:625))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (637:637:637))
        (PORT datac (335:335:335) (387:387:387))
        (PORT datad (392:392:392) (477:477:477))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (438:438:438))
        (PORT datac (349:349:349) (398:398:398))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (671:671:671))
        (PORT datac (113:113:113) (133:133:133))
        (PORT datad (607:607:607) (702:702:702))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (770:770:770) (898:898:898))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (392:392:392))
        (PORT datab (529:529:529) (637:637:637))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (507:507:507))
        (PORT datab (326:326:326) (384:384:384))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (497:497:497) (590:590:590))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_2_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (478:478:478) (557:557:557))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (680:680:680))
        (PORT datab (325:325:325) (384:384:384))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[18\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (391:391:391))
        (PORT datab (478:478:478) (558:558:558))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (743:743:743))
        (PORT datab (328:328:328) (387:387:387))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (405:405:405) (499:499:499))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (612:612:612))
        (PORT datab (116:116:116) (144:144:144))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (148:148:148))
        (PORT datab (526:526:526) (622:622:622))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_3_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (235:235:235))
        (PORT datab (578:578:578) (659:659:659))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (656:656:656))
        (PORT datab (196:196:196) (231:231:231))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (176:176:176) (201:201:201))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (477:477:477) (545:545:545))
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (654:654:654))
        (PORT datab (330:330:330) (390:390:390))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (525:525:525))
        (PORT datab (511:511:511) (612:612:612))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (220:220:220))
        (PORT datab (545:545:545) (659:659:659))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (616:616:616))
        (PORT datab (191:191:191) (229:229:229))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (519:519:519) (612:612:612))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (737:737:737))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[40\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (650:650:650))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[39\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (140:140:140))
        (PORT datab (572:572:572) (659:659:659))
        (PORT datac (112:112:112) (137:137:137))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[38\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (650:650:650))
        (PORT datab (190:190:190) (227:227:227))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[37\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (669:669:669))
        (PORT datab (291:291:291) (335:335:335))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (178:178:178) (201:201:201))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[36\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (670:670:670))
        (PORT datab (461:461:461) (536:536:536))
        (PORT datac (161:161:161) (191:191:191))
        (PORT datad (178:178:178) (201:201:201))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (524:524:524))
        (PORT datab (513:513:513) (608:608:608))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (537:537:537) (646:646:646))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (635:635:635))
        (PORT datab (106:106:106) (136:136:136))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (507:507:507) (596:596:596))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (527:527:527) (624:624:624))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (606:606:606))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[50\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (653:653:653))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (287:287:287) (326:326:326))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[49\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (654:654:654))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (288:288:288) (327:327:327))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[48\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (362:362:362))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datac (159:159:159) (187:187:187))
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[47\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (359:359:359))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[46\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (229:229:229) (273:273:273))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[45\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (234:234:234) (279:279:279))
        (PORT datac (109:109:109) (134:134:134))
        (PORT datad (439:439:439) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (773:773:773))
        (PORT datab (437:437:437) (506:506:506))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (645:645:645))
        (PORT datab (195:195:195) (230:230:230))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (583:583:583))
        (PORT datab (184:184:184) (216:216:216))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (505:505:505) (594:594:594))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (643:643:643) (760:760:760))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (526:526:526) (623:623:623))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (617:617:617))
        (PORT datab (109:109:109) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[59\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (171:171:171))
        (PORT datab (659:659:659) (770:770:770))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[60\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (951:951:951))
        (PORT datab (105:105:105) (136:136:136))
        (PORT datac (119:119:119) (148:148:148))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[58\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (660:660:660) (771:771:771))
        (PORT datac (119:119:119) (147:147:147))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[57\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (398:398:398))
        (PORT datab (854:854:854) (992:992:992))
        (PORT datac (350:350:350) (396:396:396))
        (PORT datad (318:318:318) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[56\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (396:396:396))
        (PORT datab (856:856:856) (994:994:994))
        (PORT datac (346:346:346) (390:390:390))
        (PORT datad (323:323:323) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[55\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (402:402:402))
        (PORT datab (854:854:854) (992:992:992))
        (PORT datac (351:351:351) (397:397:397))
        (PORT datad (331:331:331) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[54\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (951:951:951))
        (PORT datab (440:440:440) (509:509:509))
        (PORT datac (119:119:119) (147:147:147))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (707:707:707))
        (PORT datab (833:833:833) (972:972:972))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (858:858:858))
        (PORT datab (323:323:323) (371:371:371))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (804:804:804))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (686:686:686) (805:805:805))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (828:828:828))
        (PORT datab (115:115:115) (143:143:143))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (403:403:403))
        (PORT datab (671:671:671) (783:783:783))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (386:386:386))
        (PORT datab (693:693:693) (820:820:820))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (980:980:980))
        (PORT datab (332:332:332) (384:384:384))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_7_result_int\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datac (131:131:131) (160:160:160))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[70\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (256:256:256))
        (PORT datad (328:328:328) (377:377:377))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[69\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (391:391:391))
        (PORT datac (213:213:213) (250:250:250))
        (PORT datad (169:169:169) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[68\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (403:403:403))
        (PORT datac (125:125:125) (152:152:152))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[67\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (214:214:214) (251:251:251))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[66\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datac (130:130:130) (159:159:159))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[65\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (131:131:131) (160:160:160))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[64\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (392:392:392))
        (PORT datac (213:213:213) (251:251:251))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[63\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (697:697:697))
        (PORT datac (213:213:213) (251:251:251))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (975:975:975))
        (PORT datab (611:611:611) (694:694:694))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (876:876:876))
        (PORT datab (116:116:116) (145:145:145))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (924:924:924) (1075:1075:1075))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (776:776:776))
        (PORT datab (174:174:174) (209:209:209))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (687:687:687) (810:810:810))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (757:757:757))
        (PORT datab (106:106:106) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (814:814:814))
        (PORT datab (199:199:199) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (793:793:793) (917:917:917))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (320:320:320) (365:365:365))
        (PORT datac (272:272:272) (305:305:305))
        (PORT datad (206:206:206) (238:238:238))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[79\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (261:261:261))
        (PORT datad (158:158:158) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[78\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (363:363:363))
        (PORT datac (163:163:163) (193:193:193))
        (PORT datad (203:203:203) (235:235:235))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[77\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (116:116:116) (137:137:137))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[76\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datac (273:273:273) (316:316:316))
        (PORT datad (203:203:203) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[75\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (362:362:362))
        (PORT datac (282:282:282) (318:318:318))
        (PORT datad (318:318:318) (360:360:360))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[74\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (329:329:329))
        (PORT datac (269:269:269) (302:302:302))
        (PORT datad (319:319:319) (360:360:360))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[73\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (319:319:319))
        (PORT datac (273:273:273) (307:307:307))
        (PORT datad (318:318:318) (359:359:359))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[72\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (509:509:509))
        (PORT datab (457:457:457) (522:522:522))
        (PORT datad (347:347:347) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (954:954:954))
        (PORT datab (599:599:599) (681:681:681))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (430:430:430))
        (PORT datab (799:799:799) (933:933:933))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (332:332:332))
        (PORT datab (798:798:798) (930:930:930))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (333:333:333))
        (PORT datab (796:796:796) (914:914:914))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (352:352:352))
        (PORT datab (790:790:790) (921:921:921))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (967:967:967))
        (PORT datab (106:106:106) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (234:234:234))
        (PORT datab (793:793:793) (920:920:920))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (797:797:797) (921:921:921))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (412:412:412))
        (PORT datab (134:134:134) (171:171:171))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (793:793:793) (902:902:902))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (198:198:198) (230:230:230))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[88\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (368:368:368))
        (PORT datab (286:286:286) (331:331:331))
        (PORT datac (224:224:224) (269:269:269))
        (PORT datad (264:264:264) (299:299:299))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[87\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (349:349:349))
        (PORT datac (223:223:223) (268:268:268))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[86\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (117:117:117) (138:138:138))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[85\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (284:284:284))
        (PORT datac (159:159:159) (188:188:188))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[84\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (299:299:299) (338:338:338))
        (PORT datad (263:263:263) (291:291:291))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[83\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (224:224:224) (269:269:269))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[82\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (343:343:343) (394:394:394))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[81\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (531:531:531))
        (PORT datac (342:342:342) (393:393:393))
        (PORT datad (600:600:600) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (944:944:944))
        (PORT datab (734:734:734) (829:829:829))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (902:902:902))
        (PORT datab (348:348:348) (403:403:403))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (408:408:408))
        (PORT datab (918:918:918) (1063:1063:1063))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (930:930:930))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (237:237:237))
        (PORT datab (794:794:794) (925:925:925))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (141:141:141))
        (PORT datab (899:899:899) (1031:1031:1031))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (241:241:241))
        (PORT datab (782:782:782) (910:910:910))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1142:1142:1142))
        (PORT datab (103:103:103) (131:131:131))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (225:225:225))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (431:431:431))
        (PORT datab (558:558:558) (631:631:631))
        (PORT datac (374:374:374) (432:432:432))
        (PORT datad (325:325:325) (377:377:377))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[97\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (423:423:423))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[96\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (405:405:405))
        (PORT datac (376:376:376) (433:433:433))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[95\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (122:122:122) (141:141:141))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[94\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (413:413:413))
        (PORT datac (374:374:374) (431:431:431))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[93\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (123:123:123) (142:142:142))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[92\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datac (421:421:421) (478:478:478))
        (PORT datad (368:368:368) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[91\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (369:369:369) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[90\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (644:644:644))
        (PORT datac (431:431:431) (495:495:495))
        (PORT datad (369:369:369) (427:427:427))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (626:626:626))
        (PORT datab (974:974:974) (1129:1129:1129))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (985:985:985) (1151:1151:1151))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (1066:1066:1066) (1233:1233:1233))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1084:1084:1084))
        (PORT datab (184:184:184) (216:216:216))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1098:1098:1098))
        (PORT datab (352:352:352) (416:416:416))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1109:1109:1109))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1066:1066:1066))
        (PORT datab (353:353:353) (410:410:410))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (954:954:954) (1096:1096:1096))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (119:119:119) (136:136:136))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (401:401:401))
        (PORT datab (445:445:445) (513:513:513))
        (PORT datac (211:211:211) (249:249:249))
        (PORT datad (367:367:367) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (550:550:550))
        (PORT datac (308:308:308) (348:348:348))
        (PORT datad (281:281:281) (320:320:320))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (507:507:507))
        (PORT datac (283:283:283) (330:330:330))
        (PORT datad (300:300:300) (334:334:334))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (231:231:231))
        (PORT datac (262:262:262) (298:298:298))
        (PORT datad (300:300:300) (334:334:334))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (209:209:209) (247:247:247))
        (PORT datad (161:161:161) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (210:210:210) (249:249:249))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (338:338:338))
        (PORT datab (444:444:444) (506:506:506))
        (PORT datac (206:206:206) (244:244:244))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (532:532:532))
        (PORT datab (990:990:990) (1148:1148:1148))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (980:980:980))
        (PORT datab (202:202:202) (238:238:238))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (228:228:228))
        (PORT datab (977:977:977) (1133:1133:1133))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (963:963:963))
        (PORT datab (200:200:200) (238:238:238))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (987:987:987))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (817:817:817) (943:943:943))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (969:969:969))
        (PORT datab (300:300:300) (350:350:350))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1092:1092:1092))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (332:332:332))
        (PORT datab (191:191:191) (230:230:230))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (618:618:618))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (616:616:616))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (736:736:736))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (807:807:807))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (349:349:349))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (160:160:160) (189:189:189))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (928:928:928))
        (PORT datab (870:870:870) (1029:1029:1029))
        (PORT datac (740:740:740) (845:845:845))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (737:737:737))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (219:219:219) (281:281:281))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (310:310:310))
        (PORT datab (173:173:173) (207:207:207))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (373:373:373) (416:416:416))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (928:928:928))
        (PORT datab (871:871:871) (1031:1031:1031))
        (PORT datac (738:738:738) (843:843:843))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (927:927:927))
        (PORT datab (871:871:871) (1030:1030:1030))
        (PORT datad (610:610:610) (696:696:696))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[103\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (214:214:214))
        (PORT datac (303:303:303) (343:343:343))
        (PORT datad (262:262:262) (296:296:296))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[102\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (136:136:136))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[101\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (257:257:257) (288:288:288))
        (PORT datad (302:302:302) (342:342:342))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[100\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datac (261:261:261) (295:295:295))
        (PORT datad (302:302:302) (342:342:342))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[99\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (777:777:777))
        (PORT datac (408:408:408) (464:464:464))
        (PORT datad (427:427:427) (478:478:478))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1154:1154:1154))
        (PORT datab (502:502:502) (580:580:580))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (373:373:373))
        (PORT datab (712:712:712) (842:842:842))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (698:698:698) (817:817:817))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (216:216:216))
        (PORT datab (727:727:727) (860:860:860))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (336:336:336))
        (PORT datab (981:981:981) (1145:1145:1145))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1221:1221:1221))
        (PORT datab (107:107:107) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (229:229:229) (269:269:269))
        (PORT datac (300:300:300) (337:337:337))
        (PORT datad (171:171:171) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[106\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datac (302:302:302) (343:343:343))
        (PORT datad (262:262:262) (295:295:295))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[105\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (354:354:354))
        (PORT datac (302:302:302) (343:343:343))
        (PORT datad (265:265:265) (300:300:300))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[104\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (119:119:119) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1335:1335:1335))
        (PORT datab (303:303:303) (351:351:351))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (690:690:690) (806:806:806))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (223:223:223))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (123:123:123) (143:143:143))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (333:333:333))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (124:124:124) (143:143:143))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (343:343:343))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (337:337:337))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (286:286:286) (324:324:324))
        (PORT datad (321:321:321) (361:361:361))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (355:355:355))
        (PORT datac (615:615:615) (710:710:710))
        (PORT datad (318:318:318) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (810:810:810))
        (PORT datab (753:753:753) (897:897:897))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (264:264:264))
        (PORT datab (947:947:947) (1120:1120:1120))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (259:259:259))
        (PORT datab (820:820:820) (954:954:954))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (861:861:861))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (995:995:995) (1156:1156:1156))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (838:838:838) (977:977:977))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1339:1339:1339))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (372:372:372))
        (PORT datab (279:279:279) (326:326:326))
        (PORT datac (293:293:293) (330:330:330))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (123:123:123) (143:143:143))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (269:269:269) (305:305:305))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1109:1109:1109))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (169:169:169) (206:206:206))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (359:359:359))
        (PORT datac (322:322:322) (365:365:365))
        (PORT datad (334:334:334) (377:377:377))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (363:363:363))
        (PORT datac (293:293:293) (331:331:331))
        (PORT datad (334:334:334) (377:377:377))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (119:119:119) (138:138:138))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (184:184:184) (219:219:219))
        (PORT datad (223:223:223) (259:259:259))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (223:223:223) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (746:746:746) (870:870:870))
        (PORT datac (197:197:197) (235:235:235))
        (PORT datad (223:223:223) (259:259:259))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (801:801:801))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (323:323:323))
        (PORT datab (580:580:580) (704:704:704))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (345:345:345))
        (PORT datab (843:843:843) (979:979:979))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (809:809:809))
        (PORT datab (292:292:292) (339:339:339))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (826:826:826))
        (PORT datab (338:338:338) (391:391:391))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (389:389:389))
        (PORT datab (981:981:981) (1140:1140:1140))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (767:767:767))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (827:827:827) (968:968:968))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (499:499:499))
        (PORT datab (348:348:348) (395:395:395))
        (PORT datac (303:303:303) (345:345:345))
        (PORT datad (334:334:334) (376:376:376))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (312:312:312) (355:355:355))
        (PORT datad (334:334:334) (377:377:377))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (132:132:132))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (118:118:118) (136:136:136))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (424:424:424))
        (PORT datab (320:320:320) (376:376:376))
        (PORT datac (339:339:339) (384:384:384))
        (PORT datad (222:222:222) (259:259:259))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (121:121:121) (139:139:139))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datac (323:323:323) (368:368:368))
        (PORT datad (220:220:220) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (351:351:351) (405:405:405))
        (PORT datad (220:220:220) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (210:210:210))
        (PORT datac (267:267:267) (304:304:304))
        (PORT datad (220:220:220) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (317:317:317))
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (220:220:220) (257:257:257))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (275:275:275) (315:315:315))
        (PORT datad (311:311:311) (353:353:353))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (818:818:818))
        (PORT datad (222:222:222) (260:260:260))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (818:818:818))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1098:1098:1098))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (330:330:330))
        (PORT datab (804:804:804) (939:939:939))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (768:768:768) (890:890:890))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (936:936:936))
        (PORT datab (102:102:102) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (974:974:974) (1130:1130:1130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1055:1055:1055))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (680:680:680) (802:802:802))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div2\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (121:121:121) (141:141:141))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (523:523:523))
        (PORT datab (325:325:325) (374:374:374))
        (PORT datac (270:270:270) (307:307:307))
        (PORT datad (213:213:213) (249:249:249))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (273:273:273))
        (PORT datac (284:284:284) (321:321:321))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (125:125:125) (146:146:146))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (126:126:126) (147:147:147))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (389:389:389))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (206:206:206) (241:241:241))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (358:358:358))
        (PORT datac (160:160:160) (193:193:193))
        (PORT datad (212:212:212) (248:248:248))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[109\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (209:209:209))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (200:200:200) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (630:630:630))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (201:201:201) (232:232:232))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (840:840:840))
        (PORT datab (1004:1004:1004) (1166:1166:1166))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1031:1031:1031))
        (PORT datab (315:315:315) (361:361:361))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (382:382:382))
        (PORT datab (840:840:840) (976:976:976))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (936:936:936))
        (PORT datab (106:106:106) (137:137:137))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (944:944:944) (1090:1090:1090))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (232:232:232))
        (PORT datab (816:816:816) (947:947:947))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (831:831:831) (969:969:969))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (970:970:970))
        (PORT datab (104:104:104) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (392:392:392))
        (PORT datab (355:355:355) (410:410:410))
        (PORT datac (343:343:343) (391:391:391))
        (PORT datad (369:369:369) (425:425:425))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datac (305:305:305) (351:351:351))
        (PORT datad (364:364:364) (419:419:419))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (392:392:392))
        (PORT datac (350:350:350) (400:400:400))
        (PORT datad (337:337:337) (386:386:386))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (382:382:382))
        (PORT datac (336:336:336) (397:397:397))
        (PORT datad (370:370:370) (426:426:426))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[120\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (292:292:292) (327:327:327))
        (PORT datad (262:262:262) (299:299:299))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (272:272:272) (307:307:307))
        (PORT datad (314:314:314) (354:354:354))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (510:510:510))
        (PORT datac (476:476:476) (544:544:544))
        (PORT datad (518:518:518) (576:576:576))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (951:951:951))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (356:356:356))
        (PORT datab (678:678:678) (805:805:805))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (932:932:932))
        (PORT datab (333:333:333) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (936:936:936))
        (PORT datab (344:344:344) (395:395:395))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (411:411:411))
        (PORT datab (802:802:802) (933:933:933))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1445:1445:1445))
        (PORT datab (345:345:345) (403:403:403))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (932:932:932))
        (PORT datab (108:108:108) (138:138:138))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (810:810:810) (945:945:945))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (446:446:446))
        (PORT datab (351:351:351) (413:413:413))
        (PORT datac (320:320:320) (363:363:363))
        (PORT datad (213:213:213) (248:248:248))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (191:191:191) (220:220:220))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[132\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (117:117:117) (138:138:138))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (431:431:431))
        (PORT datac (260:260:260) (298:298:298))
        (PORT datad (213:213:213) (249:249:249))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (396:396:396))
        (PORT datac (267:267:267) (307:307:307))
        (PORT datad (214:214:214) (250:250:250))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datac (327:327:327) (370:370:370))
        (PORT datad (339:339:339) (381:381:381))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (426:426:426))
        (PORT datac (176:176:176) (212:212:212))
        (PORT datad (214:214:214) (249:249:249))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (113:113:113) (142:142:142))
        (PORT datac (303:303:303) (346:346:346))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (895:895:895))
        (PORT datad (311:311:311) (356:356:356))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (808:808:808))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (967:967:967))
        (PORT datab (280:280:280) (321:321:321))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (734:734:734))
        (PORT datab (272:272:272) (315:315:315))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (677:677:677) (793:793:793))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (910:910:910))
        (PORT datab (352:352:352) (414:414:414))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (806:806:806))
        (PORT datab (102:102:102) (131:131:131))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (790:790:790) (925:925:925))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1274:1274:1274))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (280:280:280) (329:329:329))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div0\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|max_channel\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (604:604:604))
        (PORT datad (608:608:608) (697:697:697))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1465:1465:1465))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|max_channel_d\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1225:1225:1225))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[113\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (192:192:192) (218:218:218))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[112\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (525:525:525))
        (PORT datac (266:266:266) (302:302:302))
        (PORT datad (310:310:310) (353:353:353))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[111\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (117:117:117) (138:138:138))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[110\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datac (222:222:222) (263:263:263))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[109\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (228:228:228))
        (PORT datac (215:215:215) (256:256:256))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[108\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (215:215:215) (256:256:256))
        (PORT datad (421:421:421) (480:480:480))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (767:767:767))
        (PORT datab (463:463:463) (539:539:539))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (245:245:245))
        (PORT datab (408:408:408) (510:510:510))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (632:632:632))
        (PORT datab (181:181:181) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (664:664:664) (777:777:777))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (902:902:902))
        (PORT datab (274:274:274) (317:317:317))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (763:763:763))
        (PORT datab (107:107:107) (138:138:138))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1005:1005:1005))
        (PORT datab (305:305:305) (350:350:350))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (403:403:403))
        (PORT datab (476:476:476) (555:555:555))
        (PORT datac (217:217:217) (258:258:258))
        (PORT datad (435:435:435) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[115\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (256:256:256) (291:291:291))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[114\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (343:343:343))
        (PORT datac (283:283:283) (318:318:318))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (515:515:515) (619:619:619))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (520:520:520))
        (PORT datab (434:434:434) (495:495:495))
        (PORT datac (362:362:362) (419:419:419))
        (PORT datad (438:438:438) (493:493:493))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[124\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (419:419:419))
        (PORT datad (312:312:312) (359:359:359))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[123\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datac (361:361:361) (418:418:418))
        (PORT datad (319:319:319) (371:371:371))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[122\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (190:190:190) (216:216:216))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[121\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (317:317:317))
        (PORT datac (121:121:121) (144:144:144))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[120\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (399:399:399))
        (PORT datac (360:360:360) (418:418:418))
        (PORT datad (315:315:315) (367:367:367))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[119\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (118:118:118) (140:140:140))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[118\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datac (157:157:157) (184:184:184))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[117\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (534:534:534))
        (PORT datac (360:360:360) (417:417:417))
        (PORT datad (317:317:317) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (816:816:816))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (793:793:793) (942:942:942))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (332:332:332))
        (PORT datab (656:656:656) (769:769:769))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1099:1099:1099))
        (PORT datab (343:343:343) (399:399:399))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (903:903:903))
        (PORT datab (108:108:108) (139:139:139))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1291:1291:1291))
        (PORT datab (179:179:179) (218:218:218))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (881:881:881))
        (PORT datab (327:327:327) (383:383:383))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (773:773:773) (905:905:905))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_5\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (218:218:218))
        (PORT datab (210:210:210) (249:249:249))
        (PORT datac (339:339:339) (388:388:388))
        (PORT datad (184:184:184) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[133\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (224:224:224) (266:266:266))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[132\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (334:334:334) (393:393:393))
        (PORT datad (224:224:224) (266:266:266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[131\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (278:278:278) (326:326:326))
        (PORT datad (224:224:224) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[130\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[129\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (213:213:213))
        (PORT datac (513:513:513) (567:567:567))
        (PORT datad (224:224:224) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[128\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (232:232:232))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (227:227:227) (268:268:268))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[127\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (220:220:220))
        (PORT datac (155:155:155) (183:183:183))
        (PORT datad (226:226:226) (268:268:268))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|StageOut\[126\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (916:916:916))
        (PORT datac (187:187:187) (218:218:218))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (795:795:795))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (909:909:909))
        (PORT datab (265:265:265) (305:305:305))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (794:794:794))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1223:1223:1223))
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (669:669:669) (780:780:780))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (1252:1252:1252) (1443:1443:1443))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (891:891:891))
        (PORT datab (102:102:102) (130:130:130))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (804:804:804) (936:936:936))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (373:373:373))
        (PORT datab (101:101:101) (129:129:129))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Div1\|auto_generated\|divider\|divider\|op_6\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (618:618:618) (715:715:715))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (505:505:505))
        (PORT datab (487:487:487) (576:576:576))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1445:1445:1445))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1367:1367:1367))
        (PORT datab (1300:1300:1300) (1534:1534:1534))
        (PORT datad (1163:1163:1163) (1349:1349:1349))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (465:465:465) (526:526:526))
        (PORT datad (463:463:463) (518:518:518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (219:219:219))
        (PORT datab (288:288:288) (339:339:339))
        (PORT datac (185:185:185) (215:215:215))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (1300:1300:1300) (1534:1534:1534))
        (PORT datac (1173:1173:1173) (1307:1307:1307))
        (PORT datad (1162:1162:1162) (1348:1348:1348))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1372:1372:1372) (1589:1589:1589))
        (PORT datad (672:672:672) (780:780:780))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (PORT datab (147:147:147) (199:199:199))
        (PORT datac (635:635:635) (728:728:728))
        (PORT datad (363:363:363) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (218:218:218))
        (PORT datab (287:287:287) (337:337:337))
        (PORT datac (350:350:350) (395:395:395))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1210:1210:1210) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1369:1369:1369))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (655:655:655) (778:778:778))
        (PORT datad (1285:1285:1285) (1507:1507:1507))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (309:309:309))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (519:519:519) (597:597:597))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (310:310:310))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (432:432:432) (483:483:483))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (928:928:928))
        (PORT datab (871:871:871) (1031:1031:1031))
        (PORT datac (738:738:738) (843:843:843))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1223:1223:1223))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1368:1368:1368))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (887:887:887) (1021:1021:1021))
        (PORT datad (1286:1286:1286) (1507:1507:1507))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (413:413:413))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (627:627:627) (708:708:708))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (334:334:334))
        (PORT datab (137:137:137) (173:173:173))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (738:738:738))
        (PORT datab (851:851:851) (997:997:997))
        (PORT datac (691:691:691) (812:812:812))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1386:1386:1386))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (1063:1063:1063) (1186:1186:1186))
        (PORT datad (1283:1283:1283) (1505:1505:1505))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1175:1175:1175))
        (PORT datab (1301:1301:1301) (1535:1535:1535))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (1155:1155:1155) (1339:1339:1339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1167:1167:1167))
        (PORT datab (1299:1299:1299) (1534:1534:1534))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (1167:1167:1167) (1354:1354:1354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (650:650:650))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (733:733:733))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (642:642:642) (735:735:735))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (219:219:219) (281:281:281))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (617:617:617))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (413:413:413))
        (PORT datab (300:300:300) (347:347:347))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (739:739:739))
        (PORT datab (851:851:851) (996:996:996))
        (PORT datac (690:690:690) (812:812:812))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (1301:1301:1301) (1535:1535:1535))
        (PORT datac (1059:1059:1059) (1195:1195:1195))
        (PORT datad (1157:1157:1157) (1341:1341:1341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (582:582:582) (655:655:655))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (647:647:647) (738:738:738))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (412:412:412))
        (PORT datab (135:135:135) (172:172:172))
        (PORT datac (610:610:610) (691:691:691))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (602:602:602))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (324:324:324))
        (PORT datab (135:135:135) (170:170:170))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE U5\|hsv_converter\|h_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (740:740:740))
        (PORT datab (850:850:850) (996:996:996))
        (PORT datac (690:690:690) (812:812:812))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE U5\|hsv_converter\|h_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1209:1209:1209) (1224:1224:1224))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (1301:1301:1301) (1535:1535:1535))
        (PORT datac (1080:1080:1080) (1225:1225:1225))
        (PORT datad (1158:1158:1158) (1342:1342:1342))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1301:1301:1301) (1536:1536:1536))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (1153:1153:1153) (1336:1336:1336))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|temp_value\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1300:1300:1300) (1534:1534:1534))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (1164:1164:1164) (1350:1350:1350))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|temp_value\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1380:1380:1380))
        (PORT datab (1300:1300:1300) (1534:1534:1534))
        (PORT datac (350:350:350) (415:415:415))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1450:1450:1450))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (831:831:831) (950:950:950))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (535:535:535))
        (PORT datab (333:333:333) (389:389:389))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1449:1449:1449))
        (PORT datab (841:841:841) (970:970:970))
        (PORT datac (131:131:131) (180:180:180))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (534:534:534))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (102:102:102) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (953:953:953) (1080:1080:1080))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (536:536:536))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (203:203:203))
        (PORT datac (130:130:130) (179:179:179))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (206:206:206))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (130:130:130) (178:178:178))
        (PORT datad (952:952:952) (1079:1079:1079))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd0\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1449:1449:1449))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (945:945:945) (1084:1084:1084))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1299:1299:1299) (1533:1533:1533))
        (PORT datad (1166:1166:1166) (1352:1352:1352))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (319:319:319) (365:365:365))
        (PORT ena (647:647:647) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (308:308:308) (353:353:353))
        (PORT ena (647:647:647) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (309:309:309) (355:355:355))
        (PORT ena (647:647:647) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1182:1182:1182))
        (PORT asdata (382:382:382) (428:428:428))
        (PORT ena (647:647:647) (704:704:704))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (304:304:304))
        (PORT datab (157:157:157) (215:215:215))
        (PORT datac (144:144:144) (199:199:199))
        (PORT datad (135:135:135) (178:178:178))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (305:305:305))
        (PORT datab (156:156:156) (214:214:214))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (135:135:135) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (306:306:306))
        (PORT datab (155:155:155) (212:212:212))
        (PORT datac (141:141:141) (197:197:197))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (158:158:158) (216:216:216))
        (PORT datad (131:131:131) (170:170:170))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (311:311:311))
        (PORT datab (152:152:152) (207:207:207))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (215:215:215))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (224:224:224))
        (PORT datab (158:158:158) (215:215:215))
        (PORT datad (134:134:134) (177:177:177))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (1301:1301:1301) (1535:1535:1535))
        (PORT datac (211:211:211) (262:262:262))
        (PORT datad (1155:1155:1155) (1340:1340:1340))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (1387:1387:1387) (1610:1610:1610))
        (PORT datac (209:209:209) (263:263:263))
        (PORT datad (671:671:671) (780:780:780))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datad (696:696:696) (805:805:805))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1602:1602:1602))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (960:960:960) (1075:1075:1075))
        (PORT datad (670:670:670) (778:778:778))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1990:1990:1990))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (110:110:110) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (979:979:979) (1100:1100:1100))
        (PORT datac (133:133:133) (181:181:181))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1990:1990:1990))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (112:112:112) (134:134:134))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (966:966:966) (1082:1082:1082))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (141:141:141))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (207:207:207) (260:260:260))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd1\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (126:126:126) (158:158:158))
        (PORT datac (1373:1373:1373) (1590:1590:1590))
        (PORT datad (667:667:667) (774:774:774))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (386:386:386) (438:438:438))
        (PORT ena (955:955:955) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (1143:1143:1143) (1256:1256:1256))
        (PORT ena (955:955:955) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (308:308:308) (355:355:355))
        (PORT ena (955:955:955) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT asdata (375:375:375) (422:422:422))
        (PORT ena (955:955:955) (1054:1054:1054))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (222:222:222))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datac (140:140:140) (190:190:190))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (221:221:221))
        (PORT datab (153:153:153) (207:207:207))
        (PORT datac (139:139:139) (189:189:189))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (219:219:219))
        (PORT datab (154:154:154) (209:209:209))
        (PORT datac (137:137:137) (188:188:188))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (221:221:221))
        (PORT datab (156:156:156) (212:212:212))
        (PORT datad (141:141:141) (186:186:186))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (218:218:218))
        (PORT datab (155:155:155) (211:211:211))
        (PORT datad (138:138:138) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (215:215:215))
        (PORT datab (154:154:154) (209:209:209))
        (PORT datad (142:142:142) (190:190:190))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (208:208:208))
        (PORT datab (154:154:154) (209:209:209))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (673:673:673))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (1146:1146:1146) (1331:1331:1331))
        (PORT datad (859:859:859) (996:996:996))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (417:417:417))
        (PORT datab (1101:1101:1101) (1263:1263:1263))
        (PORT datac (1138:1138:1138) (1318:1318:1318))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (1306:1306:1306) (1508:1508:1508))
        (PORT datad (279:279:279) (321:321:321))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (610:610:610))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (328:328:328) (394:394:394))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (1306:1306:1306) (1507:1507:1507))
        (PORT datad (279:279:279) (320:320:320))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (328:328:328) (395:395:395))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (609:609:609))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (403:403:403) (480:480:480))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1102:1102:1102) (1264:1264:1264))
        (PORT datac (1138:1138:1138) (1318:1318:1318))
        (PORT datad (275:275:275) (316:316:316))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1343:1343:1343))
        (PORT datab (1100:1100:1100) (1262:1262:1262))
        (PORT datac (400:400:400) (476:476:476))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd2\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1425:1425:1425) (1643:1643:1643))
        (PORT datad (272:272:272) (312:312:312))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT asdata (507:507:507) (572:572:572))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT asdata (580:580:580) (654:654:654))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT asdata (393:393:393) (442:442:442))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT asdata (471:471:471) (526:526:526))
        (PORT ena (1251:1251:1251) (1394:1394:1394))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (220:220:220))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (144:144:144) (199:199:199))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (220:220:220))
        (PORT datab (154:154:154) (209:209:209))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (155:155:155) (212:212:212))
        (PORT datac (136:136:136) (191:191:191))
        (PORT datad (137:137:137) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (220:220:220))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (144:144:144) (199:199:199))
        (PORT datad (139:139:139) (182:182:182))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (224:224:224))
        (PORT datab (156:156:156) (212:212:212))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (219:219:219))
        (PORT datab (154:154:154) (211:211:211))
        (PORT datad (146:146:146) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (221:221:221))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datad (145:145:145) (196:196:196))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (221:221:221))
        (PORT datab (878:878:878) (1020:1020:1020))
        (PORT datac (1146:1146:1146) (1330:1330:1330))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (161:161:161))
        (PORT datab (1430:1430:1430) (1648:1648:1648))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (1147:1147:1147) (1332:1332:1332))
        (PORT datad (860:860:860) (996:996:996))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (157:157:157))
        (PORT datab (1427:1427:1427) (1645:1645:1645))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (216:216:216))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (656:656:656) (760:760:760))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (156:156:156))
        (PORT datab (1426:1426:1426) (1644:1644:1644))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (217:217:217))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (1147:1147:1147) (1331:1331:1331))
        (PORT datad (859:859:859) (996:996:996))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (673:673:673) (780:780:780))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|bcd3\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1360:1360:1360))
        (PORT datab (881:881:881) (1023:1023:1023))
        (PORT datac (107:107:107) (137:137:137))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|bcd3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (430:430:430))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (445:445:445))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|digit3\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (445:445:445))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_display\|digit3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1152:1152:1152) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1270:1270:1270) (1424:1424:1424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (162:162:162) (220:220:220))
        (PORT datac (149:149:149) (206:206:206))
        (PORT datad (146:146:146) (195:195:195))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (228:228:228))
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (139:139:139) (194:194:194))
        (PORT datad (138:138:138) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (223:223:223))
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (145:145:145) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (160:160:160) (219:219:219))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (145:145:145) (194:194:194))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (228:228:228))
        (PORT datab (158:158:158) (216:216:216))
        (PORT datac (140:140:140) (196:196:196))
        (PORT datad (138:138:138) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (227:227:227))
        (PORT datab (158:158:158) (216:216:216))
        (PORT datac (143:143:143) (199:199:199))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_display\|u_digit3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (223:223:223))
        (PORT datab (159:159:159) (217:217:217))
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
