
---------- Begin Simulation Statistics ----------
final_tick                                14130271000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233024                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482000                       # Number of bytes of host memory used
host_op_rate                                   409819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.51                       # Real time elapsed on the host
host_tick_rate                              229736837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14332433                       # Number of instructions simulated
sim_ops                                      25206480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014130                       # Number of seconds simulated
sim_ticks                                 14130271000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.826054                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872159                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157440                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2424                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003165                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1722                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5331738                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.353850                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443160                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          213                       # TLB misses on write requests
system.cpu0.numCycles                        28260542                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22928804                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              278                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    278                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4332433                       # Number of instructions committed
system.cpu1.committedOps                      8278549                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.523019                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2136965                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1069168                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        14323                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     599506                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          494                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       12958457                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.153303                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2022722                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          604                       # TLB misses on write requests
system.cpu1.numCycles                        28260542                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             165865      2.00%      2.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6485541     78.34%     80.35% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   216      0.00%     80.35% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  57680      0.70%     81.04% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 8483      0.10%     81.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.03%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  8554      0.10%     81.28% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.28% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 28039      0.34%     81.61% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   444      0.01%     81.62% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 23124      0.28%     81.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                21089      0.25%     82.15% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.15% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.15% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2392      0.03%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              140      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             2246      0.03%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.21% # Class of committed instruction
system.cpu1.op_class_0::MemRead                852835     10.30%     92.51% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               540831      6.53%     99.05% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            47657      0.58%     99.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31235      0.38%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8278549                       # Class of committed instruction
system.cpu1.tickCycles                       15302085                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        62180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        125384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       821203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1642470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            247                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              39769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25635                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36545                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23435                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       188588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       188588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 188588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5685696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5685696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5685696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             63204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   63204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               63204                       # Request fanout histogram
system.membus.reqLayer4.occupancy           244021000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          338798750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429310                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429310                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13803                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13803                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13803                       # number of overall misses
system.cpu0.icache.overall_misses::total        13803                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    395740500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    395740500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    395740500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    395740500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443113                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005650                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005650                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005650                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005650                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28670.615084                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28670.615084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28670.615084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28670.615084                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13787                       # number of writebacks
system.cpu0.icache.writebacks::total            13787                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13803                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13803                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13803                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    381937500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    381937500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    381937500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    381937500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005650                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005650                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005650                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005650                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27670.615084                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27670.615084                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27670.615084                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27670.615084                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13787                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13803                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    395740500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    395740500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005650                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005650                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28670.615084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28670.615084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13803                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    381937500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    381937500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27670.615084                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27670.615084                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999041                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443113                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13803                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.998696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999041                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19558707                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19558707                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861462                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861462                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5862299                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5862299                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233029                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233029                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4184290992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4184290992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4184290992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4184290992                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038231                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038231                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18475.730178                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18475.730178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17956.095559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17956.095559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2391                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.928571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        60240                       # number of writebacks
system.cpu0.dcache.writebacks::total            60240                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8848                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8848                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8848                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3699097000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3699097000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3994588000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3994588000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16997.417600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16997.417600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18044.847992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18044.847992                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2472737500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2472737500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039324                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15165.609725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15165.609725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          425                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2290868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2290868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14086.899843                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14086.899843                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63426                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63426                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1711553492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1711553492                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032665                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26985.045439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26985.045439                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8423                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8423                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1408229000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1408229000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25602.767122                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25602.767122                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          837                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          837                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         6554                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         6554                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.886754                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.886754                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    295491000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    295491000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 78944.963933                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 78944.963933                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998957                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083669                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.481904                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998957                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983994                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983994                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1652007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1652007                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1652007                       # number of overall hits
system.cpu1.icache.overall_hits::total        1652007                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       370556                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        370556                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       370556                       # number of overall misses
system.cpu1.icache.overall_misses::total       370556                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   5585804000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   5585804000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   5585804000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   5585804000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2022563                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2022563                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2022563                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2022563                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.183211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.183211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.183211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.183211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15074.115653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15074.115653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15074.115653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15074.115653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       370539                       # number of writebacks
system.cpu1.icache.writebacks::total           370539                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       370556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       370556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       370556                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       370556                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   5215249000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5215249000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   5215249000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5215249000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.183211                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.183211                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.183211                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.183211                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14074.118352                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14074.118352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14074.118352                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14074.118352                       # average overall mshr miss latency
system.cpu1.icache.replacements                370539                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1652007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1652007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       370556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       370556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   5585804000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   5585804000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2022563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2022563                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.183211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.183211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15074.115653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15074.115653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       370556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       370556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   5215249000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5215249000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.183211                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.183211                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14074.118352                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14074.118352                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999005                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2022562                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           370555                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.458196                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999005                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16551059                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16551059                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1340839                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1340839                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1341787                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1341787                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       262840                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        262840                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       263942                       # number of overall misses
system.cpu1.dcache.overall_misses::total       263942                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6796575500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6796575500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6796575500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6796575500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1603679                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1603679                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1605729                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1605729                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.163898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.163898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.164375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 25858.223634                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25858.223634                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 25750.261421                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25750.261421                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       101172                       # number of writebacks
system.cpu1.dcache.writebacks::total           101172                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        48337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        48337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        48337                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        48337                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       214503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       214503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       215539                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       215539                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5024210500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5024210500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5068097000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5068097000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133757                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133757                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134231                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134231                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23422.565186                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23422.565186                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23513.596147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23513.596147                       # average overall mshr miss latency
system.cpu1.dcache.replacements                215523                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       870418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         870418                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       161258                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161258                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3513668000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3513668000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1031676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1031676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.156307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.156307                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 21789.108137                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21789.108137                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5225                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5225                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       156033                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       156033                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3250495500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3250495500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.151242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.151242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 20832.102824                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20832.102824                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       470421                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        470421                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       101582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       101582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3282907500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3282907500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       572003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       572003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.177590                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.177590                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32317.807289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32317.807289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        43112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        43112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        58470                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        58470                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1773715000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1773715000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102220                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102220                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 30335.471182                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30335.471182                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          948                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          948                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.537561                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.537561                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     43886500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     43886500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 42361.486486                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42361.486486                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1557326                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           215539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.225263                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13061371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13061371                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              204842                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              360557                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              181853                       # number of demand (read+write) hits
system.l2.demand_hits::total                   758063                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10811                       # number of overall hits
system.l2.overall_hits::.cpu0.data             204842                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             360557                       # number of overall hits
system.l2.overall_hits::.cpu1.data             181853                       # number of overall hits
system.l2.overall_hits::total                  758063                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             16528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9998                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             33686                       # number of demand (read+write) misses
system.l2.demand_misses::total                  63204                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2992                       # number of overall misses
system.l2.overall_misses::.cpu0.data            16528                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9998                       # number of overall misses
system.l2.overall_misses::.cpu1.data            33686                       # number of overall misses
system.l2.overall_misses::total                 63204                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    242585000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1357234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    819382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2796903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5216104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    242585000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1357234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    819382000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2796903000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5216104000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          370555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          215539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               821267                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         370555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         215539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              821267                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.216764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.026981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.156287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.216764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.026981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.156287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81077.874332                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82117.255566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81954.590918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83028.646916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82528.067844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81077.874332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82117.255566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81954.590918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83028.646916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82528.067844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25635                       # number of writebacks
system.l2.writebacks::total                     25635                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        16528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        33686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             63204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        16528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        33686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            63204                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    212665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1191954000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    719402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2460043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4584064000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    212665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1191954000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    719402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2460043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4584064000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.216764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.026981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.156287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.216764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.026981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.156287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71077.874332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72117.255566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71954.590918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73028.646916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72528.067844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71077.874332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72117.255566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71954.590918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73028.646916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72528.067844                       # average overall mshr miss latency
system.l2.replacements                          62413                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       161412                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           161412                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       161412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       161412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       384326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           384326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       384326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       384326                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            46820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90068                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23435                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    685961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1214429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1900390500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            113503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.148774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.260718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.206470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83827.630453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79624.246001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81091.977811                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    604131500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1061909000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1666040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.148774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.260718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.206470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73827.630453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69624.246001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71091.977811                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        360557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             371368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12990                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    242585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    819382000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1061967000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       370555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         384358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.216764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.026981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81077.874332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81954.590918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81752.655889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    212665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    719402000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    932067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.216764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.026981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71077.874332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71954.590918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71752.655889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158022                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       138605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            296627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        18434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    671272500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1582474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2253746500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       157039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.050160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.117385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082803                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80440.083883                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85845.394380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84160.965682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        18434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        26779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    587822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1398134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1985956500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.050160                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.117385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70440.083883                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75845.394380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74160.965682                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.214838                       # Cycle average of tags in use
system.l2.tags.total_refs                     1642455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.891120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.636291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       64.525978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      326.106040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      186.736386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      433.210142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.318463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.182360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.423057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998257                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13203189                       # Number of tag accesses
system.l2.tags.data_accesses                 13203189                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        191488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1057792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        639872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2155904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4045056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       191488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       639872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        831360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1640640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1640640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          16528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          33686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               63204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        25635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13551616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         74859994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         45283774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        152573436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             286268820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13551616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     45283774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58835390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116108177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116108177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116108177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13551616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        74859994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        45283774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       152573436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            402376996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     25459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     16117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     33187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000552842250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1549                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1549                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              23926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       63204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25635                       # Number of write requests accepted
system.mem_ctrls.readBursts                     63204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    910                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   176                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2265                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    824370750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  311470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1992383250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13233.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31983.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 63204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.482633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.725694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.620440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13627     52.30%     52.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6388     24.52%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1641      6.30%     83.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          885      3.40%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          839      3.22%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.32%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          281      1.08%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      0.81%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1838      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.177534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.023181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.162520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1043     67.33%     67.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           254     16.40%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           118      7.62%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           48      3.10%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           39      2.52%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      0.84%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           15      0.97%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.26%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.13%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1549                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.842033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1225     79.08%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      1.55%     80.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              276     17.82%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      1.29%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1549                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3986816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1627904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4045056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1640640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       282.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    286.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14130153000                       # Total gap between requests
system.mem_ctrls.avgGap                     159053.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       191488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1031488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       639872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2123968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1627904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13551615.535186834633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72998458.415978014469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 45283774.104544773698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 150313323.785509854555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115206849.182156518102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        16528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        33686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     90013000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    516285500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    309151250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1076933500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 335957828750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30084.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31237.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30921.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31969.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13105435.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             99952860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             53118615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           231978600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           70423020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5534229750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        765620160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7870279965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.980115                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1939148500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11719482500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             86108400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             45760110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           212800560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62352900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1114956960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5287375290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        973497600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7782851820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.792821                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2481782750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    471640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11176848250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            707764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       187047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       384326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          312243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           113503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          113503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        384358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323406                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1111649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       646601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2463737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1765760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18023040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     47430016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     20269504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               87488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62413                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1640640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           883680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000281                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 883432     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    248      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             883680                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1366973000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         323484148                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         555933298                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332269570                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20734440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14130271000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
