	DE10_Pro_QSYS u0 (
		.powerreader_0_power_i2c_export_sda                  (_connected_to_powerreader_0_power_i2c_export_sda_),                  //   inout,    width = 1,                  powerreader_0_power_i2c.export_sda
		.powerreader_0_power_i2c_export_scl                  (_connected_to_powerreader_0_power_i2c_export_scl_),                  //   inout,    width = 1,                                         .export_scl
		.tempreader_0_i2c_signals_scl                        (_connected_to_tempreader_0_i2c_signals_scl_),                        //   inout,    width = 1,                 tempreader_0_i2c_signals.scl
		.tempreader_0_i2c_signals_sda                        (_connected_to_tempreader_0_i2c_signals_sda_),                        //   inout,    width = 1,                                         .sda
		.alt_e100s10_0_status_clk_status                     (_connected_to_alt_e100s10_0_status_clk_status_),                     //   input,    width = 1,                     alt_e100s10_0_status.clk_status
		.alt_e100s10_0_status_status_write                   (_connected_to_alt_e100s10_0_status_status_write_),                   //   input,    width = 1,                                         .status_write
		.alt_e100s10_0_status_status_read                    (_connected_to_alt_e100s10_0_status_status_read_),                    //   input,    width = 1,                                         .status_read
		.alt_e100s10_0_status_status_addr                    (_connected_to_alt_e100s10_0_status_status_addr_),                    //   input,   width = 16,                                         .status_addr
		.alt_e100s10_0_status_status_writedata               (_connected_to_alt_e100s10_0_status_status_writedata_),               //   input,   width = 32,                                         .status_writedata
		.alt_e100s10_0_status_status_readdata                (_connected_to_alt_e100s10_0_status_status_readdata_),                //  output,   width = 32,                                         .status_readdata
		.alt_e100s10_0_status_status_readdata_valid          (_connected_to_alt_e100s10_0_status_status_readdata_valid_),          //  output,    width = 1,                                         .status_readdata_valid
		.alt_e100s10_0_status_status_waitrequest             (_connected_to_alt_e100s10_0_status_status_waitrequest_),             //  output,    width = 1,                                         .status_waitrequest
		.alt_e100s10_0_avalon_st_tx_clk_txmac                (_connected_to_alt_e100s10_0_avalon_st_tx_clk_txmac_),                //  output,    width = 1,               alt_e100s10_0_avalon_st_tx.clk_txmac
		.alt_e100s10_0_avalon_st_tx_l8_tx_startofpacket      (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_startofpacket_),      //   input,    width = 1,                                         .l8_tx_startofpacket
		.alt_e100s10_0_avalon_st_tx_l8_tx_endofpacket        (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_endofpacket_),        //   input,    width = 1,                                         .l8_tx_endofpacket
		.alt_e100s10_0_avalon_st_tx_l8_tx_valid              (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_valid_),              //   input,    width = 1,                                         .l8_tx_valid
		.alt_e100s10_0_avalon_st_tx_l8_tx_ready              (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_ready_),              //  output,    width = 1,                                         .l8_tx_ready
		.alt_e100s10_0_avalon_st_tx_l8_tx_error              (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_error_),              //   input,    width = 1,                                         .l8_tx_error
		.alt_e100s10_0_avalon_st_tx_l8_tx_empty              (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_empty_),              //   input,    width = 6,                                         .l8_tx_empty
		.alt_e100s10_0_avalon_st_tx_l8_tx_data               (_connected_to_alt_e100s10_0_avalon_st_tx_l8_tx_data_),               //   input,  width = 512,                                         .l8_tx_data
		.alt_e100s10_0_avalon_st_rx_clk_rxmac                (_connected_to_alt_e100s10_0_avalon_st_rx_clk_rxmac_),                //  output,    width = 1,               alt_e100s10_0_avalon_st_rx.clk_rxmac
		.alt_e100s10_0_avalon_st_rx_l8_rx_error              (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_error_),              //  output,    width = 6,                                         .l8_rx_error
		.alt_e100s10_0_avalon_st_rx_l8_rx_valid              (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_valid_),              //  output,    width = 1,                                         .l8_rx_valid
		.alt_e100s10_0_avalon_st_rx_l8_rx_startofpacket      (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_startofpacket_),      //  output,    width = 1,                                         .l8_rx_startofpacket
		.alt_e100s10_0_avalon_st_rx_l8_rx_endofpacket        (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_endofpacket_),        //  output,    width = 1,                                         .l8_rx_endofpacket
		.alt_e100s10_0_avalon_st_rx_l8_rx_empty              (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_empty_),              //  output,    width = 6,                                         .l8_rx_empty
		.alt_e100s10_0_avalon_st_rx_l8_rx_data               (_connected_to_alt_e100s10_0_avalon_st_rx_l8_rx_data_),               //  output,  width = 512,                                         .l8_rx_data
		.alt_e100s10_0_serial_lanes_tx_serial                (_connected_to_alt_e100s10_0_serial_lanes_tx_serial_),                //  output,    width = 4,               alt_e100s10_0_serial_lanes.tx_serial
		.alt_e100s10_0_serial_lanes_rx_serial                (_connected_to_alt_e100s10_0_serial_lanes_rx_serial_),                //   input,    width = 4,                                         .rx_serial
		.alt_e100s10_0_reconfig_reconfig_clk                 (_connected_to_alt_e100s10_0_reconfig_reconfig_clk_),                 //   input,    width = 1,                   alt_e100s10_0_reconfig.reconfig_clk
		.alt_e100s10_0_reconfig_reconfig_reset               (_connected_to_alt_e100s10_0_reconfig_reconfig_reset_),               //   input,    width = 1,                                         .reconfig_reset
		.alt_e100s10_0_reconfig_reconfig_write               (_connected_to_alt_e100s10_0_reconfig_reconfig_write_),               //   input,    width = 1,                                         .reconfig_write
		.alt_e100s10_0_reconfig_reconfig_read                (_connected_to_alt_e100s10_0_reconfig_reconfig_read_),                //   input,    width = 1,                                         .reconfig_read
		.alt_e100s10_0_reconfig_reconfig_address             (_connected_to_alt_e100s10_0_reconfig_reconfig_address_),             //   input,   width = 13,                                         .reconfig_address
		.alt_e100s10_0_reconfig_reconfig_writedata           (_connected_to_alt_e100s10_0_reconfig_reconfig_writedata_),           //   input,   width = 32,                                         .reconfig_writedata
		.alt_e100s10_0_reconfig_reconfig_readdata            (_connected_to_alt_e100s10_0_reconfig_reconfig_readdata_),            //  output,   width = 32,                                         .reconfig_readdata
		.alt_e100s10_0_reconfig_reconfig_waitrequest         (_connected_to_alt_e100s10_0_reconfig_reconfig_waitrequest_),         //  output,    width = 1,                                         .reconfig_waitrequest
		.alt_e100s10_0_other_tx_lanes_stable                 (_connected_to_alt_e100s10_0_other_tx_lanes_stable_),                 //  output,    width = 1,                      alt_e100s10_0_other.tx_lanes_stable
		.alt_e100s10_0_other_rx_pcs_ready                    (_connected_to_alt_e100s10_0_other_rx_pcs_ready_),                    //  output,    width = 1,                                         .rx_pcs_ready
		.alt_e100s10_0_other_rx_block_lock                   (_connected_to_alt_e100s10_0_other_rx_block_lock_),                   //  output,    width = 1,                                         .rx_block_lock
		.alt_e100s10_0_other_rx_am_lock                      (_connected_to_alt_e100s10_0_other_rx_am_lock_),                      //  output,    width = 1,                                         .rx_am_lock
		.alt_e100s10_0_other_clk_ref                         (_connected_to_alt_e100s10_0_other_clk_ref_),                         //   input,    width = 1,                                         .clk_ref
		.alt_e100s10_0_other_csr_rst_n                       (_connected_to_alt_e100s10_0_other_csr_rst_n_),                       //   input,    width = 1,                                         .csr_rst_n
		.alt_e100s10_0_other_tx_rst_n                        (_connected_to_alt_e100s10_0_other_tx_rst_n_),                        //   input,    width = 1,                                         .tx_rst_n
		.alt_e100s10_0_other_rx_rst_n                        (_connected_to_alt_e100s10_0_other_rx_rst_n_),                        //   input,    width = 1,                                         .rx_rst_n
		.alt_e100s10_0_other_tx_serial_clk                   (_connected_to_alt_e100s10_0_other_tx_serial_clk_),                   //   input,    width = 2,                                         .tx_serial_clk
		.alt_e100s10_0_other_tx_pll_locked                   (_connected_to_alt_e100s10_0_other_tx_pll_locked_),                   //   input,    width = 2,                                         .tx_pll_locked
		.alt_e100s10_0_stats_l8_txstatus_valid               (_connected_to_alt_e100s10_0_stats_l8_txstatus_valid_),               //  output,    width = 1,                      alt_e100s10_0_stats.l8_txstatus_valid
		.alt_e100s10_0_stats_l8_txstatus_data                (_connected_to_alt_e100s10_0_stats_l8_txstatus_data_),                //  output,   width = 40,                                         .l8_txstatus_data
		.alt_e100s10_0_stats_l8_txstatus_error               (_connected_to_alt_e100s10_0_stats_l8_txstatus_error_),               //  output,    width = 7,                                         .l8_txstatus_error
		.alt_e100s10_0_stats_l8_rxstatus_valid               (_connected_to_alt_e100s10_0_stats_l8_rxstatus_valid_),               //  output,    width = 1,                                         .l8_rxstatus_valid
		.alt_e100s10_0_stats_l8_rxstatus_data                (_connected_to_alt_e100s10_0_stats_l8_rxstatus_data_),                //  output,   width = 40,                                         .l8_rxstatus_data
		.alt_e100s10_1_status_clk_status                     (_connected_to_alt_e100s10_1_status_clk_status_),                     //   input,    width = 1,                     alt_e100s10_1_status.clk_status
		.alt_e100s10_1_status_status_write                   (_connected_to_alt_e100s10_1_status_status_write_),                   //   input,    width = 1,                                         .status_write
		.alt_e100s10_1_status_status_read                    (_connected_to_alt_e100s10_1_status_status_read_),                    //   input,    width = 1,                                         .status_read
		.alt_e100s10_1_status_status_addr                    (_connected_to_alt_e100s10_1_status_status_addr_),                    //   input,   width = 16,                                         .status_addr
		.alt_e100s10_1_status_status_writedata               (_connected_to_alt_e100s10_1_status_status_writedata_),               //   input,   width = 32,                                         .status_writedata
		.alt_e100s10_1_status_status_readdata                (_connected_to_alt_e100s10_1_status_status_readdata_),                //  output,   width = 32,                                         .status_readdata
		.alt_e100s10_1_status_status_readdata_valid          (_connected_to_alt_e100s10_1_status_status_readdata_valid_),          //  output,    width = 1,                                         .status_readdata_valid
		.alt_e100s10_1_status_status_waitrequest             (_connected_to_alt_e100s10_1_status_status_waitrequest_),             //  output,    width = 1,                                         .status_waitrequest
		.alt_e100s10_1_avalon_st_tx_clk_txmac                (_connected_to_alt_e100s10_1_avalon_st_tx_clk_txmac_),                //  output,    width = 1,               alt_e100s10_1_avalon_st_tx.clk_txmac
		.alt_e100s10_1_avalon_st_tx_l8_tx_startofpacket      (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_startofpacket_),      //   input,    width = 1,                                         .l8_tx_startofpacket
		.alt_e100s10_1_avalon_st_tx_l8_tx_endofpacket        (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_endofpacket_),        //   input,    width = 1,                                         .l8_tx_endofpacket
		.alt_e100s10_1_avalon_st_tx_l8_tx_valid              (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_valid_),              //   input,    width = 1,                                         .l8_tx_valid
		.alt_e100s10_1_avalon_st_tx_l8_tx_ready              (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_ready_),              //  output,    width = 1,                                         .l8_tx_ready
		.alt_e100s10_1_avalon_st_tx_l8_tx_error              (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_error_),              //   input,    width = 1,                                         .l8_tx_error
		.alt_e100s10_1_avalon_st_tx_l8_tx_empty              (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_empty_),              //   input,    width = 6,                                         .l8_tx_empty
		.alt_e100s10_1_avalon_st_tx_l8_tx_data               (_connected_to_alt_e100s10_1_avalon_st_tx_l8_tx_data_),               //   input,  width = 512,                                         .l8_tx_data
		.alt_e100s10_1_avalon_st_rx_clk_rxmac                (_connected_to_alt_e100s10_1_avalon_st_rx_clk_rxmac_),                //  output,    width = 1,               alt_e100s10_1_avalon_st_rx.clk_rxmac
		.alt_e100s10_1_avalon_st_rx_l8_rx_error              (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_error_),              //  output,    width = 6,                                         .l8_rx_error
		.alt_e100s10_1_avalon_st_rx_l8_rx_valid              (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_valid_),              //  output,    width = 1,                                         .l8_rx_valid
		.alt_e100s10_1_avalon_st_rx_l8_rx_startofpacket      (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_startofpacket_),      //  output,    width = 1,                                         .l8_rx_startofpacket
		.alt_e100s10_1_avalon_st_rx_l8_rx_endofpacket        (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_endofpacket_),        //  output,    width = 1,                                         .l8_rx_endofpacket
		.alt_e100s10_1_avalon_st_rx_l8_rx_empty              (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_empty_),              //  output,    width = 6,                                         .l8_rx_empty
		.alt_e100s10_1_avalon_st_rx_l8_rx_data               (_connected_to_alt_e100s10_1_avalon_st_rx_l8_rx_data_),               //  output,  width = 512,                                         .l8_rx_data
		.alt_e100s10_1_serial_lanes_tx_serial                (_connected_to_alt_e100s10_1_serial_lanes_tx_serial_),                //  output,    width = 4,               alt_e100s10_1_serial_lanes.tx_serial
		.alt_e100s10_1_serial_lanes_rx_serial                (_connected_to_alt_e100s10_1_serial_lanes_rx_serial_),                //   input,    width = 4,                                         .rx_serial
		.alt_e100s10_1_reconfig_reconfig_clk                 (_connected_to_alt_e100s10_1_reconfig_reconfig_clk_),                 //   input,    width = 1,                   alt_e100s10_1_reconfig.reconfig_clk
		.alt_e100s10_1_reconfig_reconfig_reset               (_connected_to_alt_e100s10_1_reconfig_reconfig_reset_),               //   input,    width = 1,                                         .reconfig_reset
		.alt_e100s10_1_reconfig_reconfig_write               (_connected_to_alt_e100s10_1_reconfig_reconfig_write_),               //   input,    width = 1,                                         .reconfig_write
		.alt_e100s10_1_reconfig_reconfig_read                (_connected_to_alt_e100s10_1_reconfig_reconfig_read_),                //   input,    width = 1,                                         .reconfig_read
		.alt_e100s10_1_reconfig_reconfig_address             (_connected_to_alt_e100s10_1_reconfig_reconfig_address_),             //   input,   width = 13,                                         .reconfig_address
		.alt_e100s10_1_reconfig_reconfig_writedata           (_connected_to_alt_e100s10_1_reconfig_reconfig_writedata_),           //   input,   width = 32,                                         .reconfig_writedata
		.alt_e100s10_1_reconfig_reconfig_readdata            (_connected_to_alt_e100s10_1_reconfig_reconfig_readdata_),            //  output,   width = 32,                                         .reconfig_readdata
		.alt_e100s10_1_reconfig_reconfig_waitrequest         (_connected_to_alt_e100s10_1_reconfig_reconfig_waitrequest_),         //  output,    width = 1,                                         .reconfig_waitrequest
		.alt_e100s10_1_other_tx_lanes_stable                 (_connected_to_alt_e100s10_1_other_tx_lanes_stable_),                 //  output,    width = 1,                      alt_e100s10_1_other.tx_lanes_stable
		.alt_e100s10_1_other_rx_pcs_ready                    (_connected_to_alt_e100s10_1_other_rx_pcs_ready_),                    //  output,    width = 1,                                         .rx_pcs_ready
		.alt_e100s10_1_other_rx_block_lock                   (_connected_to_alt_e100s10_1_other_rx_block_lock_),                   //  output,    width = 1,                                         .rx_block_lock
		.alt_e100s10_1_other_rx_am_lock                      (_connected_to_alt_e100s10_1_other_rx_am_lock_),                      //  output,    width = 1,                                         .rx_am_lock
		.alt_e100s10_1_other_clk_ref                         (_connected_to_alt_e100s10_1_other_clk_ref_),                         //   input,    width = 1,                                         .clk_ref
		.alt_e100s10_1_other_csr_rst_n                       (_connected_to_alt_e100s10_1_other_csr_rst_n_),                       //   input,    width = 1,                                         .csr_rst_n
		.alt_e100s10_1_other_tx_rst_n                        (_connected_to_alt_e100s10_1_other_tx_rst_n_),                        //   input,    width = 1,                                         .tx_rst_n
		.alt_e100s10_1_other_rx_rst_n                        (_connected_to_alt_e100s10_1_other_rx_rst_n_),                        //   input,    width = 1,                                         .rx_rst_n
		.alt_e100s10_1_other_tx_serial_clk                   (_connected_to_alt_e100s10_1_other_tx_serial_clk_),                   //   input,    width = 2,                                         .tx_serial_clk
		.alt_e100s10_1_other_tx_pll_locked                   (_connected_to_alt_e100s10_1_other_tx_pll_locked_),                   //   input,    width = 2,                                         .tx_pll_locked
		.alt_e100s10_1_stats_l8_txstatus_valid               (_connected_to_alt_e100s10_1_stats_l8_txstatus_valid_),               //  output,    width = 1,                      alt_e100s10_1_stats.l8_txstatus_valid
		.alt_e100s10_1_stats_l8_txstatus_data                (_connected_to_alt_e100s10_1_stats_l8_txstatus_data_),                //  output,   width = 40,                                         .l8_txstatus_data
		.alt_e100s10_1_stats_l8_txstatus_error               (_connected_to_alt_e100s10_1_stats_l8_txstatus_error_),               //  output,    width = 7,                                         .l8_txstatus_error
		.alt_e100s10_1_stats_l8_rxstatus_valid               (_connected_to_alt_e100s10_1_stats_l8_rxstatus_valid_),               //  output,    width = 1,                                         .l8_rxstatus_valid
		.alt_e100s10_1_stats_l8_rxstatus_data                (_connected_to_alt_e100s10_1_stats_l8_rxstatus_data_),                //  output,   width = 40,                                         .l8_rxstatus_data
		.alt_e100s10_2_status_clk_status                     (_connected_to_alt_e100s10_2_status_clk_status_),                     //   input,    width = 1,                     alt_e100s10_2_status.clk_status
		.alt_e100s10_2_status_status_write                   (_connected_to_alt_e100s10_2_status_status_write_),                   //   input,    width = 1,                                         .status_write
		.alt_e100s10_2_status_status_read                    (_connected_to_alt_e100s10_2_status_status_read_),                    //   input,    width = 1,                                         .status_read
		.alt_e100s10_2_status_status_addr                    (_connected_to_alt_e100s10_2_status_status_addr_),                    //   input,   width = 16,                                         .status_addr
		.alt_e100s10_2_status_status_writedata               (_connected_to_alt_e100s10_2_status_status_writedata_),               //   input,   width = 32,                                         .status_writedata
		.alt_e100s10_2_status_status_readdata                (_connected_to_alt_e100s10_2_status_status_readdata_),                //  output,   width = 32,                                         .status_readdata
		.alt_e100s10_2_status_status_readdata_valid          (_connected_to_alt_e100s10_2_status_status_readdata_valid_),          //  output,    width = 1,                                         .status_readdata_valid
		.alt_e100s10_2_status_status_waitrequest             (_connected_to_alt_e100s10_2_status_status_waitrequest_),             //  output,    width = 1,                                         .status_waitrequest
		.alt_e100s10_2_avalon_st_tx_clk_txmac                (_connected_to_alt_e100s10_2_avalon_st_tx_clk_txmac_),                //  output,    width = 1,               alt_e100s10_2_avalon_st_tx.clk_txmac
		.alt_e100s10_2_avalon_st_tx_l8_tx_startofpacket      (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_startofpacket_),      //   input,    width = 1,                                         .l8_tx_startofpacket
		.alt_e100s10_2_avalon_st_tx_l8_tx_endofpacket        (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_endofpacket_),        //   input,    width = 1,                                         .l8_tx_endofpacket
		.alt_e100s10_2_avalon_st_tx_l8_tx_valid              (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_valid_),              //   input,    width = 1,                                         .l8_tx_valid
		.alt_e100s10_2_avalon_st_tx_l8_tx_ready              (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_ready_),              //  output,    width = 1,                                         .l8_tx_ready
		.alt_e100s10_2_avalon_st_tx_l8_tx_error              (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_error_),              //   input,    width = 1,                                         .l8_tx_error
		.alt_e100s10_2_avalon_st_tx_l8_tx_empty              (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_empty_),              //   input,    width = 6,                                         .l8_tx_empty
		.alt_e100s10_2_avalon_st_tx_l8_tx_data               (_connected_to_alt_e100s10_2_avalon_st_tx_l8_tx_data_),               //   input,  width = 512,                                         .l8_tx_data
		.alt_e100s10_2_avalon_st_rx_clk_rxmac                (_connected_to_alt_e100s10_2_avalon_st_rx_clk_rxmac_),                //  output,    width = 1,               alt_e100s10_2_avalon_st_rx.clk_rxmac
		.alt_e100s10_2_avalon_st_rx_l8_rx_error              (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_error_),              //  output,    width = 6,                                         .l8_rx_error
		.alt_e100s10_2_avalon_st_rx_l8_rx_valid              (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_valid_),              //  output,    width = 1,                                         .l8_rx_valid
		.alt_e100s10_2_avalon_st_rx_l8_rx_startofpacket      (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_startofpacket_),      //  output,    width = 1,                                         .l8_rx_startofpacket
		.alt_e100s10_2_avalon_st_rx_l8_rx_endofpacket        (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_endofpacket_),        //  output,    width = 1,                                         .l8_rx_endofpacket
		.alt_e100s10_2_avalon_st_rx_l8_rx_empty              (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_empty_),              //  output,    width = 6,                                         .l8_rx_empty
		.alt_e100s10_2_avalon_st_rx_l8_rx_data               (_connected_to_alt_e100s10_2_avalon_st_rx_l8_rx_data_),               //  output,  width = 512,                                         .l8_rx_data
		.alt_e100s10_2_serial_lanes_tx_serial                (_connected_to_alt_e100s10_2_serial_lanes_tx_serial_),                //  output,    width = 4,               alt_e100s10_2_serial_lanes.tx_serial
		.alt_e100s10_2_serial_lanes_rx_serial                (_connected_to_alt_e100s10_2_serial_lanes_rx_serial_),                //   input,    width = 4,                                         .rx_serial
		.alt_e100s10_2_reconfig_reconfig_clk                 (_connected_to_alt_e100s10_2_reconfig_reconfig_clk_),                 //   input,    width = 1,                   alt_e100s10_2_reconfig.reconfig_clk
		.alt_e100s10_2_reconfig_reconfig_reset               (_connected_to_alt_e100s10_2_reconfig_reconfig_reset_),               //   input,    width = 1,                                         .reconfig_reset
		.alt_e100s10_2_reconfig_reconfig_write               (_connected_to_alt_e100s10_2_reconfig_reconfig_write_),               //   input,    width = 1,                                         .reconfig_write
		.alt_e100s10_2_reconfig_reconfig_read                (_connected_to_alt_e100s10_2_reconfig_reconfig_read_),                //   input,    width = 1,                                         .reconfig_read
		.alt_e100s10_2_reconfig_reconfig_address             (_connected_to_alt_e100s10_2_reconfig_reconfig_address_),             //   input,   width = 13,                                         .reconfig_address
		.alt_e100s10_2_reconfig_reconfig_writedata           (_connected_to_alt_e100s10_2_reconfig_reconfig_writedata_),           //   input,   width = 32,                                         .reconfig_writedata
		.alt_e100s10_2_reconfig_reconfig_readdata            (_connected_to_alt_e100s10_2_reconfig_reconfig_readdata_),            //  output,   width = 32,                                         .reconfig_readdata
		.alt_e100s10_2_reconfig_reconfig_waitrequest         (_connected_to_alt_e100s10_2_reconfig_reconfig_waitrequest_),         //  output,    width = 1,                                         .reconfig_waitrequest
		.alt_e100s10_2_other_tx_lanes_stable                 (_connected_to_alt_e100s10_2_other_tx_lanes_stable_),                 //  output,    width = 1,                      alt_e100s10_2_other.tx_lanes_stable
		.alt_e100s10_2_other_rx_pcs_ready                    (_connected_to_alt_e100s10_2_other_rx_pcs_ready_),                    //  output,    width = 1,                                         .rx_pcs_ready
		.alt_e100s10_2_other_rx_block_lock                   (_connected_to_alt_e100s10_2_other_rx_block_lock_),                   //  output,    width = 1,                                         .rx_block_lock
		.alt_e100s10_2_other_rx_am_lock                      (_connected_to_alt_e100s10_2_other_rx_am_lock_),                      //  output,    width = 1,                                         .rx_am_lock
		.alt_e100s10_2_other_clk_ref                         (_connected_to_alt_e100s10_2_other_clk_ref_),                         //   input,    width = 1,                                         .clk_ref
		.alt_e100s10_2_other_csr_rst_n                       (_connected_to_alt_e100s10_2_other_csr_rst_n_),                       //   input,    width = 1,                                         .csr_rst_n
		.alt_e100s10_2_other_tx_rst_n                        (_connected_to_alt_e100s10_2_other_tx_rst_n_),                        //   input,    width = 1,                                         .tx_rst_n
		.alt_e100s10_2_other_rx_rst_n                        (_connected_to_alt_e100s10_2_other_rx_rst_n_),                        //   input,    width = 1,                                         .rx_rst_n
		.alt_e100s10_2_other_tx_serial_clk                   (_connected_to_alt_e100s10_2_other_tx_serial_clk_),                   //   input,    width = 2,                                         .tx_serial_clk
		.alt_e100s10_2_other_tx_pll_locked                   (_connected_to_alt_e100s10_2_other_tx_pll_locked_),                   //   input,    width = 2,                                         .tx_pll_locked
		.alt_e100s10_2_stats_l8_txstatus_valid               (_connected_to_alt_e100s10_2_stats_l8_txstatus_valid_),               //  output,    width = 1,                      alt_e100s10_2_stats.l8_txstatus_valid
		.alt_e100s10_2_stats_l8_txstatus_data                (_connected_to_alt_e100s10_2_stats_l8_txstatus_data_),                //  output,   width = 40,                                         .l8_txstatus_data
		.alt_e100s10_2_stats_l8_txstatus_error               (_connected_to_alt_e100s10_2_stats_l8_txstatus_error_),               //  output,    width = 7,                                         .l8_txstatus_error
		.alt_e100s10_2_stats_l8_rxstatus_valid               (_connected_to_alt_e100s10_2_stats_l8_rxstatus_valid_),               //  output,    width = 1,                                         .l8_rxstatus_valid
		.alt_e100s10_2_stats_l8_rxstatus_data                (_connected_to_alt_e100s10_2_stats_l8_rxstatus_data_),                //  output,   width = 40,                                         .l8_rxstatus_data
		.alt_e100s10_3_status_clk_status                     (_connected_to_alt_e100s10_3_status_clk_status_),                     //   input,    width = 1,                     alt_e100s10_3_status.clk_status
		.alt_e100s10_3_status_status_write                   (_connected_to_alt_e100s10_3_status_status_write_),                   //   input,    width = 1,                                         .status_write
		.alt_e100s10_3_status_status_read                    (_connected_to_alt_e100s10_3_status_status_read_),                    //   input,    width = 1,                                         .status_read
		.alt_e100s10_3_status_status_addr                    (_connected_to_alt_e100s10_3_status_status_addr_),                    //   input,   width = 16,                                         .status_addr
		.alt_e100s10_3_status_status_writedata               (_connected_to_alt_e100s10_3_status_status_writedata_),               //   input,   width = 32,                                         .status_writedata
		.alt_e100s10_3_status_status_readdata                (_connected_to_alt_e100s10_3_status_status_readdata_),                //  output,   width = 32,                                         .status_readdata
		.alt_e100s10_3_status_status_readdata_valid          (_connected_to_alt_e100s10_3_status_status_readdata_valid_),          //  output,    width = 1,                                         .status_readdata_valid
		.alt_e100s10_3_status_status_waitrequest             (_connected_to_alt_e100s10_3_status_status_waitrequest_),             //  output,    width = 1,                                         .status_waitrequest
		.alt_e100s10_3_avalon_st_tx_clk_txmac                (_connected_to_alt_e100s10_3_avalon_st_tx_clk_txmac_),                //  output,    width = 1,               alt_e100s10_3_avalon_st_tx.clk_txmac
		.alt_e100s10_3_avalon_st_tx_l8_tx_startofpacket      (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_startofpacket_),      //   input,    width = 1,                                         .l8_tx_startofpacket
		.alt_e100s10_3_avalon_st_tx_l8_tx_endofpacket        (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_endofpacket_),        //   input,    width = 1,                                         .l8_tx_endofpacket
		.alt_e100s10_3_avalon_st_tx_l8_tx_valid              (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_valid_),              //   input,    width = 1,                                         .l8_tx_valid
		.alt_e100s10_3_avalon_st_tx_l8_tx_ready              (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_ready_),              //  output,    width = 1,                                         .l8_tx_ready
		.alt_e100s10_3_avalon_st_tx_l8_tx_error              (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_error_),              //   input,    width = 1,                                         .l8_tx_error
		.alt_e100s10_3_avalon_st_tx_l8_tx_empty              (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_empty_),              //   input,    width = 6,                                         .l8_tx_empty
		.alt_e100s10_3_avalon_st_tx_l8_tx_data               (_connected_to_alt_e100s10_3_avalon_st_tx_l8_tx_data_),               //   input,  width = 512,                                         .l8_tx_data
		.alt_e100s10_3_avalon_st_rx_clk_rxmac                (_connected_to_alt_e100s10_3_avalon_st_rx_clk_rxmac_),                //  output,    width = 1,               alt_e100s10_3_avalon_st_rx.clk_rxmac
		.alt_e100s10_3_avalon_st_rx_l8_rx_error              (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_error_),              //  output,    width = 6,                                         .l8_rx_error
		.alt_e100s10_3_avalon_st_rx_l8_rx_valid              (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_valid_),              //  output,    width = 1,                                         .l8_rx_valid
		.alt_e100s10_3_avalon_st_rx_l8_rx_startofpacket      (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_startofpacket_),      //  output,    width = 1,                                         .l8_rx_startofpacket
		.alt_e100s10_3_avalon_st_rx_l8_rx_endofpacket        (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_endofpacket_),        //  output,    width = 1,                                         .l8_rx_endofpacket
		.alt_e100s10_3_avalon_st_rx_l8_rx_empty              (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_empty_),              //  output,    width = 6,                                         .l8_rx_empty
		.alt_e100s10_3_avalon_st_rx_l8_rx_data               (_connected_to_alt_e100s10_3_avalon_st_rx_l8_rx_data_),               //  output,  width = 512,                                         .l8_rx_data
		.alt_e100s10_3_serial_lanes_tx_serial                (_connected_to_alt_e100s10_3_serial_lanes_tx_serial_),                //  output,    width = 4,               alt_e100s10_3_serial_lanes.tx_serial
		.alt_e100s10_3_serial_lanes_rx_serial                (_connected_to_alt_e100s10_3_serial_lanes_rx_serial_),                //   input,    width = 4,                                         .rx_serial
		.alt_e100s10_3_reconfig_reconfig_clk                 (_connected_to_alt_e100s10_3_reconfig_reconfig_clk_),                 //   input,    width = 1,                   alt_e100s10_3_reconfig.reconfig_clk
		.alt_e100s10_3_reconfig_reconfig_reset               (_connected_to_alt_e100s10_3_reconfig_reconfig_reset_),               //   input,    width = 1,                                         .reconfig_reset
		.alt_e100s10_3_reconfig_reconfig_write               (_connected_to_alt_e100s10_3_reconfig_reconfig_write_),               //   input,    width = 1,                                         .reconfig_write
		.alt_e100s10_3_reconfig_reconfig_read                (_connected_to_alt_e100s10_3_reconfig_reconfig_read_),                //   input,    width = 1,                                         .reconfig_read
		.alt_e100s10_3_reconfig_reconfig_address             (_connected_to_alt_e100s10_3_reconfig_reconfig_address_),             //   input,   width = 13,                                         .reconfig_address
		.alt_e100s10_3_reconfig_reconfig_writedata           (_connected_to_alt_e100s10_3_reconfig_reconfig_writedata_),           //   input,   width = 32,                                         .reconfig_writedata
		.alt_e100s10_3_reconfig_reconfig_readdata            (_connected_to_alt_e100s10_3_reconfig_reconfig_readdata_),            //  output,   width = 32,                                         .reconfig_readdata
		.alt_e100s10_3_reconfig_reconfig_waitrequest         (_connected_to_alt_e100s10_3_reconfig_reconfig_waitrequest_),         //  output,    width = 1,                                         .reconfig_waitrequest
		.alt_e100s10_3_other_tx_lanes_stable                 (_connected_to_alt_e100s10_3_other_tx_lanes_stable_),                 //  output,    width = 1,                      alt_e100s10_3_other.tx_lanes_stable
		.alt_e100s10_3_other_rx_pcs_ready                    (_connected_to_alt_e100s10_3_other_rx_pcs_ready_),                    //  output,    width = 1,                                         .rx_pcs_ready
		.alt_e100s10_3_other_rx_block_lock                   (_connected_to_alt_e100s10_3_other_rx_block_lock_),                   //  output,    width = 1,                                         .rx_block_lock
		.alt_e100s10_3_other_rx_am_lock                      (_connected_to_alt_e100s10_3_other_rx_am_lock_),                      //  output,    width = 1,                                         .rx_am_lock
		.alt_e100s10_3_other_clk_ref                         (_connected_to_alt_e100s10_3_other_clk_ref_),                         //   input,    width = 1,                                         .clk_ref
		.alt_e100s10_3_other_csr_rst_n                       (_connected_to_alt_e100s10_3_other_csr_rst_n_),                       //   input,    width = 1,                                         .csr_rst_n
		.alt_e100s10_3_other_tx_rst_n                        (_connected_to_alt_e100s10_3_other_tx_rst_n_),                        //   input,    width = 1,                                         .tx_rst_n
		.alt_e100s10_3_other_rx_rst_n                        (_connected_to_alt_e100s10_3_other_rx_rst_n_),                        //   input,    width = 1,                                         .rx_rst_n
		.alt_e100s10_3_other_tx_serial_clk                   (_connected_to_alt_e100s10_3_other_tx_serial_clk_),                   //   input,    width = 2,                                         .tx_serial_clk
		.alt_e100s10_3_other_tx_pll_locked                   (_connected_to_alt_e100s10_3_other_tx_pll_locked_),                   //   input,    width = 2,                                         .tx_pll_locked
		.alt_e100s10_3_stats_l8_txstatus_valid               (_connected_to_alt_e100s10_3_stats_l8_txstatus_valid_),               //  output,    width = 1,                      alt_e100s10_3_stats.l8_txstatus_valid
		.alt_e100s10_3_stats_l8_txstatus_data                (_connected_to_alt_e100s10_3_stats_l8_txstatus_data_),                //  output,   width = 40,                                         .l8_txstatus_data
		.alt_e100s10_3_stats_l8_txstatus_error               (_connected_to_alt_e100s10_3_stats_l8_txstatus_error_),               //  output,    width = 7,                                         .l8_txstatus_error
		.alt_e100s10_3_stats_l8_rxstatus_valid               (_connected_to_alt_e100s10_3_stats_l8_rxstatus_valid_),               //  output,    width = 1,                                         .l8_rxstatus_valid
		.alt_e100s10_3_stats_l8_rxstatus_data                (_connected_to_alt_e100s10_3_stats_l8_rxstatus_data_),                //  output,   width = 40,                                         .l8_rxstatus_data
		.button_external_connection_export                   (_connected_to_button_external_connection_export_),                   //   input,    width = 2,               button_external_connection.export
		.clk_clk                                             (_connected_to_clk_clk_),                                             //   input,    width = 1,                                      clk.clk
		.ddr4_local_reset_req_external_connection_export     (_connected_to_ddr4_local_reset_req_external_connection_export_),     //  output,    width = 1, ddr4_local_reset_req_external_connection.export
		.ddr4_status_external_connection_export              (_connected_to_ddr4_status_external_connection_export_),              //   input,   width = 12,          ddr4_status_external_connection.export
		.emif_s10_ddr4_a_local_reset_req_local_reset_req     (_connected_to_emif_s10_ddr4_a_local_reset_req_local_reset_req_),     //   input,    width = 1,          emif_s10_ddr4_a_local_reset_req.local_reset_req
		.emif_s10_ddr4_a_local_reset_status_local_reset_done (_connected_to_emif_s10_ddr4_a_local_reset_status_local_reset_done_), //  output,    width = 1,       emif_s10_ddr4_a_local_reset_status.local_reset_done
		.emif_s10_ddr4_a_pll_ref_clk_clk                     (_connected_to_emif_s10_ddr4_a_pll_ref_clk_clk_),                     //   input,    width = 1,              emif_s10_ddr4_a_pll_ref_clk.clk
		.emif_s10_ddr4_a_oct_oct_rzqin                       (_connected_to_emif_s10_ddr4_a_oct_oct_rzqin_),                       //   input,    width = 1,                      emif_s10_ddr4_a_oct.oct_rzqin
		.emif_s10_ddr4_a_mem_mem_ck                          (_connected_to_emif_s10_ddr4_a_mem_mem_ck_),                          //  output,    width = 1,                      emif_s10_ddr4_a_mem.mem_ck
		.emif_s10_ddr4_a_mem_mem_ck_n                        (_connected_to_emif_s10_ddr4_a_mem_mem_ck_n_),                        //  output,    width = 1,                                         .mem_ck_n
		.emif_s10_ddr4_a_mem_mem_a                           (_connected_to_emif_s10_ddr4_a_mem_mem_a_),                           //  output,   width = 17,                                         .mem_a
		.emif_s10_ddr4_a_mem_mem_act_n                       (_connected_to_emif_s10_ddr4_a_mem_mem_act_n_),                       //  output,    width = 1,                                         .mem_act_n
		.emif_s10_ddr4_a_mem_mem_ba                          (_connected_to_emif_s10_ddr4_a_mem_mem_ba_),                          //  output,    width = 2,                                         .mem_ba
		.emif_s10_ddr4_a_mem_mem_bg                          (_connected_to_emif_s10_ddr4_a_mem_mem_bg_),                          //  output,    width = 2,                                         .mem_bg
		.emif_s10_ddr4_a_mem_mem_cke                         (_connected_to_emif_s10_ddr4_a_mem_mem_cke_),                         //  output,    width = 1,                                         .mem_cke
		.emif_s10_ddr4_a_mem_mem_cs_n                        (_connected_to_emif_s10_ddr4_a_mem_mem_cs_n_),                        //  output,    width = 1,                                         .mem_cs_n
		.emif_s10_ddr4_a_mem_mem_odt                         (_connected_to_emif_s10_ddr4_a_mem_mem_odt_),                         //  output,    width = 1,                                         .mem_odt
		.emif_s10_ddr4_a_mem_mem_reset_n                     (_connected_to_emif_s10_ddr4_a_mem_mem_reset_n_),                     //  output,    width = 1,                                         .mem_reset_n
		.emif_s10_ddr4_a_mem_mem_par                         (_connected_to_emif_s10_ddr4_a_mem_mem_par_),                         //  output,    width = 1,                                         .mem_par
		.emif_s10_ddr4_a_mem_mem_alert_n                     (_connected_to_emif_s10_ddr4_a_mem_mem_alert_n_),                     //   input,    width = 1,                                         .mem_alert_n
		.emif_s10_ddr4_a_mem_mem_dqs                         (_connected_to_emif_s10_ddr4_a_mem_mem_dqs_),                         //   inout,    width = 9,                                         .mem_dqs
		.emif_s10_ddr4_a_mem_mem_dqs_n                       (_connected_to_emif_s10_ddr4_a_mem_mem_dqs_n_),                       //   inout,    width = 9,                                         .mem_dqs_n
		.emif_s10_ddr4_a_mem_mem_dq                          (_connected_to_emif_s10_ddr4_a_mem_mem_dq_),                          //   inout,   width = 72,                                         .mem_dq
		.emif_s10_ddr4_a_mem_mem_dbi_n                       (_connected_to_emif_s10_ddr4_a_mem_mem_dbi_n_),                       //   inout,    width = 9,                                         .mem_dbi_n
		.emif_s10_ddr4_a_status_local_cal_success            (_connected_to_emif_s10_ddr4_a_status_local_cal_success_),            //  output,    width = 1,                   emif_s10_ddr4_a_status.local_cal_success
		.emif_s10_ddr4_a_status_local_cal_fail               (_connected_to_emif_s10_ddr4_a_status_local_cal_fail_),               //  output,    width = 1,                                         .local_cal_fail
		.emif_s10_ddr4_b_local_reset_req_local_reset_req     (_connected_to_emif_s10_ddr4_b_local_reset_req_local_reset_req_),     //   input,    width = 1,          emif_s10_ddr4_b_local_reset_req.local_reset_req
		.emif_s10_ddr4_b_local_reset_status_local_reset_done (_connected_to_emif_s10_ddr4_b_local_reset_status_local_reset_done_), //  output,    width = 1,       emif_s10_ddr4_b_local_reset_status.local_reset_done
		.emif_s10_ddr4_b_pll_ref_clk_clk                     (_connected_to_emif_s10_ddr4_b_pll_ref_clk_clk_),                     //   input,    width = 1,              emif_s10_ddr4_b_pll_ref_clk.clk
		.emif_s10_ddr4_b_oct_oct_rzqin                       (_connected_to_emif_s10_ddr4_b_oct_oct_rzqin_),                       //   input,    width = 1,                      emif_s10_ddr4_b_oct.oct_rzqin
		.emif_s10_ddr4_b_mem_mem_ck                          (_connected_to_emif_s10_ddr4_b_mem_mem_ck_),                          //  output,    width = 1,                      emif_s10_ddr4_b_mem.mem_ck
		.emif_s10_ddr4_b_mem_mem_ck_n                        (_connected_to_emif_s10_ddr4_b_mem_mem_ck_n_),                        //  output,    width = 1,                                         .mem_ck_n
		.emif_s10_ddr4_b_mem_mem_a                           (_connected_to_emif_s10_ddr4_b_mem_mem_a_),                           //  output,   width = 17,                                         .mem_a
		.emif_s10_ddr4_b_mem_mem_act_n                       (_connected_to_emif_s10_ddr4_b_mem_mem_act_n_),                       //  output,    width = 1,                                         .mem_act_n
		.emif_s10_ddr4_b_mem_mem_ba                          (_connected_to_emif_s10_ddr4_b_mem_mem_ba_),                          //  output,    width = 2,                                         .mem_ba
		.emif_s10_ddr4_b_mem_mem_bg                          (_connected_to_emif_s10_ddr4_b_mem_mem_bg_),                          //  output,    width = 2,                                         .mem_bg
		.emif_s10_ddr4_b_mem_mem_cke                         (_connected_to_emif_s10_ddr4_b_mem_mem_cke_),                         //  output,    width = 1,                                         .mem_cke
		.emif_s10_ddr4_b_mem_mem_cs_n                        (_connected_to_emif_s10_ddr4_b_mem_mem_cs_n_),                        //  output,    width = 1,                                         .mem_cs_n
		.emif_s10_ddr4_b_mem_mem_odt                         (_connected_to_emif_s10_ddr4_b_mem_mem_odt_),                         //  output,    width = 1,                                         .mem_odt
		.emif_s10_ddr4_b_mem_mem_reset_n                     (_connected_to_emif_s10_ddr4_b_mem_mem_reset_n_),                     //  output,    width = 1,                                         .mem_reset_n
		.emif_s10_ddr4_b_mem_mem_par                         (_connected_to_emif_s10_ddr4_b_mem_mem_par_),                         //  output,    width = 1,                                         .mem_par
		.emif_s10_ddr4_b_mem_mem_alert_n                     (_connected_to_emif_s10_ddr4_b_mem_mem_alert_n_),                     //   input,    width = 1,                                         .mem_alert_n
		.emif_s10_ddr4_b_mem_mem_dqs                         (_connected_to_emif_s10_ddr4_b_mem_mem_dqs_),                         //   inout,    width = 9,                                         .mem_dqs
		.emif_s10_ddr4_b_mem_mem_dqs_n                       (_connected_to_emif_s10_ddr4_b_mem_mem_dqs_n_),                       //   inout,    width = 9,                                         .mem_dqs_n
		.emif_s10_ddr4_b_mem_mem_dq                          (_connected_to_emif_s10_ddr4_b_mem_mem_dq_),                          //   inout,   width = 72,                                         .mem_dq
		.emif_s10_ddr4_b_mem_mem_dbi_n                       (_connected_to_emif_s10_ddr4_b_mem_mem_dbi_n_),                       //   inout,    width = 9,                                         .mem_dbi_n
		.emif_s10_ddr4_b_status_local_cal_success            (_connected_to_emif_s10_ddr4_b_status_local_cal_success_),            //  output,    width = 1,                   emif_s10_ddr4_b_status.local_cal_success
		.emif_s10_ddr4_b_status_local_cal_fail               (_connected_to_emif_s10_ddr4_b_status_local_cal_fail_),               //  output,    width = 1,                                         .local_cal_fail
		.emif_s10_ddr4_c_local_reset_req_local_reset_req     (_connected_to_emif_s10_ddr4_c_local_reset_req_local_reset_req_),     //   input,    width = 1,          emif_s10_ddr4_c_local_reset_req.local_reset_req
		.emif_s10_ddr4_c_local_reset_status_local_reset_done (_connected_to_emif_s10_ddr4_c_local_reset_status_local_reset_done_), //  output,    width = 1,       emif_s10_ddr4_c_local_reset_status.local_reset_done
		.emif_s10_ddr4_c_pll_ref_clk_clk                     (_connected_to_emif_s10_ddr4_c_pll_ref_clk_clk_),                     //   input,    width = 1,              emif_s10_ddr4_c_pll_ref_clk.clk
		.emif_s10_ddr4_c_oct_oct_rzqin                       (_connected_to_emif_s10_ddr4_c_oct_oct_rzqin_),                       //   input,    width = 1,                      emif_s10_ddr4_c_oct.oct_rzqin
		.emif_s10_ddr4_c_mem_mem_ck                          (_connected_to_emif_s10_ddr4_c_mem_mem_ck_),                          //  output,    width = 1,                      emif_s10_ddr4_c_mem.mem_ck
		.emif_s10_ddr4_c_mem_mem_ck_n                        (_connected_to_emif_s10_ddr4_c_mem_mem_ck_n_),                        //  output,    width = 1,                                         .mem_ck_n
		.emif_s10_ddr4_c_mem_mem_a                           (_connected_to_emif_s10_ddr4_c_mem_mem_a_),                           //  output,   width = 17,                                         .mem_a
		.emif_s10_ddr4_c_mem_mem_act_n                       (_connected_to_emif_s10_ddr4_c_mem_mem_act_n_),                       //  output,    width = 1,                                         .mem_act_n
		.emif_s10_ddr4_c_mem_mem_ba                          (_connected_to_emif_s10_ddr4_c_mem_mem_ba_),                          //  output,    width = 2,                                         .mem_ba
		.emif_s10_ddr4_c_mem_mem_bg                          (_connected_to_emif_s10_ddr4_c_mem_mem_bg_),                          //  output,    width = 2,                                         .mem_bg
		.emif_s10_ddr4_c_mem_mem_cke                         (_connected_to_emif_s10_ddr4_c_mem_mem_cke_),                         //  output,    width = 1,                                         .mem_cke
		.emif_s10_ddr4_c_mem_mem_cs_n                        (_connected_to_emif_s10_ddr4_c_mem_mem_cs_n_),                        //  output,    width = 1,                                         .mem_cs_n
		.emif_s10_ddr4_c_mem_mem_odt                         (_connected_to_emif_s10_ddr4_c_mem_mem_odt_),                         //  output,    width = 1,                                         .mem_odt
		.emif_s10_ddr4_c_mem_mem_reset_n                     (_connected_to_emif_s10_ddr4_c_mem_mem_reset_n_),                     //  output,    width = 1,                                         .mem_reset_n
		.emif_s10_ddr4_c_mem_mem_par                         (_connected_to_emif_s10_ddr4_c_mem_mem_par_),                         //  output,    width = 1,                                         .mem_par
		.emif_s10_ddr4_c_mem_mem_alert_n                     (_connected_to_emif_s10_ddr4_c_mem_mem_alert_n_),                     //   input,    width = 1,                                         .mem_alert_n
		.emif_s10_ddr4_c_mem_mem_dqs                         (_connected_to_emif_s10_ddr4_c_mem_mem_dqs_),                         //   inout,    width = 9,                                         .mem_dqs
		.emif_s10_ddr4_c_mem_mem_dqs_n                       (_connected_to_emif_s10_ddr4_c_mem_mem_dqs_n_),                       //   inout,    width = 9,                                         .mem_dqs_n
		.emif_s10_ddr4_c_mem_mem_dq                          (_connected_to_emif_s10_ddr4_c_mem_mem_dq_),                          //   inout,   width = 72,                                         .mem_dq
		.emif_s10_ddr4_c_mem_mem_dbi_n                       (_connected_to_emif_s10_ddr4_c_mem_mem_dbi_n_),                       //   inout,    width = 9,                                         .mem_dbi_n
		.emif_s10_ddr4_c_status_local_cal_success            (_connected_to_emif_s10_ddr4_c_status_local_cal_success_),            //  output,    width = 1,                   emif_s10_ddr4_c_status.local_cal_success
		.emif_s10_ddr4_c_status_local_cal_fail               (_connected_to_emif_s10_ddr4_c_status_local_cal_fail_),               //  output,    width = 1,                                         .local_cal_fail
		.emif_s10_ddr4_d_local_reset_req_local_reset_req     (_connected_to_emif_s10_ddr4_d_local_reset_req_local_reset_req_),     //   input,    width = 1,          emif_s10_ddr4_d_local_reset_req.local_reset_req
		.emif_s10_ddr4_d_local_reset_status_local_reset_done (_connected_to_emif_s10_ddr4_d_local_reset_status_local_reset_done_), //  output,    width = 1,       emif_s10_ddr4_d_local_reset_status.local_reset_done
		.emif_s10_ddr4_d_pll_ref_clk_clk                     (_connected_to_emif_s10_ddr4_d_pll_ref_clk_clk_),                     //   input,    width = 1,              emif_s10_ddr4_d_pll_ref_clk.clk
		.emif_s10_ddr4_d_oct_oct_rzqin                       (_connected_to_emif_s10_ddr4_d_oct_oct_rzqin_),                       //   input,    width = 1,                      emif_s10_ddr4_d_oct.oct_rzqin
		.emif_s10_ddr4_d_mem_mem_ck                          (_connected_to_emif_s10_ddr4_d_mem_mem_ck_),                          //  output,    width = 1,                      emif_s10_ddr4_d_mem.mem_ck
		.emif_s10_ddr4_d_mem_mem_ck_n                        (_connected_to_emif_s10_ddr4_d_mem_mem_ck_n_),                        //  output,    width = 1,                                         .mem_ck_n
		.emif_s10_ddr4_d_mem_mem_a                           (_connected_to_emif_s10_ddr4_d_mem_mem_a_),                           //  output,   width = 17,                                         .mem_a
		.emif_s10_ddr4_d_mem_mem_act_n                       (_connected_to_emif_s10_ddr4_d_mem_mem_act_n_),                       //  output,    width = 1,                                         .mem_act_n
		.emif_s10_ddr4_d_mem_mem_ba                          (_connected_to_emif_s10_ddr4_d_mem_mem_ba_),                          //  output,    width = 2,                                         .mem_ba
		.emif_s10_ddr4_d_mem_mem_bg                          (_connected_to_emif_s10_ddr4_d_mem_mem_bg_),                          //  output,    width = 2,                                         .mem_bg
		.emif_s10_ddr4_d_mem_mem_cke                         (_connected_to_emif_s10_ddr4_d_mem_mem_cke_),                         //  output,    width = 1,                                         .mem_cke
		.emif_s10_ddr4_d_mem_mem_cs_n                        (_connected_to_emif_s10_ddr4_d_mem_mem_cs_n_),                        //  output,    width = 1,                                         .mem_cs_n
		.emif_s10_ddr4_d_mem_mem_odt                         (_connected_to_emif_s10_ddr4_d_mem_mem_odt_),                         //  output,    width = 1,                                         .mem_odt
		.emif_s10_ddr4_d_mem_mem_reset_n                     (_connected_to_emif_s10_ddr4_d_mem_mem_reset_n_),                     //  output,    width = 1,                                         .mem_reset_n
		.emif_s10_ddr4_d_mem_mem_par                         (_connected_to_emif_s10_ddr4_d_mem_mem_par_),                         //  output,    width = 1,                                         .mem_par
		.emif_s10_ddr4_d_mem_mem_alert_n                     (_connected_to_emif_s10_ddr4_d_mem_mem_alert_n_),                     //   input,    width = 1,                                         .mem_alert_n
		.emif_s10_ddr4_d_mem_mem_dqs                         (_connected_to_emif_s10_ddr4_d_mem_mem_dqs_),                         //   inout,    width = 9,                                         .mem_dqs
		.emif_s10_ddr4_d_mem_mem_dqs_n                       (_connected_to_emif_s10_ddr4_d_mem_mem_dqs_n_),                       //   inout,    width = 9,                                         .mem_dqs_n
		.emif_s10_ddr4_d_mem_mem_dq                          (_connected_to_emif_s10_ddr4_d_mem_mem_dq_),                          //   inout,   width = 72,                                         .mem_dq
		.emif_s10_ddr4_d_mem_mem_dbi_n                       (_connected_to_emif_s10_ddr4_d_mem_mem_dbi_n_),                       //   inout,    width = 9,                                         .mem_dbi_n
		.emif_s10_ddr4_d_status_local_cal_success            (_connected_to_emif_s10_ddr4_d_status_local_cal_success_),            //  output,    width = 1,                   emif_s10_ddr4_d_status.local_cal_success
		.emif_s10_ddr4_d_status_local_cal_fail               (_connected_to_emif_s10_ddr4_d_status_local_cal_fail_),               //  output,    width = 1,                                         .local_cal_fail
		.iopll_0_locked_export                               (_connected_to_iopll_0_locked_export_),                               //  output,    width = 1,                           iopll_0_locked.export
		.reset_reset                                         (_connected_to_reset_reset_)                                          //   input,    width = 1,                                    reset.reset
	);

