/// Auto-generated register definitions for ADC
/// Device: ATSAMD21J18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21j18a::adc {

// ============================================================================
// ADC - Analog Digital Converter
// Base Address: 0x42004000
// ============================================================================

/// ADC Register Structure
struct ADC_Registers {

    /// Control A
    /// Offset: 0x0000
    volatile uint8_t CTRLA;

    /// Reference Control
    /// Offset: 0x0001
    volatile uint8_t REFCTRL;

    /// Average Control
    /// Offset: 0x0002
    volatile uint8_t AVGCTRL;

    /// Sampling Time Control
    /// Offset: 0x0003
    volatile uint8_t SAMPCTRL;

    /// Control B
    /// Offset: 0x0004
    volatile uint16_t CTRLB;
    uint8_t RESERVED_0006[2]; ///< Reserved

    /// Window Monitor Control
    /// Offset: 0x0008
    volatile uint8_t WINCTRL;
    uint8_t RESERVED_0009[3]; ///< Reserved

    /// Software Trigger
    /// Offset: 0x000C
    volatile uint8_t SWTRIG;
    uint8_t RESERVED_000D[3]; ///< Reserved

    /// Input Control
    /// Offset: 0x0010
    volatile uint32_t INPUTCTRL;

    /// Event Control
    /// Offset: 0x0014
    volatile uint8_t EVCTRL;
    uint8_t RESERVED_0015[1]; ///< Reserved

    /// Interrupt Enable Clear
    /// Offset: 0x0016
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x0017
    volatile uint8_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0018
    volatile uint8_t INTFLAG;

    /// Status
    /// Offset: 0x0019
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Result
    /// Offset: 0x001A
    /// Access: read-only
    volatile uint16_t RESULT;

    /// Window Monitor Lower Threshold
    /// Offset: 0x001C
    volatile uint16_t WINLT;
    uint8_t RESERVED_001E[2]; ///< Reserved

    /// Window Monitor Upper Threshold
    /// Offset: 0x0020
    volatile uint16_t WINUT;
    uint8_t RESERVED_0022[2]; ///< Reserved

    /// Gain Correction
    /// Offset: 0x0024
    volatile uint16_t GAINCORR;

    /// Offset Correction
    /// Offset: 0x0026
    volatile uint16_t OFFSETCORR;

    /// Calibration
    /// Offset: 0x0028
    volatile uint16_t CALIB;

    /// Debug Control
    /// Offset: 0x002A
    volatile uint8_t DBGCTRL;
};

static_assert(sizeof(ADC_Registers) >= 43, "ADC_Registers size mismatch");

/// ADC peripheral instance
constexpr ADC_Registers* ADC = 
    reinterpret_cast<ADC_Registers*>(0x42004000);

}  // namespace alloy::hal::atmel::samd21::atsamd21j18a::adc
