
02_assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008194  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08008328  08008328  00009328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008744  08008744  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008744  08008744  00009744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800874c  0800874c  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800874c  0800874c  0000974c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008750  08008750  00009750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008754  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          00000398  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000570  20000570  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fd6d  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023b5  00000000  00000000  00019f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  0001c330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c07  00000000  00000000  0001d298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022571  00000000  00000000  0001de9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000112aa  00000000  00000000  00040410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf675  00000000  00000000  000516ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00120d2f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005290  00000000  00000000  00120d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  00126004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800830c 	.word	0x0800830c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800830c 	.word	0x0800830c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <LIS3DSH_WriteIO>:

//Functions definitions
//Private functions
//1. Write IO
void LIS3DSH_WriteIO(uint8_t reg, uint8_t *dataW, uint8_t size)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiReg = reg;
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	73fb      	strb	r3, [r7, #15]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2108      	movs	r1, #8
 8000eec:	480c      	ldr	r0, [pc, #48]	@ (8000f20 <LIS3DSH_WriteIO+0x4c>)
 8000eee:	f001 fd69 	bl	80029c4 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, &spiReg, 1, 10);
 8000ef2:	f107 010f 	add.w	r1, r7, #15
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	2201      	movs	r2, #1
 8000efa:	480a      	ldr	r0, [pc, #40]	@ (8000f24 <LIS3DSH_WriteIO+0x50>)
 8000efc:	f002 fa9d 	bl	800343a <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Transmit(&accSPI_Handle, dataW, size, 10);
 8000f00:	79bb      	ldrb	r3, [r7, #6]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	230a      	movs	r3, #10
 8000f06:	6839      	ldr	r1, [r7, #0]
 8000f08:	4806      	ldr	r0, [pc, #24]	@ (8000f24 <LIS3DSH_WriteIO+0x50>)
 8000f0a:	f002 fa96 	bl	800343a <HAL_SPI_Transmit>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2108      	movs	r1, #8
 8000f12:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <LIS3DSH_WriteIO+0x4c>)
 8000f14:	f001 fd56 	bl	80029c4 <HAL_GPIO_WritePin>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40021000 	.word	0x40021000
 8000f24:	200001f4 	.word	0x200001f4

08000f28 <LIS3DSH_Init>:
}


//1. Accelerometer initialise function
void LIS3DSH_Init(SPI_HandleTypeDef *accSPI, LIS3DSH_InitTypeDef *accInitDef)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
	uint8_t spiData = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&accSPI_Handle, accSPI, sizeof(*accSPI));
 8000f36:	2258      	movs	r2, #88	@ 0x58
 8000f38:	6879      	ldr	r1, [r7, #4]
 8000f3a:	485b      	ldr	r0, [pc, #364]	@ (80010a8 <LIS3DSH_Init+0x180>)
 8000f3c:	f005 f999 	bl	8006272 <memcpy>
	//** 1. Enable Axes and Output Data Rate **//
	//Set CTRL REG4 settings value
	spiData |= (accInitDef->enableAxes & 0x07);		//Enable Axes
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	78db      	ldrb	r3, [r3, #3]
 8000f44:	b25b      	sxtb	r3, r3
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	b25a      	sxtb	r2, r3
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b25b      	sxtb	r3, r3
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->dataRate & 0xF0);			//Output Data Rate
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b25b      	sxtb	r3, r3
 8000f5e:	f023 030f 	bic.w	r3, r3, #15
 8000f62:	b25a      	sxtb	r2, r3
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG4_ADDR, &spiData, 1);
 8000f70:	f107 030f 	add.w	r3, r7, #15
 8000f74:	2201      	movs	r2, #1
 8000f76:	4619      	mov	r1, r3
 8000f78:	2020      	movs	r0, #32
 8000f7a:	f7ff ffab 	bl	8000ed4 <LIS3DSH_WriteIO>
	
	//** 2. Full-Scale selection, Anti-aliasing BW, self test and 4-wire SPI **//
	spiData = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->antiAliasingBW & 0xC0);		//Anti-aliasing BW
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	789b      	ldrb	r3, [r3, #2]
 8000f86:	b25b      	sxtb	r3, r3
 8000f88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f8c:	b25a      	sxtb	r2, r3
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	b25b      	sxtb	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->fullScale & 0x38);				//Full-Scale
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	785b      	ldrb	r3, [r3, #1]
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000fa4:	b25a      	sxtb	r2, r3
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	b25b      	sxtb	r3, r3
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG5_ADDR, &spiData, 1);
 8000fb2:	f107 030f 	add.w	r3, r7, #15
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4619      	mov	r1, r3
 8000fba:	2024      	movs	r0, #36	@ 0x24
 8000fbc:	f7ff ff8a 	bl	8000ed4 <LIS3DSH_WriteIO>
	
	//** 3. Interrupt Configuration **//
	if(accInitDef->interruptEnable)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	791b      	ldrb	r3, [r3, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d008      	beq.n	8000fda <LIS3DSH_Init+0xb2>
	{
		spiData = 0x88;
 8000fc8:	2388      	movs	r3, #136	@ 0x88
 8000fca:	73fb      	strb	r3, [r7, #15]
		//Write to accelerometer
		LIS3DSH_WriteIO(LIS3DSH_CTRL_REG3_ADDR, &spiData, 1);
 8000fcc:	f107 030f 	add.w	r3, r7, #15
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	2023      	movs	r0, #35	@ 0x23
 8000fd6:	f7ff ff7d 	bl	8000ed4 <LIS3DSH_WriteIO>
	}
	
	//Assign sensor sensitivity (based on Full-Scale)
	switch(accInitDef->fullScale)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b20      	cmp	r3, #32
 8000fe0:	d858      	bhi.n	8001094 <LIS3DSH_Init+0x16c>
 8000fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe8 <LIS3DSH_Init+0xc0>)
 8000fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe8:	0800106d 	.word	0x0800106d
 8000fec:	08001095 	.word	0x08001095
 8000ff0:	08001095 	.word	0x08001095
 8000ff4:	08001095 	.word	0x08001095
 8000ff8:	08001095 	.word	0x08001095
 8000ffc:	08001095 	.word	0x08001095
 8001000:	08001095 	.word	0x08001095
 8001004:	08001095 	.word	0x08001095
 8001008:	08001075 	.word	0x08001075
 800100c:	08001095 	.word	0x08001095
 8001010:	08001095 	.word	0x08001095
 8001014:	08001095 	.word	0x08001095
 8001018:	08001095 	.word	0x08001095
 800101c:	08001095 	.word	0x08001095
 8001020:	08001095 	.word	0x08001095
 8001024:	08001095 	.word	0x08001095
 8001028:	0800107d 	.word	0x0800107d
 800102c:	08001095 	.word	0x08001095
 8001030:	08001095 	.word	0x08001095
 8001034:	08001095 	.word	0x08001095
 8001038:	08001095 	.word	0x08001095
 800103c:	08001095 	.word	0x08001095
 8001040:	08001095 	.word	0x08001095
 8001044:	08001095 	.word	0x08001095
 8001048:	08001085 	.word	0x08001085
 800104c:	08001095 	.word	0x08001095
 8001050:	08001095 	.word	0x08001095
 8001054:	08001095 	.word	0x08001095
 8001058:	08001095 	.word	0x08001095
 800105c:	08001095 	.word	0x08001095
 8001060:	08001095 	.word	0x08001095
 8001064:	08001095 	.word	0x08001095
 8001068:	0800108d 	.word	0x0800108d
	{
		case LIS3DSH_FULLSCALE_2:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 800106c:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <LIS3DSH_Init+0x184>)
 800106e:	4a10      	ldr	r2, [pc, #64]	@ (80010b0 <LIS3DSH_Init+0x188>)
 8001070:	601a      	str	r2, [r3, #0]
			break;
 8001072:	e00f      	b.n	8001094 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_4:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8001074:	4b0d      	ldr	r3, [pc, #52]	@ (80010ac <LIS3DSH_Init+0x184>)
 8001076:	4a0f      	ldr	r2, [pc, #60]	@ (80010b4 <LIS3DSH_Init+0x18c>)
 8001078:	601a      	str	r2, [r3, #0]
			break;
 800107a:	e00b      	b.n	8001094 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_6:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <LIS3DSH_Init+0x184>)
 800107e:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <LIS3DSH_Init+0x190>)
 8001080:	601a      	str	r2, [r3, #0]
			break;
 8001082:	e007      	b.n	8001094 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_8:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8001084:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <LIS3DSH_Init+0x184>)
 8001086:	4a0d      	ldr	r2, [pc, #52]	@ (80010bc <LIS3DSH_Init+0x194>)
 8001088:	601a      	str	r2, [r3, #0]
			break;
 800108a:	e003      	b.n	8001094 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_16:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 800108c:	4b07      	ldr	r3, [pc, #28]	@ (80010ac <LIS3DSH_Init+0x184>)
 800108e:	4a0c      	ldr	r2, [pc, #48]	@ (80010c0 <LIS3DSH_Init+0x198>)
 8001090:	601a      	str	r2, [r3, #0]
			break;
 8001092:	bf00      	nop
	}
	_LIS3DHS_CS_DISABLE;
 8001094:	2201      	movs	r2, #1
 8001096:	2108      	movs	r1, #8
 8001098:	480a      	ldr	r0, [pc, #40]	@ (80010c4 <LIS3DSH_Init+0x19c>)
 800109a:	f001 fc93 	bl	80029c4 <HAL_GPIO_WritePin>
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200001f4 	.word	0x200001f4
 80010ac:	20000000 	.word	0x20000000
 80010b0:	3d75c28f 	.word	0x3d75c28f
 80010b4:	3df5c28f 	.word	0x3df5c28f
 80010b8:	3e3851ec 	.word	0x3e3851ec
 80010bc:	3e75c28f 	.word	0x3e75c28f
 80010c0:	3f3ae148 	.word	0x3f3ae148
 80010c4:	40021000 	.word	0x40021000

080010c8 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010d8:	d107      	bne.n	80010ea <HAL_TIM_PeriodElapsedCallback+0x22>
    {
        flag_10ms = 1;        // 10 ms tick flag
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80010dc:	2201      	movs	r2, #1
 80010de:	701a      	strb	r2, [r3, #0]
        tick_1s++;            // software counter
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3301      	adds	r3, #1
 80010e6:	4a05      	ldr	r2, [pc, #20]	@ (80010fc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010e8:	6013      	str	r3, [r2, #0]
    }
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000406 	.word	0x20000406
 80010fc:	20000408 	.word	0x20000408

08001100 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <HAL_SPI_TxRxCpltCallback+0x24>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d102      	bne.n	8001118 <HAL_SPI_TxRxCpltCallback+0x18>
    {
        spi_dma_done = 1;
 8001112:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
    }
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	40013000 	.word	0x40013000
 8001128:	20000404 	.word	0x20000404

0800112c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <HAL_SPI_ErrorCallback+0x24>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d102      	bne.n	8001144 <HAL_SPI_ErrorCallback+0x18>
    {
        spi_dma_error = 1;
 800113e:	4b05      	ldr	r3, [pc, #20]	@ (8001154 <HAL_SPI_ErrorCallback+0x28>)
 8001140:	2201      	movs	r2, #1
 8001142:	701a      	strb	r2, [r3, #0]
    }
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	40013000 	.word	0x40013000
 8001154:	20000405 	.word	0x20000405

08001158 <Read_LIS3DSH_DMA>:

void Read_LIS3DSH_DMA(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    // LIS3DSH OUT_X_L address = 0x28, set MSB=1 for read, bit6=1 for auto-increment
    spi_tx_buf[0] = 0x28 | 0xC0;
 800115c:	4b0d      	ldr	r3, [pc, #52]	@ (8001194 <Read_LIS3DSH_DMA+0x3c>)
 800115e:	22e8      	movs	r2, #232	@ 0xe8
 8001160:	701a      	strb	r2, [r3, #0]
    memset(&spi_tx_buf[1], 0x00, 6);
 8001162:	2206      	movs	r2, #6
 8001164:	2100      	movs	r1, #0
 8001166:	480c      	ldr	r0, [pc, #48]	@ (8001198 <Read_LIS3DSH_DMA+0x40>)
 8001168:	f005 f803 	bl	8006172 <memset>
    HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	2108      	movs	r1, #8
 8001170:	480a      	ldr	r0, [pc, #40]	@ (800119c <Read_LIS3DSH_DMA+0x44>)
 8001172:	f001 fc27 	bl	80029c4 <HAL_GPIO_WritePin>
    if (HAL_SPI_TransmitReceive_DMA(&hspi1, spi_tx_buf, spi_rx_buf, 7) != HAL_OK)
 8001176:	2307      	movs	r3, #7
 8001178:	4a09      	ldr	r2, [pc, #36]	@ (80011a0 <Read_LIS3DSH_DMA+0x48>)
 800117a:	4906      	ldr	r1, [pc, #24]	@ (8001194 <Read_LIS3DSH_DMA+0x3c>)
 800117c:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <Read_LIS3DSH_DMA+0x4c>)
 800117e:	f002 fd63 	bl	8003c48 <HAL_SPI_TransmitReceive_DMA>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d002      	beq.n	800118e <Read_LIS3DSH_DMA+0x36>
    {
        spi_dma_error = 1;
 8001188:	4b07      	ldr	r3, [pc, #28]	@ (80011a8 <Read_LIS3DSH_DMA+0x50>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]
    }
}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200003f4 	.word	0x200003f4
 8001198:	200003f5 	.word	0x200003f5
 800119c:	40021000 	.word	0x40021000
 80011a0:	200003fc 	.word	0x200003fc
 80011a4:	2000024c 	.word	0x2000024c
 80011a8:	20000405 	.word	0x20000405

080011ac <Process_SPI_Data>:

void Process_SPI_Data(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
    int16_t rawX = (int16_t)(spi_rx_buf[2] << 8 | spi_rx_buf[1]);
 80011b2:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011b4:	789b      	ldrb	r3, [r3, #2]
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	4b24      	ldr	r3, [pc, #144]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011be:	785b      	ldrb	r3, [r3, #1]
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	80fb      	strh	r3, [r7, #6]
    int16_t rawY = (int16_t)(spi_rx_buf[4] << 8 | spi_rx_buf[3]);
 80011c6:	4b22      	ldr	r3, [pc, #136]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011c8:	791b      	ldrb	r3, [r3, #4]
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b21a      	sxth	r2, r3
 80011d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011d2:	78db      	ldrb	r3, [r3, #3]
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	80bb      	strh	r3, [r7, #4]
    int16_t rawZ = (int16_t)(spi_rx_buf[6] << 8 | spi_rx_buf[5]);
 80011da:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011dc:	799b      	ldrb	r3, [r3, #6]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	021b      	lsls	r3, r3, #8
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <Process_SPI_Data+0xa4>)
 80011e6:	795b      	ldrb	r3, [r3, #5]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	807b      	strh	r3, [r7, #2]

    accelData.x = rawX * 0.06f;  // mg/LSB (for 2g)
 80011ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f2:	ee07 3a90 	vmov	s15, r3
 80011f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011fa:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001254 <Process_SPI_Data+0xa8>
 80011fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <Process_SPI_Data+0xac>)
 8001204:	edc3 7a00 	vstr	s15, [r3]
    accelData.y = rawY * 0.06f;
 8001208:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001214:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001254 <Process_SPI_Data+0xa8>
 8001218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121c:	4b0e      	ldr	r3, [pc, #56]	@ (8001258 <Process_SPI_Data+0xac>)
 800121e:	edc3 7a01 	vstr	s15, [r3, #4]
    accelData.z = rawZ * 0.06f;
 8001222:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001226:	ee07 3a90 	vmov	s15, r3
 800122a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800122e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001254 <Process_SPI_Data+0xa8>
 8001232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001236:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <Process_SPI_Data+0xac>)
 8001238:	edc3 7a02 	vstr	s15, [r3, #8]

    HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	2108      	movs	r1, #8
 8001240:	4806      	ldr	r0, [pc, #24]	@ (800125c <Process_SPI_Data+0xb0>)
 8001242:	f001 fbbf 	bl	80029c4 <HAL_GPIO_WritePin>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200003fc 	.word	0x200003fc
 8001254:	3d75c28f 	.word	0x3d75c28f
 8001258:	2000040c 	.word	0x2000040c
 800125c:	40021000 	.word	0x40021000

08001260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001260:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001264:	b0ab      	sub	sp, #172	@ 0xac
 8001266:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001268:	f000 fcf8 	bl	8001c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126c:	f000 f8d2 	bl	8001414 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001270:	f000 fa0e 	bl	8001690 <MX_GPIO_Init>
  MX_DMA_Init();
 8001274:	f000 f9e4 	bl	8001640 <MX_DMA_Init>
  MX_SPI1_Init();
 8001278:	f000 f936 	bl	80014e8 <MX_SPI1_Init>
  MX_TIM2_Init();
 800127c:	f000 f96a 	bl	8001554 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001280:	f000 f9b4 	bl	80015ec <MX_USART2_UART_Init>
  // --- Initialize LIS3DSH ---
  LIS3DSH_InitTypeDef accInit;
  accInit.enableAxes = LIS3DSH_XYZ_ENABLE;
 8001284:	2307      	movs	r3, #7
 8001286:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
  accInit.dataRate = LIS3DSH_DATARATE_100;
 800128a:	2360      	movs	r3, #96	@ 0x60
 800128c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  accInit.fullScale = LIS3DSH_FULLSCALE_2;
 8001290:	2300      	movs	r3, #0
 8001292:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
  //accInit.antiAliasingBW = LIS3DSH_AA_BW_50HZ;
  accInit.interruptEnable = 0; // were using polling/DMA
 8001296:	2300      	movs	r3, #0
 8001298:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

  LIS3DSH_Init(&hspi1, &accInit);
 800129c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80012a0:	4619      	mov	r1, r3
 80012a2:	484e      	ldr	r0, [pc, #312]	@ (80013dc <main+0x17c>)
 80012a4:	f7ff fe40 	bl	8000f28 <LIS3DSH_Init>
  HAL_Delay(10);
 80012a8:	200a      	movs	r0, #10
 80012aa:	f000 fd49 	bl	8001d40 <HAL_Delay>

  /* USER CODE BEGIN 2 */
  // --- WHO_AM_I check ---
  uint8_t regAddr = 0x0F | 0x80;
 80012ae:	238f      	movs	r3, #143	@ 0x8f
 80012b0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2108      	movs	r1, #8
 80012b8:	4849      	ldr	r0, [pc, #292]	@ (80013e0 <main+0x180>)
 80012ba:	f001 fb83 	bl	80029c4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, &regAddr, 1, HAL_MAX_DELAY);
 80012be:	f107 0187 	add.w	r1, r7, #135	@ 0x87
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295
 80012c6:	2201      	movs	r2, #1
 80012c8:	4844      	ldr	r0, [pc, #272]	@ (80013dc <main+0x17c>)
 80012ca:	f002 f8b6 	bl	800343a <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1, &who_am_i, 1, HAL_MAX_DELAY);
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	2201      	movs	r2, #1
 80012d4:	4943      	ldr	r1, [pc, #268]	@ (80013e4 <main+0x184>)
 80012d6:	4841      	ldr	r0, [pc, #260]	@ (80013dc <main+0x17c>)
 80012d8:	f002 f9f3 	bl	80036c2 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_SET);
 80012dc:	2201      	movs	r2, #1
 80012de:	2108      	movs	r1, #8
 80012e0:	483f      	ldr	r0, [pc, #252]	@ (80013e0 <main+0x180>)
 80012e2:	f001 fb6f 	bl	80029c4 <HAL_GPIO_WritePin>

  char msg[128];
  sprintf(msg, "\r\n[ID:%s] LIS3DSH WHO_AM_I=0x%02X\r\n", STUDENT_ID, who_am_i);
 80012e6:	4b3f      	ldr	r3, [pc, #252]	@ (80013e4 <main+0x184>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	1d38      	adds	r0, r7, #4
 80012ec:	4a3e      	ldr	r2, [pc, #248]	@ (80013e8 <main+0x188>)
 80012ee:	493f      	ldr	r1, [pc, #252]	@ (80013ec <main+0x18c>)
 80012f0:	f004 feda 	bl	80060a8 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7fe ffba 	bl	8000270 <strlen>
 80012fc:	4603      	mov	r3, r0
 80012fe:	b29a      	uxth	r2, r3
 8001300:	1d39      	adds	r1, r7, #4
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	483a      	ldr	r0, [pc, #232]	@ (80013f0 <main+0x190>)
 8001308:	f003 fc92 	bl	8004c30 <HAL_UART_Transmit>

  // --- Start 10 ms timer ---
  HAL_TIM_Base_Start_IT(&htim2);
 800130c:	4839      	ldr	r0, [pc, #228]	@ (80013f4 <main+0x194>)
 800130e:	f003 f81f 	bl	8004350 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (flag_10ms)
 8001312:	4b39      	ldr	r3, [pc, #228]	@ (80013f8 <main+0x198>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	b2db      	uxtb	r3, r3
 8001318:	2b00      	cmp	r3, #0
 800131a:	d004      	beq.n	8001326 <main+0xc6>
	        {
	            flag_10ms = 0;
 800131c:	4b36      	ldr	r3, [pc, #216]	@ (80013f8 <main+0x198>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
	            Read_LIS3DSH_DMA();
 8001322:	f7ff ff19 	bl	8001158 <Read_LIS3DSH_DMA>
	        }

	        if (spi_dma_done)
 8001326:	4b35      	ldr	r3, [pc, #212]	@ (80013fc <main+0x19c>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d004      	beq.n	800133a <main+0xda>
	        {
	            spi_dma_done = 0;
 8001330:	4b32      	ldr	r3, [pc, #200]	@ (80013fc <main+0x19c>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
	            Process_SPI_Data();
 8001336:	f7ff ff39 	bl	80011ac <Process_SPI_Data>
	        }

	        if (spi_dma_error)
 800133a:	4b31      	ldr	r3, [pc, #196]	@ (8001400 <main+0x1a0>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d014      	beq.n	800136e <main+0x10e>
	        {
	            spi_dma_error = 0;
 8001344:	4b2e      	ldr	r3, [pc, #184]	@ (8001400 <main+0x1a0>)
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
	            sprintf(msg, "[ID:%s] DMA=ERR\r\n", STUDENT_ID);
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4a26      	ldr	r2, [pc, #152]	@ (80013e8 <main+0x188>)
 800134e:	492d      	ldr	r1, [pc, #180]	@ (8001404 <main+0x1a4>)
 8001350:	4618      	mov	r0, r3
 8001352:	f004 fea9 	bl	80060a8 <siprintf>
	            HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4618      	mov	r0, r3
 800135a:	f7fe ff89 	bl	8000270 <strlen>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	1d39      	adds	r1, r7, #4
 8001364:	f04f 33ff 	mov.w	r3, #4294967295
 8001368:	4821      	ldr	r0, [pc, #132]	@ (80013f0 <main+0x190>)
 800136a:	f003 fc61 	bl	8004c30 <HAL_UART_Transmit>
	        }

	        // --- 2s UART report ---
	        if (tick_1s >= 200)   // 200  10ms = 2s
 800136e:	4b26      	ldr	r3, [pc, #152]	@ (8001408 <main+0x1a8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2bc7      	cmp	r3, #199	@ 0xc7
 8001374:	d9cd      	bls.n	8001312 <main+0xb2>
	        {
	            tick_1s = 0;
 8001376:	4b24      	ldr	r3, [pc, #144]	@ (8001408 <main+0x1a8>)
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]

	            sprintf(msg,
 800137c:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <main+0x184>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	461e      	mov	r6, r3
	                "[ID:%s] WHO_AM_I=0x%02X | X=%+0.2f | Y=%+0.2f | Z=%+0.2f | DMA=OK\r\n",
	                STUDENT_ID, who_am_i, accelData.x, accelData.y, accelData.z);
 8001382:	4b22      	ldr	r3, [pc, #136]	@ (800140c <main+0x1ac>)
 8001384:	681b      	ldr	r3, [r3, #0]
	            sprintf(msg,
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f8de 	bl	8000548 <__aeabi_f2d>
 800138c:	4604      	mov	r4, r0
 800138e:	460d      	mov	r5, r1
	                STUDENT_ID, who_am_i, accelData.x, accelData.y, accelData.z);
 8001390:	4b1e      	ldr	r3, [pc, #120]	@ (800140c <main+0x1ac>)
 8001392:	685b      	ldr	r3, [r3, #4]
	            sprintf(msg,
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f8d7 	bl	8000548 <__aeabi_f2d>
 800139a:	4680      	mov	r8, r0
 800139c:	4689      	mov	r9, r1
	                STUDENT_ID, who_am_i, accelData.x, accelData.y, accelData.z);
 800139e:	4b1b      	ldr	r3, [pc, #108]	@ (800140c <main+0x1ac>)
 80013a0:	689b      	ldr	r3, [r3, #8]
	            sprintf(msg,
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f8d0 	bl	8000548 <__aeabi_f2d>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	1d38      	adds	r0, r7, #4
 80013ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80013b2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80013b6:	e9cd 4500 	strd	r4, r5, [sp]
 80013ba:	4633      	mov	r3, r6
 80013bc:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <main+0x188>)
 80013be:	4914      	ldr	r1, [pc, #80]	@ (8001410 <main+0x1b0>)
 80013c0:	f004 fe72 	bl	80060a8 <siprintf>
	            HAL_UART_Transmit_DMA(&huart2, (uint8_t*)msg, strlen(msg));
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7fe ff52 	bl	8000270 <strlen>
 80013cc:	4603      	mov	r3, r0
 80013ce:	b29a      	uxth	r2, r3
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	4619      	mov	r1, r3
 80013d4:	4806      	ldr	r0, [pc, #24]	@ (80013f0 <main+0x190>)
 80013d6:	f003 fcb7 	bl	8004d48 <HAL_UART_Transmit_DMA>
	  if (flag_10ms)
 80013da:	e79a      	b.n	8001312 <main+0xb2>
 80013dc:	2000024c 	.word	0x2000024c
 80013e0:	40021000 	.word	0x40021000
 80013e4:	20000418 	.word	0x20000418
 80013e8:	08008328 	.word	0x08008328
 80013ec:	08008334 	.word	0x08008334
 80013f0:	200003ac 	.word	0x200003ac
 80013f4:	20000364 	.word	0x20000364
 80013f8:	20000406 	.word	0x20000406
 80013fc:	20000404 	.word	0x20000404
 8001400:	20000405 	.word	0x20000405
 8001404:	08008358 	.word	0x08008358
 8001408:	20000408 	.word	0x20000408
 800140c:	2000040c 	.word	0x2000040c
 8001410:	0800836c 	.word	0x0800836c

08001414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b094      	sub	sp, #80	@ 0x50
 8001418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141a:	f107 0320 	add.w	r3, r7, #32
 800141e:	2230      	movs	r2, #48	@ 0x30
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f004 fea5 	bl	8006172 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	4b28      	ldr	r3, [pc, #160]	@ (80014e0 <SystemClock_Config+0xcc>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001440:	4a27      	ldr	r2, [pc, #156]	@ (80014e0 <SystemClock_Config+0xcc>)
 8001442:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001446:	6413      	str	r3, [r2, #64]	@ 0x40
 8001448:	4b25      	ldr	r3, [pc, #148]	@ (80014e0 <SystemClock_Config+0xcc>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	4b22      	ldr	r3, [pc, #136]	@ (80014e4 <SystemClock_Config+0xd0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a21      	ldr	r2, [pc, #132]	@ (80014e4 <SystemClock_Config+0xd0>)
 800145e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001462:	6013      	str	r3, [r2, #0]
 8001464:	4b1f      	ldr	r3, [pc, #124]	@ (80014e4 <SystemClock_Config+0xd0>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001470:	2302      	movs	r3, #2
 8001472:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001474:	2301      	movs	r3, #1
 8001476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001478:	2310      	movs	r3, #16
 800147a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800147c:	2302      	movs	r3, #2
 800147e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001480:	2300      	movs	r3, #0
 8001482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001484:	2308      	movs	r3, #8
 8001486:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001488:	2354      	movs	r3, #84	@ 0x54
 800148a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800148c:	2302      	movs	r3, #2
 800148e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001490:	2307      	movs	r3, #7
 8001492:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001494:	f107 0320 	add.w	r3, r7, #32
 8001498:	4618      	mov	r0, r3
 800149a:	f001 faad 	bl	80029f8 <HAL_RCC_OscConfig>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014a4:	f000 f944 	bl	8001730 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a8:	230f      	movs	r3, #15
 80014aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ac:	2302      	movs	r3, #2
 80014ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014c0:	f107 030c 	add.w	r3, r7, #12
 80014c4:	2102      	movs	r1, #2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f001 fd0e 	bl	8002ee8 <HAL_RCC_ClockConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80014d2:	f000 f92d 	bl	8001730 <Error_Handler>
  }
}
 80014d6:	bf00      	nop
 80014d8:	3750      	adds	r7, #80	@ 0x50
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40007000 	.word	0x40007000

080014e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014ec:	4b17      	ldr	r3, [pc, #92]	@ (800154c <MX_SPI1_Init+0x64>)
 80014ee:	4a18      	ldr	r2, [pc, #96]	@ (8001550 <MX_SPI1_Init+0x68>)
 80014f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014f2:	4b16      	ldr	r3, [pc, #88]	@ (800154c <MX_SPI1_Init+0x64>)
 80014f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014fa:	4b14      	ldr	r3, [pc, #80]	@ (800154c <MX_SPI1_Init+0x64>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <MX_SPI1_Init+0x64>)
 8001502:	2200      	movs	r2, #0
 8001504:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <MX_SPI1_Init+0x64>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800150c:	4b0f      	ldr	r3, [pc, #60]	@ (800154c <MX_SPI1_Init+0x64>)
 800150e:	2200      	movs	r2, #0
 8001510:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <MX_SPI1_Init+0x64>)
 8001514:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001518:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800151a:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <MX_SPI1_Init+0x64>)
 800151c:	2210      	movs	r2, #16
 800151e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001520:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <MX_SPI1_Init+0x64>)
 8001522:	2200      	movs	r2, #0
 8001524:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001526:	4b09      	ldr	r3, [pc, #36]	@ (800154c <MX_SPI1_Init+0x64>)
 8001528:	2200      	movs	r2, #0
 800152a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800152c:	4b07      	ldr	r3, [pc, #28]	@ (800154c <MX_SPI1_Init+0x64>)
 800152e:	2200      	movs	r2, #0
 8001530:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001532:	4b06      	ldr	r3, [pc, #24]	@ (800154c <MX_SPI1_Init+0x64>)
 8001534:	220a      	movs	r2, #10
 8001536:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001538:	4804      	ldr	r0, [pc, #16]	@ (800154c <MX_SPI1_Init+0x64>)
 800153a:	f001 fef5 	bl	8003328 <HAL_SPI_Init>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001544:	f000 f8f4 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000024c 	.word	0x2000024c
 8001550:	40013000 	.word	0x40013000

08001554 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	463b      	mov	r3, r7
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001572:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001576:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8001578:	4b1b      	ldr	r3, [pc, #108]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800157a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800157e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001580:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001586:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001588:	2263      	movs	r2, #99	@ 0x63
 800158a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001598:	4813      	ldr	r0, [pc, #76]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800159a:	f002 fe89 	bl	80042b0 <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a4:	f000 f8c4 	bl	8001730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	4619      	mov	r1, r3
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <MX_TIM2_Init+0x94>)
 80015b6:	f003 f82b 	bl	8004610 <HAL_TIM_ConfigClockSource>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015c0:	f000 f8b6 	bl	8001730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_TIM2_Init+0x94>)
 80015d2:	f003 fa4d 	bl	8004a70 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015dc:	f000 f8a8 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000364 	.word	0x20000364

080015ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015f0:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	@ (800163c <MX_USART2_UART_Init+0x50>)
 80015f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015f6:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 80015f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001612:	220c      	movs	r2, #12
 8001614:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001622:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001624:	f003 fab4 	bl	8004b90 <HAL_UART_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800162e:	f000 f87f 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	200003ac 	.word	0x200003ac
 800163c:	40004400 	.word	0x40004400

08001640 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_DMA_Init+0x4c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a0f      	ldr	r2, [pc, #60]	@ (800168c <MX_DMA_Init+0x4c>)
 8001650:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <MX_DMA_Init+0x4c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	2038      	movs	r0, #56	@ 0x38
 8001668:	f000 fc69 	bl	8001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800166c:	2038      	movs	r0, #56	@ 0x38
 800166e:	f000 fc82 	bl	8001f76 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	203b      	movs	r0, #59	@ 0x3b
 8001678:	f000 fc61 	bl	8001f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800167c:	203b      	movs	r0, #59	@ 0x3b
 800167e:	f000 fc7a 	bl	8001f76 <HAL_NVIC_EnableIRQ>

}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800

08001690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
 80016aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016b0:	f043 0310 	orr.w	r3, r3, #16
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	60bb      	str	r3, [r7, #8]
 80016c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	607b      	str	r3, [r7, #4]
 80016c6:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a17      	ldr	r2, [pc, #92]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016cc:	f043 0301 	orr.w	r3, r3, #1
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <MX_GPIO_Init+0x98>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	2108      	movs	r1, #8
 80016e2:	4812      	ldr	r0, [pc, #72]	@ (800172c <MX_GPIO_Init+0x9c>)
 80016e4:	f001 f96e 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MEMS_CS_Pin */
  GPIO_InitStruct.Pin = MEMS_CS_Pin;
 80016e8:	2308      	movs	r3, #8
 80016ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MEMS_CS_GPIO_Port, &GPIO_InitStruct);
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4619      	mov	r1, r3
 80016fe:	480b      	ldr	r0, [pc, #44]	@ (800172c <MX_GPIO_Init+0x9c>)
 8001700:	f000 ffc4 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001704:	2301      	movs	r3, #1
 8001706:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001708:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800170c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	4619      	mov	r1, r3
 8001718:	4804      	ldr	r0, [pc, #16]	@ (800172c <MX_GPIO_Init+0x9c>)
 800171a:	f000 ffb7 	bl	800268c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800171e:	bf00      	nop
 8001720:	3720      	adds	r7, #32
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023800 	.word	0x40023800
 800172c:	40021000 	.word	0x40021000

08001730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <Error_Handler+0x4>

08001738 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	607b      	str	r3, [r7, #4]
 8001742:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <HAL_MspInit+0x4c>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001746:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <HAL_MspInit+0x4c>)
 8001748:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800174c:	6453      	str	r3, [r2, #68]	@ 0x44
 800174e:	4b0d      	ldr	r3, [pc, #52]	@ (8001784 <HAL_MspInit+0x4c>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001752:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	603b      	str	r3, [r7, #0]
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_MspInit+0x4c>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	4a08      	ldr	r2, [pc, #32]	@ (8001784 <HAL_MspInit+0x4c>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001768:	6413      	str	r3, [r2, #64]	@ 0x40
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_MspInit+0x4c>)
 800176c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800

08001788 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08a      	sub	sp, #40	@ 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a47      	ldr	r2, [pc, #284]	@ (80018c4 <HAL_SPI_MspInit+0x13c>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	f040 8088 	bne.w	80018bc <HAL_SPI_MspInit+0x134>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	4b45      	ldr	r3, [pc, #276]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b4:	4a44      	ldr	r2, [pc, #272]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80017bc:	4b42      	ldr	r3, [pc, #264]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	4b3e      	ldr	r3, [pc, #248]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d0:	4a3d      	ldr	r2, [pc, #244]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d8:	4b3b      	ldr	r3, [pc, #236]	@ (80018c8 <HAL_SPI_MspInit+0x140>)
 80017da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80017e4:	23e0      	movs	r3, #224	@ 0xe0
 80017e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e8:	2302      	movs	r3, #2
 80017ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f0:	2303      	movs	r3, #3
 80017f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017f4:	2305      	movs	r3, #5
 80017f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	4619      	mov	r1, r3
 80017fe:	4833      	ldr	r0, [pc, #204]	@ (80018cc <HAL_SPI_MspInit+0x144>)
 8001800:	f000 ff44 	bl	800268c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001804:	4b32      	ldr	r3, [pc, #200]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001806:	4a33      	ldr	r2, [pc, #204]	@ (80018d4 <HAL_SPI_MspInit+0x14c>)
 8001808:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800180a:	4b31      	ldr	r3, [pc, #196]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 800180c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001810:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001812:	4b2f      	ldr	r3, [pc, #188]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001814:	2240      	movs	r2, #64	@ 0x40
 8001816:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001818:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800181e:	4b2c      	ldr	r3, [pc, #176]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001820:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001824:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001826:	4b2a      	ldr	r3, [pc, #168]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001828:	2200      	movs	r2, #0
 800182a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800182c:	4b28      	ldr	r3, [pc, #160]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001832:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001834:	2200      	movs	r2, #0
 8001836:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001838:	4b25      	ldr	r3, [pc, #148]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 800183a:	2200      	movs	r2, #0
 800183c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800183e:	4b24      	ldr	r3, [pc, #144]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001840:	2200      	movs	r2, #0
 8001842:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001844:	4822      	ldr	r0, [pc, #136]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001846:	f000 fbb1 	bl	8001fac <HAL_DMA_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001850:	f7ff ff6e 	bl	8001730 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a1e      	ldr	r2, [pc, #120]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 8001858:	649a      	str	r2, [r3, #72]	@ 0x48
 800185a:	4a1d      	ldr	r2, [pc, #116]	@ (80018d0 <HAL_SPI_MspInit+0x148>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001860:	4b1d      	ldr	r3, [pc, #116]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001862:	4a1e      	ldr	r2, [pc, #120]	@ (80018dc <HAL_SPI_MspInit+0x154>)
 8001864:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001866:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001868:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800186c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800186e:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001874:	4b18      	ldr	r3, [pc, #96]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800187a:	4b17      	ldr	r3, [pc, #92]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 800187c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001880:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001884:	2200      	movs	r2, #0
 8001886:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001888:	4b13      	ldr	r3, [pc, #76]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 800188a:	2200      	movs	r2, #0
 800188c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001890:	2200      	movs	r2, #0
 8001892:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 8001896:	2200      	movs	r2, #0
 8001898:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 800189c:	2200      	movs	r2, #0
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80018a0:	480d      	ldr	r0, [pc, #52]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 80018a2:	f000 fb83 	bl	8001fac <HAL_DMA_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 80018ac:	f7ff ff40 	bl	8001730 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a09      	ldr	r2, [pc, #36]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 80018b4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80018b6:	4a08      	ldr	r2, [pc, #32]	@ (80018d8 <HAL_SPI_MspInit+0x150>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80018bc:	bf00      	nop
 80018be:	3728      	adds	r7, #40	@ 0x28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40013000 	.word	0x40013000
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020000 	.word	0x40020000
 80018d0:	200002a4 	.word	0x200002a4
 80018d4:	40026458 	.word	0x40026458
 80018d8:	20000304 	.word	0x20000304
 80018dc:	40026410 	.word	0x40026410

080018e0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018f0:	d115      	bne.n	800191e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001928 <HAL_TIM_Base_MspInit+0x48>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001928 <HAL_TIM_Base_MspInit+0x48>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6413      	str	r3, [r2, #64]	@ 0x40
 8001902:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <HAL_TIM_Base_MspInit+0x48>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	201c      	movs	r0, #28
 8001914:	f000 fb13 	bl	8001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001918:	201c      	movs	r0, #28
 800191a:	f000 fb2c 	bl	8001f76 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800

0800192c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	@ 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a19      	ldr	r2, [pc, #100]	@ (80019b0 <HAL_UART_MspInit+0x84>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d12b      	bne.n	80019a6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	4a17      	ldr	r2, [pc, #92]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 8001958:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800195c:	6413      	str	r3, [r2, #64]	@ 0x40
 800195e:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	4a10      	ldr	r2, [pc, #64]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6313      	str	r3, [r2, #48]	@ 0x30
 800197a:	4b0e      	ldr	r3, [pc, #56]	@ (80019b4 <HAL_UART_MspInit+0x88>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001986:	230c      	movs	r3, #12
 8001988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198a:	2302      	movs	r3, #2
 800198c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001992:	2303      	movs	r3, #3
 8001994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001996:	2307      	movs	r3, #7
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <HAL_UART_MspInit+0x8c>)
 80019a2:	f000 fe73 	bl	800268c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80019a6:	bf00      	nop
 80019a8:	3728      	adds	r7, #40	@ 0x28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40004400 	.word	0x40004400
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020000 	.word	0x40020000

080019bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <NMI_Handler+0x4>

080019c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <HardFault_Handler+0x4>

080019cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <MemManage_Handler+0x4>

080019d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a12:	f000 f975 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a20:	4802      	ldr	r0, [pc, #8]	@ (8001a2c <TIM2_IRQHandler+0x10>)
 8001a22:	f002 fd05 	bl	8004430 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000364 	.word	0x20000364

08001a30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001a34:	4802      	ldr	r0, [pc, #8]	@ (8001a40 <DMA2_Stream0_IRQHandler+0x10>)
 8001a36:	f000 fbbf 	bl	80021b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000304 	.word	0x20000304

08001a44 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001a48:	4802      	ldr	r0, [pc, #8]	@ (8001a54 <DMA2_Stream3_IRQHandler+0x10>)
 8001a4a:	f000 fbb5 	bl	80021b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	200002a4 	.word	0x200002a4

08001a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_kill>:

int _kill(int pid, int sig)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a72:	f004 fbd1 	bl	8006218 <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2216      	movs	r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_exit>:

void _exit (int status)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ffe7 	bl	8001a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a9a:	bf00      	nop
 8001a9c:	e7fd      	b.n	8001a9a <_exit+0x12>

08001a9e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e00a      	b.n	8001ac6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ab0:	f3af 8000 	nop.w
 8001ab4:	4601      	mov	r1, r0
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	60ba      	str	r2, [r7, #8]
 8001abc:	b2ca      	uxtb	r2, r1
 8001abe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	697a      	ldr	r2, [r7, #20]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	dbf0      	blt.n	8001ab0 <_read+0x12>
  }

  return len;
 8001ace:	687b      	ldr	r3, [r7, #4]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	e009      	b.n	8001afe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	1c5a      	adds	r2, r3, #1
 8001aee:	60ba      	str	r2, [r7, #8]
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	3301      	adds	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	dbf1      	blt.n	8001aea <_write+0x12>
  }
  return len;
 8001b06:	687b      	ldr	r3, [r7, #4]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_close>:

int _close(int file)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b38:	605a      	str	r2, [r3, #4]
  return 0;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_isatty>:

int _isatty(int file)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b50:	2301      	movs	r3, #1
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b085      	sub	sp, #20
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	@ (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f004 fb36 	bl	8006218 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	@ (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	2000041c 	.word	0x2000041c
 8001be0:	20000570 	.word	0x20000570

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c0c:	f7ff ffea 	bl	8001be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c10:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c12:	490d      	ldr	r1, [pc, #52]	@ (8001c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c14:	4a0d      	ldr	r2, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c28:	4c0a      	ldr	r4, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c36:	f004 faf5 	bl	8006224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff fb11 	bl	8001260 <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c4c:	08008754 	.word	0x08008754
  ldr r2, =_sbss
 8001c50:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c54:	20000570 	.word	0x20000570

08001c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC_IRQHandler>
	...

08001c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c60:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	@ (8001c9c <HAL_Init+0x40>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <HAL_Init+0x40>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_Init+0x40>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <HAL_Init+0x40>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 f94f 	bl	8001f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fd52 	bl	8001738 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 f967 	bl	8001f92 <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f000 f92f 	bl	8001f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	2000000c 	.word	0x2000000c
 8001cfc:	20000008 	.word	0x20000008

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	20000420 	.word	0x20000420

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000420 	.word	0x20000420

08001d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff ffee 	bl	8001d28 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	d005      	beq.n	8001d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_Delay+0x44>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d66:	bf00      	nop
 8001d68:	f7ff ffde 	bl	8001d28 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d8f7      	bhi.n	8001d68 <HAL_Delay+0x28>
  {
  }
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	2000000c 	.word	0x2000000c

08001d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d98:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001da4:	4013      	ands	r3, r2
 8001da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001db0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dba:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	60d3      	str	r3, [r2, #12]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd4:	4b04      	ldr	r3, [pc, #16]	@ (8001de8 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	f003 0307 	and.w	r3, r3, #7
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	db0b      	blt.n	8001e16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	f003 021f 	and.w	r2, r3, #31
 8001e04:	4907      	ldr	r1, [pc, #28]	@ (8001e24 <__NVIC_EnableIRQ+0x38>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	095b      	lsrs	r3, r3, #5
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000e100 	.word	0xe000e100

08001e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	6039      	str	r1, [r7, #0]
 8001e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	db0a      	blt.n	8001e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	b2da      	uxtb	r2, r3
 8001e40:	490c      	ldr	r1, [pc, #48]	@ (8001e74 <__NVIC_SetPriority+0x4c>)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	0112      	lsls	r2, r2, #4
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e50:	e00a      	b.n	8001e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	b2da      	uxtb	r2, r3
 8001e56:	4908      	ldr	r1, [pc, #32]	@ (8001e78 <__NVIC_SetPriority+0x50>)
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	3b04      	subs	r3, #4
 8001e60:	0112      	lsls	r2, r2, #4
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	440b      	add	r3, r1
 8001e66:	761a      	strb	r2, [r3, #24]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000e100 	.word	0xe000e100
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b089      	sub	sp, #36	@ 0x24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	f1c3 0307 	rsb	r3, r3, #7
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	bf28      	it	cs
 8001e9a:	2304      	movcs	r3, #4
 8001e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	2b06      	cmp	r3, #6
 8001ea4:	d902      	bls.n	8001eac <NVIC_EncodePriority+0x30>
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	3b03      	subs	r3, #3
 8001eaa:	e000      	b.n	8001eae <NVIC_EncodePriority+0x32>
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	43da      	mvns	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa01 f303 	lsl.w	r3, r1, r3
 8001ece:	43d9      	mvns	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed4:	4313      	orrs	r3, r2
         );
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3724      	adds	r7, #36	@ 0x24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
	...

08001ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ef4:	d301      	bcc.n	8001efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e00f      	b.n	8001f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efa:	4a0a      	ldr	r2, [pc, #40]	@ (8001f24 <SysTick_Config+0x40>)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f02:	210f      	movs	r1, #15
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295
 8001f08:	f7ff ff8e 	bl	8001e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f0c:	4b05      	ldr	r3, [pc, #20]	@ (8001f24 <SysTick_Config+0x40>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f12:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <SysTick_Config+0x40>)
 8001f14:	2207      	movs	r2, #7
 8001f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	e000e010 	.word	0xe000e010

08001f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff ff29 	bl	8001d88 <__NVIC_SetPriorityGrouping>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	607a      	str	r2, [r7, #4]
 8001f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f50:	f7ff ff3e 	bl	8001dd0 <__NVIC_GetPriorityGrouping>
 8001f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	68b9      	ldr	r1, [r7, #8]
 8001f5a:	6978      	ldr	r0, [r7, #20]
 8001f5c:	f7ff ff8e 	bl	8001e7c <NVIC_EncodePriority>
 8001f60:	4602      	mov	r2, r0
 8001f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff5d 	bl	8001e28 <__NVIC_SetPriority>
}
 8001f6e:	bf00      	nop
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff31 	bl	8001dec <__NVIC_EnableIRQ>
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b082      	sub	sp, #8
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ffa2 	bl	8001ee4 <SysTick_Config>
 8001fa0:	4603      	mov	r3, r0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff feb6 	bl	8001d28 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d101      	bne.n	8001fc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e099      	b.n	80020fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0201 	bic.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fe8:	e00f      	b.n	800200a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fea:	f7ff fe9d 	bl	8001d28 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b05      	cmp	r3, #5
 8001ff6:	d908      	bls.n	800200a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2203      	movs	r2, #3
 8002002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e078      	b.n	80020fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1e8      	bne.n	8001fea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002020:	697a      	ldr	r2, [r7, #20]
 8002022:	4b38      	ldr	r3, [pc, #224]	@ (8002104 <HAL_DMA_Init+0x158>)
 8002024:	4013      	ands	r3, r2
 8002026:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002036:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800204e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	4313      	orrs	r3, r2
 800205a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002060:	2b04      	cmp	r3, #4
 8002062:	d107      	bne.n	8002074 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206c:	4313      	orrs	r3, r2
 800206e:	697a      	ldr	r2, [r7, #20]
 8002070:	4313      	orrs	r3, r2
 8002072:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f023 0307 	bic.w	r3, r3, #7
 800208a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002090:	697a      	ldr	r2, [r7, #20]
 8002092:	4313      	orrs	r3, r2
 8002094:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209a:	2b04      	cmp	r3, #4
 800209c:	d117      	bne.n	80020ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	4313      	orrs	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00e      	beq.n	80020ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 fa6f 	bl	8002594 <DMA_CheckFifoParam>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2240      	movs	r2, #64	@ 0x40
 80020c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80020ca:	2301      	movs	r3, #1
 80020cc:	e016      	b.n	80020fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fa26 	bl	8002528 <DMA_CalcBaseAndBitshift>
 80020dc:	4603      	mov	r3, r0
 80020de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e4:	223f      	movs	r2, #63	@ 0x3f
 80020e6:	409a      	lsls	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	f010803f 	.word	0xf010803f

08002108 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002116:	2300      	movs	r3, #0
 8002118:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002126:	2b01      	cmp	r3, #1
 8002128:	d101      	bne.n	800212e <HAL_DMA_Start_IT+0x26>
 800212a:	2302      	movs	r3, #2
 800212c:	e040      	b.n	80021b0 <HAL_DMA_Start_IT+0xa8>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d12f      	bne.n	80021a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2202      	movs	r2, #2
 8002146:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 f9b8 	bl	80024cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002160:	223f      	movs	r2, #63	@ 0x3f
 8002162:	409a      	lsls	r2, r3
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f042 0216 	orr.w	r2, r2, #22
 8002176:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	2b00      	cmp	r3, #0
 800217e:	d007      	beq.n	8002190 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f042 0208 	orr.w	r2, r2, #8
 800218e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f042 0201 	orr.w	r2, r2, #1
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	e005      	b.n	80021ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80021aa:	2302      	movs	r3, #2
 80021ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80021ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021c4:	4b8e      	ldr	r3, [pc, #568]	@ (8002400 <HAL_DMA_IRQHandler+0x248>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a8e      	ldr	r2, [pc, #568]	@ (8002404 <HAL_DMA_IRQHandler+0x24c>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	0a9b      	lsrs	r3, r3, #10
 80021d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2208      	movs	r2, #8
 80021e4:	409a      	lsls	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d01a      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d013      	beq.n	8002224 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0204 	bic.w	r2, r2, #4
 800220a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002210:	2208      	movs	r2, #8
 8002212:	409a      	lsls	r2, r3
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221c:	f043 0201 	orr.w	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002228:	2201      	movs	r2, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	4013      	ands	r3, r2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00b      	beq.n	800225a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002246:	2201      	movs	r2, #1
 8002248:	409a      	lsls	r2, r3
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002252:	f043 0202 	orr.w	r2, r3, #2
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225e:	2204      	movs	r2, #4
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d012      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d00b      	beq.n	8002290 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800227c:	2204      	movs	r2, #4
 800227e:	409a      	lsls	r2, r3
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002288:	f043 0204 	orr.w	r2, r3, #4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002294:	2210      	movs	r2, #16
 8002296:	409a      	lsls	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d043      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d03c      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b2:	2210      	movs	r2, #16
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d018      	beq.n	80022fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d108      	bne.n	80022e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d024      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	4798      	blx	r3
 80022e6:	e01f      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01b      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	4798      	blx	r3
 80022f8:	e016      	b.n	8002328 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d107      	bne.n	8002318 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0208 	bic.w	r2, r2, #8
 8002316:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232c:	2220      	movs	r2, #32
 800232e:	409a      	lsls	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 808f 	beq.w	8002458 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	2b00      	cmp	r3, #0
 8002346:	f000 8087 	beq.w	8002458 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234e:	2220      	movs	r2, #32
 8002350:	409a      	lsls	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b05      	cmp	r3, #5
 8002360:	d136      	bne.n	80023d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0216 	bic.w	r2, r2, #22
 8002370:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695a      	ldr	r2, [r3, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002380:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d103      	bne.n	8002392 <HAL_DMA_IRQHandler+0x1da>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800238e:	2b00      	cmp	r3, #0
 8002390:	d007      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0208 	bic.w	r2, r2, #8
 80023a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a6:	223f      	movs	r2, #63	@ 0x3f
 80023a8:	409a      	lsls	r2, r3
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d07e      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	4798      	blx	r3
        }
        return;
 80023ce:	e079      	b.n	80024c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d01d      	beq.n	800241a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d10d      	bne.n	8002408 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d031      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
 80023fc:	e02c      	b.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
 80023fe:	bf00      	nop
 8002400:	20000004 	.word	0x20000004
 8002404:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800240c:	2b00      	cmp	r3, #0
 800240e:	d023      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e01e      	b.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10f      	bne.n	8002448 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0210 	bic.w	r2, r2, #16
 8002436:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245c:	2b00      	cmp	r3, #0
 800245e:	d032      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	2b00      	cmp	r3, #0
 800246a:	d022      	beq.n	80024b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2205      	movs	r2, #5
 8002470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f022 0201 	bic.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	3301      	adds	r3, #1
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	429a      	cmp	r2, r3
 800248e:	d307      	bcc.n	80024a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f2      	bne.n	8002484 <HAL_DMA_IRQHandler+0x2cc>
 800249e:	e000      	b.n	80024a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	4798      	blx	r3
 80024c2:	e000      	b.n	80024c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024c4:	bf00      	nop
    }
  }
}
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80024e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b40      	cmp	r3, #64	@ 0x40
 80024f8:	d108      	bne.n	800250c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800250a:	e007      	b.n	800251c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	60da      	str	r2, [r3, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3b10      	subs	r3, #16
 8002538:	4a14      	ldr	r2, [pc, #80]	@ (800258c <DMA_CalcBaseAndBitshift+0x64>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002542:	4a13      	ldr	r2, [pc, #76]	@ (8002590 <DMA_CalcBaseAndBitshift+0x68>)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4413      	add	r3, r2
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b03      	cmp	r3, #3
 8002554:	d909      	bls.n	800256a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800255e:	f023 0303 	bic.w	r3, r3, #3
 8002562:	1d1a      	adds	r2, r3, #4
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	659a      	str	r2, [r3, #88]	@ 0x58
 8002568:	e007      	b.n	800257a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	aaaaaaab 	.word	0xaaaaaaab
 8002590:	080083c8 	.word	0x080083c8

08002594 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11f      	bne.n	80025ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d856      	bhi.n	8002662 <DMA_CheckFifoParam+0xce>
 80025b4:	a201      	add	r2, pc, #4	@ (adr r2, 80025bc <DMA_CheckFifoParam+0x28>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025df 	.word	0x080025df
 80025c4:	080025cd 	.word	0x080025cd
 80025c8:	08002663 	.word	0x08002663
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d046      	beq.n	8002666 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025dc:	e043      	b.n	8002666 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025e6:	d140      	bne.n	800266a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025ec:	e03d      	b.n	800266a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025f6:	d121      	bne.n	800263c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d837      	bhi.n	800266e <DMA_CheckFifoParam+0xda>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <DMA_CheckFifoParam+0x70>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	08002615 	.word	0x08002615
 8002608:	0800261b 	.word	0x0800261b
 800260c:	08002615 	.word	0x08002615
 8002610:	0800262d 	.word	0x0800262d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	73fb      	strb	r3, [r7, #15]
      break;
 8002618:	e030      	b.n	800267c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d025      	beq.n	8002672 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262a:	e022      	b.n	8002672 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002630:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002634:	d11f      	bne.n	8002676 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800263a:	e01c      	b.n	8002676 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d903      	bls.n	800264a <DMA_CheckFifoParam+0xb6>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2b03      	cmp	r3, #3
 8002646:	d003      	beq.n	8002650 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002648:	e018      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
      break;
 800264e:	e015      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00e      	beq.n	800267a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e00b      	b.n	800267a <DMA_CheckFifoParam+0xe6>
      break;
 8002662:	bf00      	nop
 8002664:	e00a      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 8002666:	bf00      	nop
 8002668:	e008      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800266a:	bf00      	nop
 800266c:	e006      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800266e:	bf00      	nop
 8002670:	e004      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 8002672:	bf00      	nop
 8002674:	e002      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;   
 8002676:	bf00      	nop
 8002678:	e000      	b.n	800267c <DMA_CheckFifoParam+0xe8>
      break;
 800267a:	bf00      	nop
    }
  } 
  
  return status; 
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop

0800268c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800268c:	b480      	push	{r7}
 800268e:	b089      	sub	sp, #36	@ 0x24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800269a:	2300      	movs	r3, #0
 800269c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	e16b      	b.n	8002980 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a8:	2201      	movs	r2, #1
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4013      	ands	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 815a 	bne.w	800297a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d005      	beq.n	80026de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d130      	bne.n	8002740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	2203      	movs	r2, #3
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002714:	2201      	movs	r2, #1
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	091b      	lsrs	r3, r3, #4
 800272a:	f003 0201 	and.w	r2, r3, #1
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b03      	cmp	r3, #3
 800274a:	d017      	beq.n	800277c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4013      	ands	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d123      	bne.n	80027d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	08da      	lsrs	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3208      	adds	r2, #8
 8002790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	220f      	movs	r2, #15
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	08da      	lsrs	r2, r3, #3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3208      	adds	r2, #8
 80027ca:	69b9      	ldr	r1, [r7, #24]
 80027cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	2203      	movs	r2, #3
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 0203 	and.w	r2, r3, #3
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800280c:	2b00      	cmp	r3, #0
 800280e:	f000 80b4 	beq.w	800297a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 8002818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281a:	4a5f      	ldr	r2, [pc, #380]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 800281c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002820:	6453      	str	r3, [r2, #68]	@ 0x44
 8002822:	4b5d      	ldr	r3, [pc, #372]	@ (8002998 <HAL_GPIO_Init+0x30c>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800282e:	4a5b      	ldr	r2, [pc, #364]	@ (800299c <HAL_GPIO_Init+0x310>)
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	089b      	lsrs	r3, r3, #2
 8002834:	3302      	adds	r3, #2
 8002836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	220f      	movs	r2, #15
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a52      	ldr	r2, [pc, #328]	@ (80029a0 <HAL_GPIO_Init+0x314>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d02b      	beq.n	80028b2 <HAL_GPIO_Init+0x226>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a51      	ldr	r2, [pc, #324]	@ (80029a4 <HAL_GPIO_Init+0x318>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d025      	beq.n	80028ae <HAL_GPIO_Init+0x222>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a50      	ldr	r2, [pc, #320]	@ (80029a8 <HAL_GPIO_Init+0x31c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d01f      	beq.n	80028aa <HAL_GPIO_Init+0x21e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4f      	ldr	r2, [pc, #316]	@ (80029ac <HAL_GPIO_Init+0x320>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d019      	beq.n	80028a6 <HAL_GPIO_Init+0x21a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4e      	ldr	r2, [pc, #312]	@ (80029b0 <HAL_GPIO_Init+0x324>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d013      	beq.n	80028a2 <HAL_GPIO_Init+0x216>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a4d      	ldr	r2, [pc, #308]	@ (80029b4 <HAL_GPIO_Init+0x328>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00d      	beq.n	800289e <HAL_GPIO_Init+0x212>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a4c      	ldr	r2, [pc, #304]	@ (80029b8 <HAL_GPIO_Init+0x32c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d007      	beq.n	800289a <HAL_GPIO_Init+0x20e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4b      	ldr	r2, [pc, #300]	@ (80029bc <HAL_GPIO_Init+0x330>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d101      	bne.n	8002896 <HAL_GPIO_Init+0x20a>
 8002892:	2307      	movs	r3, #7
 8002894:	e00e      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 8002896:	2308      	movs	r3, #8
 8002898:	e00c      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 800289a:	2306      	movs	r3, #6
 800289c:	e00a      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 800289e:	2305      	movs	r3, #5
 80028a0:	e008      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028a2:	2304      	movs	r3, #4
 80028a4:	e006      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028a6:	2303      	movs	r3, #3
 80028a8:	e004      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e002      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028ae:	2301      	movs	r3, #1
 80028b0:	e000      	b.n	80028b4 <HAL_GPIO_Init+0x228>
 80028b2:	2300      	movs	r3, #0
 80028b4:	69fa      	ldr	r2, [r7, #28]
 80028b6:	f002 0203 	and.w	r2, r2, #3
 80028ba:	0092      	lsls	r2, r2, #2
 80028bc:	4093      	lsls	r3, r2
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028c4:	4935      	ldr	r1, [pc, #212]	@ (800299c <HAL_GPIO_Init+0x310>)
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028d2:	4b3b      	ldr	r3, [pc, #236]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	43db      	mvns	r3, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028f6:	4a32      	ldr	r2, [pc, #200]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028fc:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002920:	4a27      	ldr	r2, [pc, #156]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002926:	4b26      	ldr	r3, [pc, #152]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800294a:	4a1d      	ldr	r2, [pc, #116]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002950:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002974:	4a12      	ldr	r2, [pc, #72]	@ (80029c0 <HAL_GPIO_Init+0x334>)
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3301      	adds	r3, #1
 800297e:	61fb      	str	r3, [r7, #28]
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2b0f      	cmp	r3, #15
 8002984:	f67f ae90 	bls.w	80026a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002988:	bf00      	nop
 800298a:	bf00      	nop
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40023800 	.word	0x40023800
 800299c:	40013800 	.word	0x40013800
 80029a0:	40020000 	.word	0x40020000
 80029a4:	40020400 	.word	0x40020400
 80029a8:	40020800 	.word	0x40020800
 80029ac:	40020c00 	.word	0x40020c00
 80029b0:	40021000 	.word	0x40021000
 80029b4:	40021400 	.word	0x40021400
 80029b8:	40021800 	.word	0x40021800
 80029bc:	40021c00 	.word	0x40021c00
 80029c0:	40013c00 	.word	0x40013c00

080029c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	807b      	strh	r3, [r7, #2]
 80029d0:	4613      	mov	r3, r2
 80029d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029d4:	787b      	ldrb	r3, [r7, #1]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029da:	887a      	ldrh	r2, [r7, #2]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029e0:	e003      	b.n	80029ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029e2:	887b      	ldrh	r3, [r7, #2]
 80029e4:	041a      	lsls	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	619a      	str	r2, [r3, #24]
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
	...

080029f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e267      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d075      	beq.n	8002b02 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a16:	4b88      	ldr	r3, [pc, #544]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 030c 	and.w	r3, r3, #12
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	d00c      	beq.n	8002a3c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a22:	4b85      	ldr	r3, [pc, #532]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d112      	bne.n	8002a54 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2e:	4b82      	ldr	r3, [pc, #520]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a3a:	d10b      	bne.n	8002a54 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d05b      	beq.n	8002b00 <HAL_RCC_OscConfig+0x108>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d157      	bne.n	8002b00 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e242      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5c:	d106      	bne.n	8002a6c <HAL_RCC_OscConfig+0x74>
 8002a5e:	4b76      	ldr	r3, [pc, #472]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a75      	ldr	r2, [pc, #468]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	e01d      	b.n	8002aa8 <HAL_RCC_OscConfig+0xb0>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a74:	d10c      	bne.n	8002a90 <HAL_RCC_OscConfig+0x98>
 8002a76:	4b70      	ldr	r3, [pc, #448]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a6f      	ldr	r2, [pc, #444]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	4b6d      	ldr	r3, [pc, #436]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a6c      	ldr	r2, [pc, #432]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	e00b      	b.n	8002aa8 <HAL_RCC_OscConfig+0xb0>
 8002a90:	4b69      	ldr	r3, [pc, #420]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a68      	ldr	r2, [pc, #416]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a9a:	6013      	str	r3, [r2, #0]
 8002a9c:	4b66      	ldr	r3, [pc, #408]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a65      	ldr	r2, [pc, #404]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002aa2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aa6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d013      	beq.n	8002ad8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab0:	f7ff f93a 	bl	8001d28 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab8:	f7ff f936 	bl	8001d28 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b64      	cmp	r3, #100	@ 0x64
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e207      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aca:	4b5b      	ldr	r3, [pc, #364]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0xc0>
 8002ad6:	e014      	b.n	8002b02 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad8:	f7ff f926 	bl	8001d28 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae0:	f7ff f922 	bl	8001d28 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b64      	cmp	r3, #100	@ 0x64
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e1f3      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af2:	4b51      	ldr	r3, [pc, #324]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1f0      	bne.n	8002ae0 <HAL_RCC_OscConfig+0xe8>
 8002afe:	e000      	b.n	8002b02 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d063      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d00b      	beq.n	8002b32 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b1a:	4b47      	ldr	r3, [pc, #284]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d11c      	bne.n	8002b60 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b26:	4b44      	ldr	r3, [pc, #272]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d116      	bne.n	8002b60 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b32:	4b41      	ldr	r3, [pc, #260]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_RCC_OscConfig+0x152>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d001      	beq.n	8002b4a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e1c7      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	4937      	ldr	r1, [pc, #220]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b5e:	e03a      	b.n	8002bd6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d020      	beq.n	8002baa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b68:	4b34      	ldr	r3, [pc, #208]	@ (8002c3c <HAL_RCC_OscConfig+0x244>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6e:	f7ff f8db 	bl	8001d28 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b76:	f7ff f8d7 	bl	8001d28 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e1a8      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	4b2b      	ldr	r3, [pc, #172]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0f0      	beq.n	8002b76 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b94:	4b28      	ldr	r3, [pc, #160]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	4925      	ldr	r1, [pc, #148]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	600b      	str	r3, [r1, #0]
 8002ba8:	e015      	b.n	8002bd6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002baa:	4b24      	ldr	r3, [pc, #144]	@ (8002c3c <HAL_RCC_OscConfig+0x244>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7ff f8ba 	bl	8001d28 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb8:	f7ff f8b6 	bl	8001d28 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e187      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bca:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d036      	beq.n	8002c50 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d016      	beq.n	8002c18 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bea:	4b15      	ldr	r3, [pc, #84]	@ (8002c40 <HAL_RCC_OscConfig+0x248>)
 8002bec:	2201      	movs	r2, #1
 8002bee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf0:	f7ff f89a 	bl	8001d28 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bf8:	f7ff f896 	bl	8001d28 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e167      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x200>
 8002c16:	e01b      	b.n	8002c50 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c18:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <HAL_RCC_OscConfig+0x248>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c1e:	f7ff f883 	bl	8001d28 <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c24:	e00e      	b.n	8002c44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c26:	f7ff f87f 	bl	8001d28 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d907      	bls.n	8002c44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e150      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	42470000 	.word	0x42470000
 8002c40:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c44:	4b88      	ldr	r3, [pc, #544]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002c46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1ea      	bne.n	8002c26 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	f000 8097 	beq.w	8002d8c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c62:	4b81      	ldr	r3, [pc, #516]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10f      	bne.n	8002c8e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60bb      	str	r3, [r7, #8]
 8002c72:	4b7d      	ldr	r3, [pc, #500]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	4a7c      	ldr	r2, [pc, #496]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c7e:	4b7a      	ldr	r3, [pc, #488]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8e:	4b77      	ldr	r3, [pc, #476]	@ (8002e6c <HAL_RCC_OscConfig+0x474>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d118      	bne.n	8002ccc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c9a:	4b74      	ldr	r3, [pc, #464]	@ (8002e6c <HAL_RCC_OscConfig+0x474>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a73      	ldr	r2, [pc, #460]	@ (8002e6c <HAL_RCC_OscConfig+0x474>)
 8002ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ca4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ca6:	f7ff f83f 	bl	8001d28 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cae:	f7ff f83b 	bl	8001d28 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e10c      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e6c <HAL_RCC_OscConfig+0x474>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0f0      	beq.n	8002cae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d106      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x2ea>
 8002cd4:	4b64      	ldr	r3, [pc, #400]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd8:	4a63      	ldr	r2, [pc, #396]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cda:	f043 0301 	orr.w	r3, r3, #1
 8002cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce0:	e01c      	b.n	8002d1c <HAL_RCC_OscConfig+0x324>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b05      	cmp	r3, #5
 8002ce8:	d10c      	bne.n	8002d04 <HAL_RCC_OscConfig+0x30c>
 8002cea:	4b5f      	ldr	r3, [pc, #380]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cee:	4a5e      	ldr	r2, [pc, #376]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cf0:	f043 0304 	orr.w	r3, r3, #4
 8002cf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cf6:	4b5c      	ldr	r3, [pc, #368]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfa:	4a5b      	ldr	r2, [pc, #364]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d02:	e00b      	b.n	8002d1c <HAL_RCC_OscConfig+0x324>
 8002d04:	4b58      	ldr	r3, [pc, #352]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d08:	4a57      	ldr	r2, [pc, #348]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d10:	4b55      	ldr	r3, [pc, #340]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d14:	4a54      	ldr	r2, [pc, #336]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d16:	f023 0304 	bic.w	r3, r3, #4
 8002d1a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d015      	beq.n	8002d50 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d24:	f7ff f800 	bl	8001d28 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fe fffc 	bl	8001d28 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e0cb      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d42:	4b49      	ldr	r3, [pc, #292]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0ee      	beq.n	8002d2c <HAL_RCC_OscConfig+0x334>
 8002d4e:	e014      	b.n	8002d7a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d50:	f7fe ffea 	bl	8001d28 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d56:	e00a      	b.n	8002d6e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d58:	f7fe ffe6 	bl	8001d28 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e0b5      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1ee      	bne.n	8002d58 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d7a:	7dfb      	ldrb	r3, [r7, #23]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d105      	bne.n	8002d8c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d80:	4b39      	ldr	r3, [pc, #228]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d84:	4a38      	ldr	r2, [pc, #224]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d8a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80a1 	beq.w	8002ed8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d96:	4b34      	ldr	r3, [pc, #208]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d05c      	beq.n	8002e5c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d141      	bne.n	8002e2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002daa:	4b31      	ldr	r3, [pc, #196]	@ (8002e70 <HAL_RCC_OscConfig+0x478>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db0:	f7fe ffba 	bl	8001d28 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db8:	f7fe ffb6 	bl	8001d28 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e087      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	4b27      	ldr	r3, [pc, #156]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69da      	ldr	r2, [r3, #28]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de4:	019b      	lsls	r3, r3, #6
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dec:	085b      	lsrs	r3, r3, #1
 8002dee:	3b01      	subs	r3, #1
 8002df0:	041b      	lsls	r3, r3, #16
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df8:	061b      	lsls	r3, r3, #24
 8002dfa:	491b      	ldr	r1, [pc, #108]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e00:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <HAL_RCC_OscConfig+0x478>)
 8002e02:	2201      	movs	r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e06:	f7fe ff8f 	bl	8001d28 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7fe ff8b 	bl	8001d28 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e05c      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e20:	4b11      	ldr	r3, [pc, #68]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0x416>
 8002e2c:	e054      	b.n	8002ed8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2e:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <HAL_RCC_OscConfig+0x478>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e34:	f7fe ff78 	bl	8001d28 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3c:	f7fe ff74 	bl	8001d28 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e045      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_RCC_OscConfig+0x470>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f0      	bne.n	8002e3c <HAL_RCC_OscConfig+0x444>
 8002e5a:	e03d      	b.n	8002ed8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e038      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	40007000 	.word	0x40007000
 8002e70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee4 <HAL_RCC_OscConfig+0x4ec>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d028      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d121      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d11a      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002eaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d111      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	085b      	lsrs	r3, r3, #1
 8002ebc:	3b01      	subs	r3, #1
 8002ebe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d107      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ece:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800

08002ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0cc      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002efc:	4b68      	ldr	r3, [pc, #416]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d90c      	bls.n	8002f24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0a:	4b65      	ldr	r3, [pc, #404]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	b2d2      	uxtb	r2, r2
 8002f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f12:	4b63      	ldr	r3, [pc, #396]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d001      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0b8      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d020      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0304 	and.w	r3, r3, #4
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d005      	beq.n	8002f48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f3c:	4b59      	ldr	r3, [pc, #356]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	4a58      	ldr	r2, [pc, #352]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f46:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0308 	and.w	r3, r3, #8
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d005      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f54:	4b53      	ldr	r3, [pc, #332]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	4a52      	ldr	r2, [pc, #328]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f60:	4b50      	ldr	r3, [pc, #320]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	494d      	ldr	r1, [pc, #308]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d044      	beq.n	8003008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d107      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f86:	4b47      	ldr	r3, [pc, #284]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d119      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e07f      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d003      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fa2:	2b03      	cmp	r3, #3
 8002fa4:	d107      	bne.n	8002fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d109      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e06f      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d101      	bne.n	8002fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e067      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fc6:	4b37      	ldr	r3, [pc, #220]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f023 0203 	bic.w	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	4934      	ldr	r1, [pc, #208]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fd8:	f7fe fea6 	bl	8001d28 <HAL_GetTick>
 8002fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe0:	f7fe fea2 	bl	8001d28 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e04f      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 020c 	and.w	r2, r3, #12
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	429a      	cmp	r2, r3
 8003006:	d1eb      	bne.n	8002fe0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003008:	4b25      	ldr	r3, [pc, #148]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d20c      	bcs.n	8003030 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b22      	ldr	r3, [pc, #136]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	b2d2      	uxtb	r2, r2
 800301c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301e:	4b20      	ldr	r3, [pc, #128]	@ (80030a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d001      	beq.n	8003030 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e032      	b.n	8003096 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0304 	and.w	r3, r3, #4
 8003038:	2b00      	cmp	r3, #0
 800303a:	d008      	beq.n	800304e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800303c:	4b19      	ldr	r3, [pc, #100]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4916      	ldr	r1, [pc, #88]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	4313      	orrs	r3, r2
 800304c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b00      	cmp	r3, #0
 8003058:	d009      	beq.n	800306e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800305a:	4b12      	ldr	r3, [pc, #72]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	00db      	lsls	r3, r3, #3
 8003068:	490e      	ldr	r1, [pc, #56]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	4313      	orrs	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800306e:	f000 f821 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8003072:	4602      	mov	r2, r0
 8003074:	4b0b      	ldr	r3, [pc, #44]	@ (80030a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	091b      	lsrs	r3, r3, #4
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	490a      	ldr	r1, [pc, #40]	@ (80030a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003080:	5ccb      	ldrb	r3, [r1, r3]
 8003082:	fa22 f303 	lsr.w	r3, r2, r3
 8003086:	4a09      	ldr	r2, [pc, #36]	@ (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8003088:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800308a:	4b09      	ldr	r3, [pc, #36]	@ (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4618      	mov	r0, r3
 8003090:	f7fe fe06 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40023c00 	.word	0x40023c00
 80030a4:	40023800 	.word	0x40023800
 80030a8:	080083b0 	.word	0x080083b0
 80030ac:	20000004 	.word	0x20000004
 80030b0:	20000008 	.word	0x20000008

080030b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b8:	b094      	sub	sp, #80	@ 0x50
 80030ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80030bc:	2300      	movs	r3, #0
 80030be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80030c8:	2300      	movs	r3, #0
 80030ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030cc:	4b79      	ldr	r3, [pc, #484]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d00d      	beq.n	80030f4 <HAL_RCC_GetSysClockFreq+0x40>
 80030d8:	2b08      	cmp	r3, #8
 80030da:	f200 80e1 	bhi.w	80032a0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <HAL_RCC_GetSysClockFreq+0x34>
 80030e2:	2b04      	cmp	r3, #4
 80030e4:	d003      	beq.n	80030ee <HAL_RCC_GetSysClockFreq+0x3a>
 80030e6:	e0db      	b.n	80032a0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030e8:	4b73      	ldr	r3, [pc, #460]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80030ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030ec:	e0db      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030ee:	4b73      	ldr	r3, [pc, #460]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x208>)
 80030f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030f2:	e0d8      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030f4:	4b6f      	ldr	r3, [pc, #444]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030fe:	4b6d      	ldr	r3, [pc, #436]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d063      	beq.n	80031d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800310a:	4b6a      	ldr	r3, [pc, #424]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	099b      	lsrs	r3, r3, #6
 8003110:	2200      	movs	r2, #0
 8003112:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003114:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800311c:	633b      	str	r3, [r7, #48]	@ 0x30
 800311e:	2300      	movs	r3, #0
 8003120:	637b      	str	r3, [r7, #52]	@ 0x34
 8003122:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003126:	4622      	mov	r2, r4
 8003128:	462b      	mov	r3, r5
 800312a:	f04f 0000 	mov.w	r0, #0
 800312e:	f04f 0100 	mov.w	r1, #0
 8003132:	0159      	lsls	r1, r3, #5
 8003134:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003138:	0150      	lsls	r0, r2, #5
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4621      	mov	r1, r4
 8003140:	1a51      	subs	r1, r2, r1
 8003142:	6139      	str	r1, [r7, #16]
 8003144:	4629      	mov	r1, r5
 8003146:	eb63 0301 	sbc.w	r3, r3, r1
 800314a:	617b      	str	r3, [r7, #20]
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	f04f 0300 	mov.w	r3, #0
 8003154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003158:	4659      	mov	r1, fp
 800315a:	018b      	lsls	r3, r1, #6
 800315c:	4651      	mov	r1, sl
 800315e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003162:	4651      	mov	r1, sl
 8003164:	018a      	lsls	r2, r1, #6
 8003166:	4651      	mov	r1, sl
 8003168:	ebb2 0801 	subs.w	r8, r2, r1
 800316c:	4659      	mov	r1, fp
 800316e:	eb63 0901 	sbc.w	r9, r3, r1
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	f04f 0300 	mov.w	r3, #0
 800317a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800317e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003182:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003186:	4690      	mov	r8, r2
 8003188:	4699      	mov	r9, r3
 800318a:	4623      	mov	r3, r4
 800318c:	eb18 0303 	adds.w	r3, r8, r3
 8003190:	60bb      	str	r3, [r7, #8]
 8003192:	462b      	mov	r3, r5
 8003194:	eb49 0303 	adc.w	r3, r9, r3
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80031a6:	4629      	mov	r1, r5
 80031a8:	024b      	lsls	r3, r1, #9
 80031aa:	4621      	mov	r1, r4
 80031ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031b0:	4621      	mov	r1, r4
 80031b2:	024a      	lsls	r2, r1, #9
 80031b4:	4610      	mov	r0, r2
 80031b6:	4619      	mov	r1, r3
 80031b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031ba:	2200      	movs	r2, #0
 80031bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031c4:	f7fd fcf0 	bl	8000ba8 <__aeabi_uldivmod>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	4613      	mov	r3, r2
 80031ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031d0:	e058      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031d2:	4b38      	ldr	r3, [pc, #224]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	099b      	lsrs	r3, r3, #6
 80031d8:	2200      	movs	r2, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	4611      	mov	r1, r2
 80031de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031e2:	623b      	str	r3, [r7, #32]
 80031e4:	2300      	movs	r3, #0
 80031e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80031e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80031ec:	4642      	mov	r2, r8
 80031ee:	464b      	mov	r3, r9
 80031f0:	f04f 0000 	mov.w	r0, #0
 80031f4:	f04f 0100 	mov.w	r1, #0
 80031f8:	0159      	lsls	r1, r3, #5
 80031fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031fe:	0150      	lsls	r0, r2, #5
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4641      	mov	r1, r8
 8003206:	ebb2 0a01 	subs.w	sl, r2, r1
 800320a:	4649      	mov	r1, r9
 800320c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800321c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003220:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003224:	ebb2 040a 	subs.w	r4, r2, sl
 8003228:	eb63 050b 	sbc.w	r5, r3, fp
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	00eb      	lsls	r3, r5, #3
 8003236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800323a:	00e2      	lsls	r2, r4, #3
 800323c:	4614      	mov	r4, r2
 800323e:	461d      	mov	r5, r3
 8003240:	4643      	mov	r3, r8
 8003242:	18e3      	adds	r3, r4, r3
 8003244:	603b      	str	r3, [r7, #0]
 8003246:	464b      	mov	r3, r9
 8003248:	eb45 0303 	adc.w	r3, r5, r3
 800324c:	607b      	str	r3, [r7, #4]
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	e9d7 4500 	ldrd	r4, r5, [r7]
 800325a:	4629      	mov	r1, r5
 800325c:	028b      	lsls	r3, r1, #10
 800325e:	4621      	mov	r1, r4
 8003260:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003264:	4621      	mov	r1, r4
 8003266:	028a      	lsls	r2, r1, #10
 8003268:	4610      	mov	r0, r2
 800326a:	4619      	mov	r1, r3
 800326c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800326e:	2200      	movs	r2, #0
 8003270:	61bb      	str	r3, [r7, #24]
 8003272:	61fa      	str	r2, [r7, #28]
 8003274:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003278:	f7fd fc96 	bl	8000ba8 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4613      	mov	r3, r2
 8003282:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003284:	4b0b      	ldr	r3, [pc, #44]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	0c1b      	lsrs	r3, r3, #16
 800328a:	f003 0303 	and.w	r3, r3, #3
 800328e:	3301      	adds	r3, #1
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003294:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003296:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003298:	fbb2 f3f3 	udiv	r3, r2, r3
 800329c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800329e:	e002      	b.n	80032a6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032a0:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x204>)
 80032a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3750      	adds	r7, #80	@ 0x50
 80032ac:	46bd      	mov	sp, r7
 80032ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032b2:	bf00      	nop
 80032b4:	40023800 	.word	0x40023800
 80032b8:	00f42400 	.word	0x00f42400
 80032bc:	007a1200 	.word	0x007a1200

080032c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032c4:	4b03      	ldr	r3, [pc, #12]	@ (80032d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80032c6:	681b      	ldr	r3, [r3, #0]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	20000004 	.word	0x20000004

080032d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032dc:	f7ff fff0 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 80032e0:	4602      	mov	r2, r0
 80032e2:	4b05      	ldr	r3, [pc, #20]	@ (80032f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	0a9b      	lsrs	r3, r3, #10
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	4903      	ldr	r1, [pc, #12]	@ (80032fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032ee:	5ccb      	ldrb	r3, [r1, r3]
 80032f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	40023800 	.word	0x40023800
 80032fc:	080083c0 	.word	0x080083c0

08003300 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003304:	f7ff ffdc 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8003308:	4602      	mov	r2, r0
 800330a:	4b05      	ldr	r3, [pc, #20]	@ (8003320 <HAL_RCC_GetPCLK2Freq+0x20>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	0b5b      	lsrs	r3, r3, #13
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	4903      	ldr	r1, [pc, #12]	@ (8003324 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003316:	5ccb      	ldrb	r3, [r1, r3]
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800331c:	4618      	mov	r0, r3
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40023800 	.word	0x40023800
 8003324:	080083c0 	.word	0x080083c0

08003328 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e07b      	b.n	8003432 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	2b00      	cmp	r3, #0
 8003340:	d108      	bne.n	8003354 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800334a:	d009      	beq.n	8003360 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	61da      	str	r2, [r3, #28]
 8003352:	e005      	b.n	8003360 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fe fa04 	bl	8001788 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2202      	movs	r2, #2
 8003384:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003396:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033d0:	431a      	orrs	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e4:	ea42 0103 	orr.w	r1, r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	0c1b      	lsrs	r3, r3, #16
 80033fe:	f003 0104 	and.w	r1, r3, #4
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	f003 0210 	and.w	r2, r3, #16
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	69da      	ldr	r2, [r3, #28]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003420:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b088      	sub	sp, #32
 800343e:	af00      	add	r7, sp, #0
 8003440:	60f8      	str	r0, [r7, #12]
 8003442:	60b9      	str	r1, [r7, #8]
 8003444:	603b      	str	r3, [r7, #0]
 8003446:	4613      	mov	r3, r2
 8003448:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800344a:	f7fe fc6d 	bl	8001d28 <HAL_GetTick>
 800344e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b01      	cmp	r3, #1
 800345e:	d001      	beq.n	8003464 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003460:	2302      	movs	r3, #2
 8003462:	e12a      	b.n	80036ba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <HAL_SPI_Transmit+0x36>
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e122      	b.n	80036ba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_SPI_Transmit+0x48>
 800347e:	2302      	movs	r3, #2
 8003480:	e11b      	b.n	80036ba <HAL_SPI_Transmit+0x280>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2203      	movs	r2, #3
 800348e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	88fa      	ldrh	r2, [r7, #6]
 80034a8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034d0:	d10f      	bne.n	80034f2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fc:	2b40      	cmp	r3, #64	@ 0x40
 80034fe:	d007      	beq.n	8003510 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800350e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003518:	d152      	bne.n	80035c0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_SPI_Transmit+0xee>
 8003522:	8b7b      	ldrh	r3, [r7, #26]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d145      	bne.n	80035b4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352c:	881a      	ldrh	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003538:	1c9a      	adds	r2, r3, #2
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800354c:	e032      	b.n	80035b4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b02      	cmp	r3, #2
 800355a:	d112      	bne.n	8003582 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003560:	881a      	ldrh	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356c:	1c9a      	adds	r2, r3, #2
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003576:	b29b      	uxth	r3, r3
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003580:	e018      	b.n	80035b4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003582:	f7fe fbd1 	bl	8001d28 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d803      	bhi.n	800359a <HAL_SPI_Transmit+0x160>
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003598:	d102      	bne.n	80035a0 <HAL_SPI_Transmit+0x166>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e082      	b.n	80036ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1c7      	bne.n	800354e <HAL_SPI_Transmit+0x114>
 80035be:	e053      	b.n	8003668 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d002      	beq.n	80035ce <HAL_SPI_Transmit+0x194>
 80035c8:	8b7b      	ldrh	r3, [r7, #26]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d147      	bne.n	800365e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	330c      	adds	r3, #12
 80035d8:	7812      	ldrb	r2, [r2, #0]
 80035da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80035f4:	e033      	b.n	800365e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b02      	cmp	r3, #2
 8003602:	d113      	bne.n	800362c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	330c      	adds	r3, #12
 800360e:	7812      	ldrb	r2, [r2, #0]
 8003610:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	1c5a      	adds	r2, r3, #1
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	86da      	strh	r2, [r3, #54]	@ 0x36
 800362a:	e018      	b.n	800365e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800362c:	f7fe fb7c 	bl	8001d28 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	429a      	cmp	r2, r3
 800363a:	d803      	bhi.n	8003644 <HAL_SPI_Transmit+0x20a>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003642:	d102      	bne.n	800364a <HAL_SPI_Transmit+0x210>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e02d      	b.n	80036ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003662:	b29b      	uxth	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1c6      	bne.n	80035f6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003668:	69fa      	ldr	r2, [r7, #28]
 800366a:	6839      	ldr	r1, [r7, #0]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 fdcb 	bl	8004208 <SPI_EndRxTxTransaction>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10a      	bne.n	800369c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003686:	2300      	movs	r3, #0
 8003688:	617b      	str	r3, [r7, #20]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e000      	b.n	80036ba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80036b8:	2300      	movs	r3, #0
  }
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3720      	adds	r7, #32
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b088      	sub	sp, #32
 80036c6:	af02      	add	r7, sp, #8
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	603b      	str	r3, [r7, #0]
 80036ce:	4613      	mov	r3, r2
 80036d0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d001      	beq.n	80036e2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80036de:	2302      	movs	r3, #2
 80036e0:	e104      	b.n	80038ec <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <HAL_SPI_Receive+0x2c>
 80036e8:	88fb      	ldrh	r3, [r7, #6]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e0fc      	b.n	80038ec <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036fa:	d112      	bne.n	8003722 <HAL_SPI_Receive+0x60>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10e      	bne.n	8003722 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2204      	movs	r2, #4
 8003708:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800370c:	88fa      	ldrh	r2, [r7, #6]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	4613      	mov	r3, r2
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	68b9      	ldr	r1, [r7, #8]
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f8eb 	bl	80038f4 <HAL_SPI_TransmitReceive>
 800371e:	4603      	mov	r3, r0
 8003720:	e0e4      	b.n	80038ec <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003722:	f7fe fb01 	bl	8001d28 <HAL_GetTick>
 8003726:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800372e:	2b01      	cmp	r3, #1
 8003730:	d101      	bne.n	8003736 <HAL_SPI_Receive+0x74>
 8003732:	2302      	movs	r3, #2
 8003734:	e0da      	b.n	80038ec <HAL_SPI_Receive+0x22a>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2204      	movs	r2, #4
 8003742:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	88fa      	ldrh	r2, [r7, #6]
 8003756:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	88fa      	ldrh	r2, [r7, #6]
 800375c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003784:	d10f      	bne.n	80037a6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003794:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037a4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037b0:	2b40      	cmp	r3, #64	@ 0x40
 80037b2:	d007      	beq.n	80037c4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037c2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d170      	bne.n	80038ae <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037cc:	e035      	b.n	800383a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d115      	bne.n	8003808 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f103 020c 	add.w	r2, r3, #12
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e8:	7812      	ldrb	r2, [r2, #0]
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f2:	1c5a      	adds	r2, r3, #1
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	3b01      	subs	r3, #1
 8003800:	b29a      	uxth	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003806:	e018      	b.n	800383a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003808:	f7fe fa8e 	bl	8001d28 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	683a      	ldr	r2, [r7, #0]
 8003814:	429a      	cmp	r2, r3
 8003816:	d803      	bhi.n	8003820 <HAL_SPI_Receive+0x15e>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381e:	d102      	bne.n	8003826 <HAL_SPI_Receive+0x164>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e058      	b.n	80038ec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800383e:	b29b      	uxth	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d1c4      	bne.n	80037ce <HAL_SPI_Receive+0x10c>
 8003844:	e038      	b.n	80038b8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	2b01      	cmp	r3, #1
 8003852:	d113      	bne.n	800387c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800385e:	b292      	uxth	r2, r2
 8003860:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003866:	1c9a      	adds	r2, r3, #2
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003870:	b29b      	uxth	r3, r3
 8003872:	3b01      	subs	r3, #1
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800387a:	e018      	b.n	80038ae <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800387c:	f7fe fa54 	bl	8001d28 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	683a      	ldr	r2, [r7, #0]
 8003888:	429a      	cmp	r2, r3
 800388a:	d803      	bhi.n	8003894 <HAL_SPI_Receive+0x1d2>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003892:	d102      	bne.n	800389a <HAL_SPI_Receive+0x1d8>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e01e      	b.n	80038ec <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1c6      	bne.n	8003846 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	6839      	ldr	r1, [r7, #0]
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 fc3d 	bl	800413c <SPI_EndRxTransaction>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d002      	beq.n	80038ce <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e000      	b.n	80038ec <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80038ea:	2300      	movs	r3, #0
  }
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b08a      	sub	sp, #40	@ 0x28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
 8003900:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003902:	2301      	movs	r3, #1
 8003904:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003906:	f7fe fa0f 	bl	8001d28 <HAL_GetTick>
 800390a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003912:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800391a:	887b      	ldrh	r3, [r7, #2]
 800391c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800391e:	7ffb      	ldrb	r3, [r7, #31]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d00c      	beq.n	800393e <HAL_SPI_TransmitReceive+0x4a>
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800392a:	d106      	bne.n	800393a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d102      	bne.n	800393a <HAL_SPI_TransmitReceive+0x46>
 8003934:	7ffb      	ldrb	r3, [r7, #31]
 8003936:	2b04      	cmp	r3, #4
 8003938:	d001      	beq.n	800393e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800393a:	2302      	movs	r3, #2
 800393c:	e17f      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d005      	beq.n	8003950 <HAL_SPI_TransmitReceive+0x5c>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d002      	beq.n	8003950 <HAL_SPI_TransmitReceive+0x5c>
 800394a:	887b      	ldrh	r3, [r7, #2]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e174      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <HAL_SPI_TransmitReceive+0x6e>
 800395e:	2302      	movs	r3, #2
 8003960:	e16d      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003970:	b2db      	uxtb	r3, r3
 8003972:	2b04      	cmp	r3, #4
 8003974:	d003      	beq.n	800397e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2205      	movs	r2, #5
 800397a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	887a      	ldrh	r2, [r7, #2]
 800398e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	887a      	ldrh	r2, [r7, #2]
 8003994:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	68ba      	ldr	r2, [r7, #8]
 800399a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	887a      	ldrh	r2, [r7, #2]
 80039a0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	887a      	ldrh	r2, [r7, #2]
 80039a6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039be:	2b40      	cmp	r3, #64	@ 0x40
 80039c0:	d007      	beq.n	80039d2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039d0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039da:	d17e      	bne.n	8003ada <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d002      	beq.n	80039ea <HAL_SPI_TransmitReceive+0xf6>
 80039e4:	8afb      	ldrh	r3, [r7, #22]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d16c      	bne.n	8003ac4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ee:	881a      	ldrh	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	1c9a      	adds	r2, r3, #2
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	3b01      	subs	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a0e:	e059      	b.n	8003ac4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d11b      	bne.n	8003a56 <HAL_SPI_TransmitReceive+0x162>
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d016      	beq.n	8003a56 <HAL_SPI_TransmitReceive+0x162>
 8003a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d113      	bne.n	8003a56 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a32:	881a      	ldrh	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3e:	1c9a      	adds	r2, r3, #2
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	b29a      	uxth	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a52:	2300      	movs	r3, #0
 8003a54:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d119      	bne.n	8003a98 <HAL_SPI_TransmitReceive+0x1a4>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d014      	beq.n	8003a98 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68da      	ldr	r2, [r3, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a78:	b292      	uxth	r2, r2
 8003a7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a80:	1c9a      	adds	r2, r3, #2
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a94:	2301      	movs	r3, #1
 8003a96:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a98:	f7fe f946 	bl	8001d28 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d80d      	bhi.n	8003ac4 <HAL_SPI_TransmitReceive+0x1d0>
 8003aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aae:	d009      	beq.n	8003ac4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e0bc      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1a0      	bne.n	8003a10 <HAL_SPI_TransmitReceive+0x11c>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d19b      	bne.n	8003a10 <HAL_SPI_TransmitReceive+0x11c>
 8003ad8:	e082      	b.n	8003be0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d002      	beq.n	8003ae8 <HAL_SPI_TransmitReceive+0x1f4>
 8003ae2:	8afb      	ldrh	r3, [r7, #22]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d171      	bne.n	8003bcc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	330c      	adds	r3, #12
 8003af2:	7812      	ldrb	r2, [r2, #0]
 8003af4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afa:	1c5a      	adds	r2, r3, #1
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b0e:	e05d      	b.n	8003bcc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d11c      	bne.n	8003b58 <HAL_SPI_TransmitReceive+0x264>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d017      	beq.n	8003b58 <HAL_SPI_TransmitReceive+0x264>
 8003b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d114      	bne.n	8003b58 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	330c      	adds	r3, #12
 8003b38:	7812      	ldrb	r2, [r2, #0]
 8003b3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d119      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x2a6>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d014      	beq.n	8003b9a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68da      	ldr	r2, [r3, #12]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b96:	2301      	movs	r3, #1
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b9a:	f7fe f8c5 	bl	8001d28 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d803      	bhi.n	8003bb2 <HAL_SPI_TransmitReceive+0x2be>
 8003baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb0:	d102      	bne.n	8003bb8 <HAL_SPI_TransmitReceive+0x2c4>
 8003bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d109      	bne.n	8003bcc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e038      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d19c      	bne.n	8003b10 <HAL_SPI_TransmitReceive+0x21c>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d197      	bne.n	8003b10 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003be0:	6a3a      	ldr	r2, [r7, #32]
 8003be2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 fb0f 	bl	8004208 <SPI_EndRxTxTransaction>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d008      	beq.n	8003c02 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e01d      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10a      	bne.n	8003c20 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	613b      	str	r3, [r7, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	613b      	str	r3, [r7, #16]
 8003c1e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e000      	b.n	8003c3e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
  }
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3728      	adds	r7, #40	@ 0x28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c5c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003c64:	7dfb      	ldrb	r3, [r7, #23]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d00c      	beq.n	8003c84 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c70:	d106      	bne.n	8003c80 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_TransmitReceive_DMA+0x38>
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d001      	beq.n	8003c84 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003c80:	2302      	movs	r3, #2
 8003c82:	e0cf      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003c90:	887b      	ldrh	r3, [r7, #2]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e0c4      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e0bd      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d003      	beq.n	8003cc4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2205      	movs	r2, #5
 8003cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	887a      	ldrh	r2, [r7, #2]
 8003cd4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	887a      	ldrh	r2, [r7, #2]
 8003cda:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	887a      	ldrh	r2, [r7, #2]
 8003ce6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	887a      	ldrh	r2, [r7, #2]
 8003cec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d108      	bne.n	8003d18 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0a:	4a48      	ldr	r2, [pc, #288]	@ (8003e2c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	4a47      	ldr	r2, [pc, #284]	@ (8003e30 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003d14:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d16:	e007      	b.n	8003d28 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1c:	4a45      	ldr	r2, [pc, #276]	@ (8003e34 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d24:	4a44      	ldr	r2, [pc, #272]	@ (8003e38 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003d26:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d2c:	4a43      	ldr	r2, [pc, #268]	@ (8003e3c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003d2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d34:	2200      	movs	r2, #0
 8003d36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	330c      	adds	r3, #12
 8003d42:	4619      	mov	r1, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003d50:	f7fe f9da 	bl	8002108 <HAL_DMA_Start_IT>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00b      	beq.n	8003d72 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	f043 0210 	orr.w	r2, r3, #16
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e058      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0201 	orr.w	r2, r2, #1
 8003d80:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d86:	2200      	movs	r2, #0
 8003d88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8e:	2200      	movs	r2, #0
 8003d90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d96:	2200      	movs	r2, #0
 8003d98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d9e:	2200      	movs	r2, #0
 8003da0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	4619      	mov	r1, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	330c      	adds	r3, #12
 8003db2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003db8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003dba:	f7fe f9a5 	bl	8002108 <HAL_DMA_Start_IT>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00b      	beq.n	8003ddc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	f043 0210 	orr.w	r2, r3, #16
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e023      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de6:	2b40      	cmp	r3, #64	@ 0x40
 8003de8:	d007      	beq.n	8003dfa <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003df8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f042 0220 	orr.w	r2, r2, #32
 8003e10:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0202 	orr.w	r2, r2, #2
 8003e20:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	08003fb5 	.word	0x08003fb5
 8003e30:	08003e7d 	.word	0x08003e7d
 8003e34:	08003fd1 	.word	0x08003fd1
 8003e38:	08003f25 	.word	0x08003f25
 8003e3c:	08003fed 	.word	0x08003fed

08003e40 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b083      	sub	sp, #12
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e88:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e8a:	f7fd ff4d 	bl	8001d28 <HAL_GetTick>
 8003e8e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e9e:	d03b      	beq.n	8003f18 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0220 	bic.w	r2, r2, #32
 8003eae:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10d      	bne.n	8003ed4 <SPI_DMAReceiveCplt+0x58>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ec0:	d108      	bne.n	8003ed4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f022 0203 	bic.w	r2, r2, #3
 8003ed0:	605a      	str	r2, [r3, #4]
 8003ed2:	e007      	b.n	8003ee4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	2164      	movs	r1, #100	@ 0x64
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 f927 	bl	800413c <SPI_EndRxTransaction>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f7fd f90b 	bl	800112c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003f16:	e002      	b.n	8003f1e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f7ff ff91 	bl	8003e40 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f30:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f32:	f7fd fef9 	bl	8001d28 <HAL_GetTick>
 8003f36:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f46:	d02f      	beq.n	8003fa8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0220 	bic.w	r2, r2, #32
 8003f56:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	2164      	movs	r1, #100	@ 0x64
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f000 f953 	bl	8004208 <SPI_EndRxTxTransaction>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d005      	beq.n	8003f74 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6c:	f043 0220 	orr.w	r2, r3, #32
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0203 	bic.w	r2, r2, #3
 8003f82:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f7fd f8c3 	bl	800112c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003fa6:	e002      	b.n	8003fae <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f7fd f8a9 	bl	8001100 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f7ff ff46 	bl	8003e54 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fc8:	bf00      	nop
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f7ff ff42 	bl	8003e68 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fe4:	bf00      	nop
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685a      	ldr	r2, [r3, #4]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0203 	bic.w	r2, r2, #3
 8004008:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800400e:	f043 0210 	orr.w	r2, r3, #16
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f7fd f884 	bl	800112c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004024:	bf00      	nop
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	4613      	mov	r3, r2
 800403a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800403c:	f7fd fe74 	bl	8001d28 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004044:	1a9b      	subs	r3, r3, r2
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	4413      	add	r3, r2
 800404a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800404c:	f7fd fe6c 	bl	8001d28 <HAL_GetTick>
 8004050:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004052:	4b39      	ldr	r3, [pc, #228]	@ (8004138 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	015b      	lsls	r3, r3, #5
 8004058:	0d1b      	lsrs	r3, r3, #20
 800405a:	69fa      	ldr	r2, [r7, #28]
 800405c:	fb02 f303 	mul.w	r3, r2, r3
 8004060:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004062:	e055      	b.n	8004110 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406a:	d051      	beq.n	8004110 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800406c:	f7fd fe5c 	bl	8001d28 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	69fa      	ldr	r2, [r7, #28]
 8004078:	429a      	cmp	r2, r3
 800407a:	d902      	bls.n	8004082 <SPI_WaitFlagStateUntilTimeout+0x56>
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d13d      	bne.n	80040fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004090:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800409a:	d111      	bne.n	80040c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a4:	d004      	beq.n	80040b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ae:	d107      	bne.n	80040c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c8:	d10f      	bne.n	80040ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	e018      	b.n	8004130 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d102      	bne.n	800410a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	61fb      	str	r3, [r7, #28]
 8004108:	e002      	b.n	8004110 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	3b01      	subs	r3, #1
 800410e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	4013      	ands	r3, r2
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	429a      	cmp	r2, r3
 800411e:	bf0c      	ite	eq
 8004120:	2301      	moveq	r3, #1
 8004122:	2300      	movne	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	461a      	mov	r2, r3
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	429a      	cmp	r2, r3
 800412c:	d19a      	bne.n	8004064 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3720      	adds	r7, #32
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	20000004 	.word	0x20000004

0800413c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af02      	add	r7, sp, #8
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004150:	d111      	bne.n	8004176 <SPI_EndRxTransaction+0x3a>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800415a:	d004      	beq.n	8004166 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004164:	d107      	bne.n	8004176 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004174:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800417e:	d12a      	bne.n	80041d6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004188:	d012      	beq.n	80041b0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	2200      	movs	r2, #0
 8004192:	2180      	movs	r1, #128	@ 0x80
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f7ff ff49 	bl	800402c <SPI_WaitFlagStateUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d02d      	beq.n	80041fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a4:	f043 0220 	orr.w	r2, r3, #32
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e026      	b.n	80041fe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2200      	movs	r2, #0
 80041b8:	2101      	movs	r1, #1
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f7ff ff36 	bl	800402c <SPI_WaitFlagStateUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d01a      	beq.n	80041fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ca:	f043 0220 	orr.w	r2, r3, #32
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e013      	b.n	80041fe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2200      	movs	r2, #0
 80041de:	2101      	movs	r1, #1
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f7ff ff23 	bl	800402c <SPI_WaitFlagStateUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d007      	beq.n	80041fc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f0:	f043 0220 	orr.w	r2, r3, #32
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e000      	b.n	80041fe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
	...

08004208 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2201      	movs	r2, #1
 800421c:	2102      	movs	r1, #2
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f7ff ff04 	bl	800402c <SPI_WaitFlagStateUntilTimeout>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d007      	beq.n	800423a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422e:	f043 0220 	orr.w	r2, r3, #32
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e032      	b.n	80042a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800423a:	4b1b      	ldr	r3, [pc, #108]	@ (80042a8 <SPI_EndRxTxTransaction+0xa0>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a1b      	ldr	r2, [pc, #108]	@ (80042ac <SPI_EndRxTxTransaction+0xa4>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	0d5b      	lsrs	r3, r3, #21
 8004246:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004258:	d112      	bne.n	8004280 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	2200      	movs	r2, #0
 8004262:	2180      	movs	r1, #128	@ 0x80
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7ff fee1 	bl	800402c <SPI_WaitFlagStateUntilTimeout>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d016      	beq.n	800429e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004274:	f043 0220 	orr.w	r2, r3, #32
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e00f      	b.n	80042a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00a      	beq.n	800429c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	3b01      	subs	r3, #1
 800428a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004296:	2b80      	cmp	r3, #128	@ 0x80
 8004298:	d0f2      	beq.n	8004280 <SPI_EndRxTxTransaction+0x78>
 800429a:	e000      	b.n	800429e <SPI_EndRxTxTransaction+0x96>
        break;
 800429c:	bf00      	nop
  }

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3718      	adds	r7, #24
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	20000004 	.word	0x20000004
 80042ac:	165e9f81 	.word	0x165e9f81

080042b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e041      	b.n	8004346 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fd fb02 	bl	80018e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	f000 fa7e 	bl	80047f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
	...

08004350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b01      	cmp	r3, #1
 8004362:	d001      	beq.n	8004368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e04e      	b.n	8004406 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a23      	ldr	r2, [pc, #140]	@ (8004414 <HAL_TIM_Base_Start_IT+0xc4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d022      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004392:	d01d      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a1f      	ldr	r2, [pc, #124]	@ (8004418 <HAL_TIM_Base_Start_IT+0xc8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d018      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a1e      	ldr	r2, [pc, #120]	@ (800441c <HAL_TIM_Base_Start_IT+0xcc>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d013      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004420 <HAL_TIM_Base_Start_IT+0xd0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00e      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004424 <HAL_TIM_Base_Start_IT+0xd4>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d009      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a19      	ldr	r2, [pc, #100]	@ (8004428 <HAL_TIM_Base_Start_IT+0xd8>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d004      	beq.n	80043d0 <HAL_TIM_Base_Start_IT+0x80>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a18      	ldr	r2, [pc, #96]	@ (800442c <HAL_TIM_Base_Start_IT+0xdc>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d111      	bne.n	80043f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2b06      	cmp	r3, #6
 80043e0:	d010      	beq.n	8004404 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f042 0201 	orr.w	r2, r2, #1
 80043f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f2:	e007      	b.n	8004404 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	40010000 	.word	0x40010000
 8004418:	40000400 	.word	0x40000400
 800441c:	40000800 	.word	0x40000800
 8004420:	40000c00 	.word	0x40000c00
 8004424:	40010400 	.word	0x40010400
 8004428:	40014000 	.word	0x40014000
 800442c:	40001800 	.word	0x40001800

08004430 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d020      	beq.n	8004494 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d01b      	beq.n	8004494 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f06f 0202 	mvn.w	r2, #2
 8004464:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f999 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 8004480:	e005      	b.n	800448e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f98b 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 f99c 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0304 	and.w	r3, r3, #4
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0204 	mvn.w	r2, #4
 80044b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2202      	movs	r2, #2
 80044b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f973 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f965 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f976 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0208 	mvn.w	r2, #8
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2204      	movs	r2, #4
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f94d 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f93f 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f950 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0310 	and.w	r3, r3, #16
 8004532:	2b00      	cmp	r3, #0
 8004534:	d020      	beq.n	8004578 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0310 	and.w	r3, r3, #16
 800453c:	2b00      	cmp	r3, #0
 800453e:	d01b      	beq.n	8004578 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0210 	mvn.w	r2, #16
 8004548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2208      	movs	r2, #8
 800454e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f927 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 8004564:	e005      	b.n	8004572 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f919 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f92a 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00c      	beq.n	800459c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b00      	cmp	r3, #0
 800458a:	d007      	beq.n	800459c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0201 	mvn.w	r2, #1
 8004594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fc fd96 	bl	80010c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00c      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d007      	beq.n	80045c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fade 	bl	8004b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00c      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f8fb 	bl	80047da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f003 0320 	and.w	r3, r3, #32
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00c      	beq.n	8004608 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	f003 0320 	and.w	r3, r3, #32
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d007      	beq.n	8004608 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0220 	mvn.w	r2, #32
 8004600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fab0 	bl	8004b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800461a:	2300      	movs	r3, #0
 800461c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_TIM_ConfigClockSource+0x1c>
 8004628:	2302      	movs	r3, #2
 800462a:	e0b4      	b.n	8004796 <HAL_TIM_ConfigClockSource+0x186>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800464a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004652:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004664:	d03e      	beq.n	80046e4 <HAL_TIM_ConfigClockSource+0xd4>
 8004666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800466a:	f200 8087 	bhi.w	800477c <HAL_TIM_ConfigClockSource+0x16c>
 800466e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004672:	f000 8086 	beq.w	8004782 <HAL_TIM_ConfigClockSource+0x172>
 8004676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800467a:	d87f      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 800467c:	2b70      	cmp	r3, #112	@ 0x70
 800467e:	d01a      	beq.n	80046b6 <HAL_TIM_ConfigClockSource+0xa6>
 8004680:	2b70      	cmp	r3, #112	@ 0x70
 8004682:	d87b      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 8004684:	2b60      	cmp	r3, #96	@ 0x60
 8004686:	d050      	beq.n	800472a <HAL_TIM_ConfigClockSource+0x11a>
 8004688:	2b60      	cmp	r3, #96	@ 0x60
 800468a:	d877      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 800468c:	2b50      	cmp	r3, #80	@ 0x50
 800468e:	d03c      	beq.n	800470a <HAL_TIM_ConfigClockSource+0xfa>
 8004690:	2b50      	cmp	r3, #80	@ 0x50
 8004692:	d873      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 8004694:	2b40      	cmp	r3, #64	@ 0x40
 8004696:	d058      	beq.n	800474a <HAL_TIM_ConfigClockSource+0x13a>
 8004698:	2b40      	cmp	r3, #64	@ 0x40
 800469a:	d86f      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 800469c:	2b30      	cmp	r3, #48	@ 0x30
 800469e:	d064      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x15a>
 80046a0:	2b30      	cmp	r3, #48	@ 0x30
 80046a2:	d86b      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 80046a4:	2b20      	cmp	r3, #32
 80046a6:	d060      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x15a>
 80046a8:	2b20      	cmp	r3, #32
 80046aa:	d867      	bhi.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d05c      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x15a>
 80046b0:	2b10      	cmp	r3, #16
 80046b2:	d05a      	beq.n	800476a <HAL_TIM_ConfigClockSource+0x15a>
 80046b4:	e062      	b.n	800477c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046c6:	f000 f9b3 	bl	8004a30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	609a      	str	r2, [r3, #8]
      break;
 80046e2:	e04f      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046f4:	f000 f99c 	bl	8004a30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004706:	609a      	str	r2, [r3, #8]
      break;
 8004708:	e03c      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004716:	461a      	mov	r2, r3
 8004718:	f000 f910 	bl	800493c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2150      	movs	r1, #80	@ 0x50
 8004722:	4618      	mov	r0, r3
 8004724:	f000 f969 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 8004728:	e02c      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004736:	461a      	mov	r2, r3
 8004738:	f000 f92f 	bl	800499a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2160      	movs	r1, #96	@ 0x60
 8004742:	4618      	mov	r0, r3
 8004744:	f000 f959 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 8004748:	e01c      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004756:	461a      	mov	r2, r3
 8004758:	f000 f8f0 	bl	800493c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2140      	movs	r1, #64	@ 0x40
 8004762:	4618      	mov	r0, r3
 8004764:	f000 f949 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 8004768:	e00c      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4619      	mov	r1, r3
 8004774:	4610      	mov	r0, r2
 8004776:	f000 f940 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 800477a:	e003      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	73fb      	strb	r3, [r7, #15]
      break;
 8004780:	e000      	b.n	8004784 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004782:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004794:	7bfb      	ldrb	r3, [r7, #15]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ce:	bf00      	nop
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a43      	ldr	r2, [pc, #268]	@ (8004910 <TIM_Base_SetConfig+0x120>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d013      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800480e:	d00f      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a40      	ldr	r2, [pc, #256]	@ (8004914 <TIM_Base_SetConfig+0x124>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00b      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a3f      	ldr	r2, [pc, #252]	@ (8004918 <TIM_Base_SetConfig+0x128>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d007      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a3e      	ldr	r2, [pc, #248]	@ (800491c <TIM_Base_SetConfig+0x12c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_Base_SetConfig+0x40>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a3d      	ldr	r2, [pc, #244]	@ (8004920 <TIM_Base_SetConfig+0x130>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d108      	bne.n	8004842 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a32      	ldr	r2, [pc, #200]	@ (8004910 <TIM_Base_SetConfig+0x120>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d02b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004850:	d027      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a2f      	ldr	r2, [pc, #188]	@ (8004914 <TIM_Base_SetConfig+0x124>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d023      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a2e      	ldr	r2, [pc, #184]	@ (8004918 <TIM_Base_SetConfig+0x128>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d01f      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2d      	ldr	r2, [pc, #180]	@ (800491c <TIM_Base_SetConfig+0x12c>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d01b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2c      	ldr	r2, [pc, #176]	@ (8004920 <TIM_Base_SetConfig+0x130>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d017      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a2b      	ldr	r2, [pc, #172]	@ (8004924 <TIM_Base_SetConfig+0x134>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d013      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a2a      	ldr	r2, [pc, #168]	@ (8004928 <TIM_Base_SetConfig+0x138>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00f      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a29      	ldr	r2, [pc, #164]	@ (800492c <TIM_Base_SetConfig+0x13c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d00b      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a28      	ldr	r2, [pc, #160]	@ (8004930 <TIM_Base_SetConfig+0x140>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d007      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a27      	ldr	r2, [pc, #156]	@ (8004934 <TIM_Base_SetConfig+0x144>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d003      	beq.n	80048a2 <TIM_Base_SetConfig+0xb2>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a26      	ldr	r2, [pc, #152]	@ (8004938 <TIM_Base_SetConfig+0x148>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d108      	bne.n	80048b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	4313      	orrs	r3, r2
 80048c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a0e      	ldr	r2, [pc, #56]	@ (8004910 <TIM_Base_SetConfig+0x120>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d003      	beq.n	80048e2 <TIM_Base_SetConfig+0xf2>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a10      	ldr	r2, [pc, #64]	@ (8004920 <TIM_Base_SetConfig+0x130>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d103      	bne.n	80048ea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f043 0204 	orr.w	r2, r3, #4
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	601a      	str	r2, [r3, #0]
}
 8004902:	bf00      	nop
 8004904:	3714      	adds	r7, #20
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40010000 	.word	0x40010000
 8004914:	40000400 	.word	0x40000400
 8004918:	40000800 	.word	0x40000800
 800491c:	40000c00 	.word	0x40000c00
 8004920:	40010400 	.word	0x40010400
 8004924:	40014000 	.word	0x40014000
 8004928:	40014400 	.word	0x40014400
 800492c:	40014800 	.word	0x40014800
 8004930:	40001800 	.word	0x40001800
 8004934:	40001c00 	.word	0x40001c00
 8004938:	40002000 	.word	0x40002000

0800493c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800493c:	b480      	push	{r7}
 800493e:	b087      	sub	sp, #28
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	f023 0201 	bic.w	r2, r3, #1
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	699b      	ldr	r3, [r3, #24]
 800495e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	4313      	orrs	r3, r2
 8004970:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f023 030a 	bic.w	r3, r3, #10
 8004978:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	4313      	orrs	r3, r2
 8004980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	621a      	str	r2, [r3, #32]
}
 800498e:	bf00      	nop
 8004990:	371c      	adds	r7, #28
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr

0800499a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800499a:	b480      	push	{r7}
 800499c:	b087      	sub	sp, #28
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	f023 0210 	bic.w	r2, r3, #16
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	031b      	lsls	r3, r3, #12
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	621a      	str	r2, [r3, #32]
}
 80049ee:	bf00      	nop
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b085      	sub	sp, #20
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f043 0307 	orr.w	r3, r3, #7
 8004a1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	609a      	str	r2, [r3, #8]
}
 8004a24:	bf00      	nop
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b087      	sub	sp, #28
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	021a      	lsls	r2, r3, #8
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	431a      	orrs	r2, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	697a      	ldr	r2, [r7, #20]
 8004a62:	609a      	str	r2, [r3, #8]
}
 8004a64:	bf00      	nop
 8004a66:	371c      	adds	r7, #28
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a84:	2302      	movs	r3, #2
 8004a86:	e05a      	b.n	8004b3e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a21      	ldr	r2, [pc, #132]	@ (8004b4c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d022      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad4:	d01d      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1d      	ldr	r2, [pc, #116]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d018      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8004b54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d013      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a1a      	ldr	r2, [pc, #104]	@ (8004b58 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d00e      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a18      	ldr	r2, [pc, #96]	@ (8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d009      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a17      	ldr	r2, [pc, #92]	@ (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d004      	beq.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a15      	ldr	r2, [pc, #84]	@ (8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10c      	bne.n	8004b2c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40010400 	.word	0x40010400
 8004b60:	40014000 	.word	0x40014000
 8004b64:	40001800 	.word	0x40001800

08004b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d101      	bne.n	8004ba2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e042      	b.n	8004c28 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d106      	bne.n	8004bbc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7fc feb8 	bl	800192c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2224      	movs	r2, #36	@ 0x24
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68da      	ldr	r2, [r3, #12]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bd2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fadb 	bl	8005190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	691a      	ldr	r2, [r3, #16]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004be8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695a      	ldr	r2, [r3, #20]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bf8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68da      	ldr	r2, [r3, #12]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2220      	movs	r2, #32
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08a      	sub	sp, #40	@ 0x28
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d175      	bne.n	8004d3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_UART_Transmit+0x2c>
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e06e      	b.n	8004d3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2221      	movs	r2, #33	@ 0x21
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c6e:	f7fd f85b 	bl	8001d28 <HAL_GetTick>
 8004c72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	88fa      	ldrh	r2, [r7, #6]
 8004c78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	88fa      	ldrh	r2, [r7, #6]
 8004c7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c88:	d108      	bne.n	8004c9c <HAL_UART_Transmit+0x6c>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d104      	bne.n	8004c9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	61bb      	str	r3, [r7, #24]
 8004c9a:	e003      	b.n	8004ca4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ca4:	e02e      	b.n	8004d04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2200      	movs	r2, #0
 8004cae:	2180      	movs	r1, #128	@ 0x80
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 f988 	bl	8004fc6 <UART_WaitOnFlagUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d005      	beq.n	8004cc8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2220      	movs	r2, #32
 8004cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e03a      	b.n	8004d3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10b      	bne.n	8004ce6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	881b      	ldrh	r3, [r3, #0]
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	3302      	adds	r3, #2
 8004ce2:	61bb      	str	r3, [r7, #24]
 8004ce4:	e007      	b.n	8004cf6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	781a      	ldrb	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1cb      	bne.n	8004ca6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2200      	movs	r2, #0
 8004d16:	2140      	movs	r1, #64	@ 0x40
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 f954 	bl	8004fc6 <UART_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d005      	beq.n	8004d30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e006      	b.n	8004d3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e000      	b.n	8004d3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d3c:	2302      	movs	r3, #2
  }
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3720      	adds	r7, #32
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b08c      	sub	sp, #48	@ 0x30
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	4613      	mov	r3, r2
 8004d54:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d162      	bne.n	8004e28 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <HAL_UART_Transmit_DMA+0x26>
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e05b      	b.n	8004e2a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	88fa      	ldrh	r2, [r7, #6]
 8004d7c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	88fa      	ldrh	r2, [r7, #6]
 8004d82:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2221      	movs	r2, #33	@ 0x21
 8004d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d96:	4a27      	ldr	r2, [pc, #156]	@ (8004e34 <HAL_UART_Transmit_DMA+0xec>)
 8004d98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9e:	4a26      	ldr	r2, [pc, #152]	@ (8004e38 <HAL_UART_Transmit_DMA+0xf0>)
 8004da0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da6:	4a25      	ldr	r2, [pc, #148]	@ (8004e3c <HAL_UART_Transmit_DMA+0xf4>)
 8004da8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dae:	2200      	movs	r2, #0
 8004db0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004db2:	f107 0308 	add.w	r3, r7, #8
 8004db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dbe:	6819      	ldr	r1, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3304      	adds	r3, #4
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	88fb      	ldrh	r3, [r7, #6]
 8004dca:	f7fd f99d 	bl	8002108 <HAL_DMA_Start_IT>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d008      	beq.n	8004de6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2210      	movs	r2, #16
 8004dd8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e021      	b.n	8004e2a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dee:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3314      	adds	r3, #20
 8004df6:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	e853 3f00 	ldrex	r3, [r3]
 8004dfe:	617b      	str	r3, [r7, #20]
   return(result);
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3314      	adds	r3, #20
 8004e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e10:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e12:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e14:	6a39      	ldr	r1, [r7, #32]
 8004e16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e18:	e841 2300 	strex	r3, r2, [r1]
 8004e1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e5      	bne.n	8004df0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004e24:	2300      	movs	r3, #0
 8004e26:	e000      	b.n	8004e2a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004e28:	2302      	movs	r3, #2
  }
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3730      	adds	r7, #48	@ 0x30
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	08004e7d 	.word	0x08004e7d
 8004e38:	08004f17 	.word	0x08004f17
 8004e3c:	08004f33 	.word	0x08004f33

08004e40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b090      	sub	sp, #64	@ 0x40
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d137      	bne.n	8004f08 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	3314      	adds	r3, #20
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea8:	e853 3f00 	ldrex	r3, [r3]
 8004eac:	623b      	str	r3, [r7, #32]
   return(result);
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3314      	adds	r3, #20
 8004ebc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ebe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e5      	bne.n	8004e9e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	330c      	adds	r3, #12
 8004ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	e853 3f00 	ldrex	r3, [r3]
 8004ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ee8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ef2:	61fa      	str	r2, [r7, #28]
 8004ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	69b9      	ldr	r1, [r7, #24]
 8004ef8:	69fa      	ldr	r2, [r7, #28]
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	617b      	str	r3, [r7, #20]
   return(result);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e5      	bne.n	8004ed2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f06:	e002      	b.n	8004f0e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004f08:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004f0a:	f7ff ff99 	bl	8004e40 <HAL_UART_TxCpltCallback>
}
 8004f0e:	bf00      	nop
 8004f10:	3740      	adds	r7, #64	@ 0x40
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}

08004f16 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f16:	b580      	push	{r7, lr}
 8004f18:	b084      	sub	sp, #16
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f22:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f7ff ff95 	bl	8004e54 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f2a:	bf00      	nop
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}

08004f32 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b084      	sub	sp, #16
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f42:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f4e:	2b80      	cmp	r3, #128	@ 0x80
 8004f50:	bf0c      	ite	eq
 8004f52:	2301      	moveq	r3, #1
 8004f54:	2300      	movne	r3, #0
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b21      	cmp	r3, #33	@ 0x21
 8004f64:	d108      	bne.n	8004f78 <UART_DMAError+0x46>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d005      	beq.n	8004f78 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004f72:	68b8      	ldr	r0, [r7, #8]
 8004f74:	f000 f880 	bl	8005078 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f82:	2b40      	cmp	r3, #64	@ 0x40
 8004f84:	bf0c      	ite	eq
 8004f86:	2301      	moveq	r3, #1
 8004f88:	2300      	movne	r3, #0
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	2b22      	cmp	r3, #34	@ 0x22
 8004f98:	d108      	bne.n	8004fac <UART_DMAError+0x7a>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d005      	beq.n	8004fac <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004fa6:	68b8      	ldr	r0, [r7, #8]
 8004fa8:	f000 f88e 	bl	80050c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb0:	f043 0210 	orr.w	r2, r3, #16
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fb8:	68b8      	ldr	r0, [r7, #8]
 8004fba:	f7ff ff55 	bl	8004e68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fbe:	bf00      	nop
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b086      	sub	sp, #24
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	603b      	str	r3, [r7, #0]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fd6:	e03b      	b.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fde:	d037      	beq.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fe0:	f7fc fea2 	bl	8001d28 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	6a3a      	ldr	r2, [r7, #32]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d302      	bcc.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e03a      	b.n	8005070 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0304 	and.w	r3, r3, #4
 8005004:	2b00      	cmp	r3, #0
 8005006:	d023      	beq.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	2b80      	cmp	r3, #128	@ 0x80
 800500c:	d020      	beq.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b40      	cmp	r3, #64	@ 0x40
 8005012:	d01d      	beq.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0308 	and.w	r3, r3, #8
 800501e:	2b08      	cmp	r3, #8
 8005020:	d116      	bne.n	8005050 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	617b      	str	r3, [r7, #20]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	617b      	str	r3, [r7, #20]
 8005036:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 f845 	bl	80050c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2208      	movs	r2, #8
 8005042:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e00f      	b.n	8005070 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	4013      	ands	r3, r2
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	429a      	cmp	r2, r3
 800505e:	bf0c      	ite	eq
 8005060:	2301      	moveq	r3, #1
 8005062:	2300      	movne	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	461a      	mov	r2, r3
 8005068:	79fb      	ldrb	r3, [r7, #7]
 800506a:	429a      	cmp	r2, r3
 800506c:	d0b4      	beq.n	8004fd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3718      	adds	r7, #24
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005078:	b480      	push	{r7}
 800507a:	b089      	sub	sp, #36	@ 0x24
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	e853 3f00 	ldrex	r3, [r3]
 800508e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005096:	61fb      	str	r3, [r7, #28]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	330c      	adds	r3, #12
 800509e:	69fa      	ldr	r2, [r7, #28]
 80050a0:	61ba      	str	r2, [r7, #24]
 80050a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a4:	6979      	ldr	r1, [r7, #20]
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	e841 2300 	strex	r3, r2, [r1]
 80050ac:	613b      	str	r3, [r7, #16]
   return(result);
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1e5      	bne.n	8005080 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2220      	movs	r2, #32
 80050b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80050bc:	bf00      	nop
 80050be:	3724      	adds	r7, #36	@ 0x24
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b095      	sub	sp, #84	@ 0x54
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	330c      	adds	r3, #12
 80050d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	330c      	adds	r3, #12
 80050ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80050f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e5      	bne.n	80050d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3314      	adds	r3, #20
 800510a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	e853 3f00 	ldrex	r3, [r3]
 8005112:	61fb      	str	r3, [r7, #28]
   return(result);
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	f023 0301 	bic.w	r3, r3, #1
 800511a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3314      	adds	r3, #20
 8005122:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005124:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005126:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005128:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800512a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800512c:	e841 2300 	strex	r3, r2, [r1]
 8005130:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1e5      	bne.n	8005104 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513c:	2b01      	cmp	r3, #1
 800513e:	d119      	bne.n	8005174 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	330c      	adds	r3, #12
 8005146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	e853 3f00 	ldrex	r3, [r3]
 800514e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f023 0310 	bic.w	r3, r3, #16
 8005156:	647b      	str	r3, [r7, #68]	@ 0x44
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	330c      	adds	r3, #12
 800515e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005160:	61ba      	str	r2, [r7, #24]
 8005162:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005164:	6979      	ldr	r1, [r7, #20]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	e841 2300 	strex	r3, r2, [r1]
 800516c:	613b      	str	r3, [r7, #16]
   return(result);
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e5      	bne.n	8005140 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005182:	bf00      	nop
 8005184:	3754      	adds	r7, #84	@ 0x54
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005194:	b0c0      	sub	sp, #256	@ 0x100
 8005196:	af00      	add	r7, sp, #0
 8005198:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800519c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80051a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ac:	68d9      	ldr	r1, [r3, #12]
 80051ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	ea40 0301 	orr.w	r3, r0, r1
 80051b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80051ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051be:	689a      	ldr	r2, [r3, #8]
 80051c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	431a      	orrs	r2, r3
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	431a      	orrs	r2, r3
 80051d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051e8:	f021 010c 	bic.w	r1, r1, #12
 80051ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051f6:	430b      	orrs	r3, r1
 80051f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520a:	6999      	ldr	r1, [r3, #24]
 800520c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	ea40 0301 	orr.w	r3, r0, r1
 8005216:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	4b8f      	ldr	r3, [pc, #572]	@ (800545c <UART_SetConfig+0x2cc>)
 8005220:	429a      	cmp	r2, r3
 8005222:	d005      	beq.n	8005230 <UART_SetConfig+0xa0>
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	4b8d      	ldr	r3, [pc, #564]	@ (8005460 <UART_SetConfig+0x2d0>)
 800522c:	429a      	cmp	r2, r3
 800522e:	d104      	bne.n	800523a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005230:	f7fe f866 	bl	8003300 <HAL_RCC_GetPCLK2Freq>
 8005234:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005238:	e003      	b.n	8005242 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800523a:	f7fe f84d 	bl	80032d8 <HAL_RCC_GetPCLK1Freq>
 800523e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800524c:	f040 810c 	bne.w	8005468 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005250:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005254:	2200      	movs	r2, #0
 8005256:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800525a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800525e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005262:	4622      	mov	r2, r4
 8005264:	462b      	mov	r3, r5
 8005266:	1891      	adds	r1, r2, r2
 8005268:	65b9      	str	r1, [r7, #88]	@ 0x58
 800526a:	415b      	adcs	r3, r3
 800526c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800526e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005272:	4621      	mov	r1, r4
 8005274:	eb12 0801 	adds.w	r8, r2, r1
 8005278:	4629      	mov	r1, r5
 800527a:	eb43 0901 	adc.w	r9, r3, r1
 800527e:	f04f 0200 	mov.w	r2, #0
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800528a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800528e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005292:	4690      	mov	r8, r2
 8005294:	4699      	mov	r9, r3
 8005296:	4623      	mov	r3, r4
 8005298:	eb18 0303 	adds.w	r3, r8, r3
 800529c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80052a0:	462b      	mov	r3, r5
 80052a2:	eb49 0303 	adc.w	r3, r9, r3
 80052a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80052aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80052b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80052ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80052be:	460b      	mov	r3, r1
 80052c0:	18db      	adds	r3, r3, r3
 80052c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80052c4:	4613      	mov	r3, r2
 80052c6:	eb42 0303 	adc.w	r3, r2, r3
 80052ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80052cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80052d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80052d4:	f7fb fc68 	bl	8000ba8 <__aeabi_uldivmod>
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	4b61      	ldr	r3, [pc, #388]	@ (8005464 <UART_SetConfig+0x2d4>)
 80052de:	fba3 2302 	umull	r2, r3, r3, r2
 80052e2:	095b      	lsrs	r3, r3, #5
 80052e4:	011c      	lsls	r4, r3, #4
 80052e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052ea:	2200      	movs	r2, #0
 80052ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052f8:	4642      	mov	r2, r8
 80052fa:	464b      	mov	r3, r9
 80052fc:	1891      	adds	r1, r2, r2
 80052fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005300:	415b      	adcs	r3, r3
 8005302:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005304:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005308:	4641      	mov	r1, r8
 800530a:	eb12 0a01 	adds.w	sl, r2, r1
 800530e:	4649      	mov	r1, r9
 8005310:	eb43 0b01 	adc.w	fp, r3, r1
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005320:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005324:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005328:	4692      	mov	sl, r2
 800532a:	469b      	mov	fp, r3
 800532c:	4643      	mov	r3, r8
 800532e:	eb1a 0303 	adds.w	r3, sl, r3
 8005332:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005336:	464b      	mov	r3, r9
 8005338:	eb4b 0303 	adc.w	r3, fp, r3
 800533c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800534c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005350:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005354:	460b      	mov	r3, r1
 8005356:	18db      	adds	r3, r3, r3
 8005358:	643b      	str	r3, [r7, #64]	@ 0x40
 800535a:	4613      	mov	r3, r2
 800535c:	eb42 0303 	adc.w	r3, r2, r3
 8005360:	647b      	str	r3, [r7, #68]	@ 0x44
 8005362:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005366:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800536a:	f7fb fc1d 	bl	8000ba8 <__aeabi_uldivmod>
 800536e:	4602      	mov	r2, r0
 8005370:	460b      	mov	r3, r1
 8005372:	4611      	mov	r1, r2
 8005374:	4b3b      	ldr	r3, [pc, #236]	@ (8005464 <UART_SetConfig+0x2d4>)
 8005376:	fba3 2301 	umull	r2, r3, r3, r1
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	2264      	movs	r2, #100	@ 0x64
 800537e:	fb02 f303 	mul.w	r3, r2, r3
 8005382:	1acb      	subs	r3, r1, r3
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800538a:	4b36      	ldr	r3, [pc, #216]	@ (8005464 <UART_SetConfig+0x2d4>)
 800538c:	fba3 2302 	umull	r2, r3, r3, r2
 8005390:	095b      	lsrs	r3, r3, #5
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005398:	441c      	add	r4, r3
 800539a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800539e:	2200      	movs	r2, #0
 80053a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80053a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80053ac:	4642      	mov	r2, r8
 80053ae:	464b      	mov	r3, r9
 80053b0:	1891      	adds	r1, r2, r2
 80053b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80053b4:	415b      	adcs	r3, r3
 80053b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80053bc:	4641      	mov	r1, r8
 80053be:	1851      	adds	r1, r2, r1
 80053c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80053c2:	4649      	mov	r1, r9
 80053c4:	414b      	adcs	r3, r1
 80053c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	f04f 0300 	mov.w	r3, #0
 80053d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80053d4:	4659      	mov	r1, fp
 80053d6:	00cb      	lsls	r3, r1, #3
 80053d8:	4651      	mov	r1, sl
 80053da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053de:	4651      	mov	r1, sl
 80053e0:	00ca      	lsls	r2, r1, #3
 80053e2:	4610      	mov	r0, r2
 80053e4:	4619      	mov	r1, r3
 80053e6:	4603      	mov	r3, r0
 80053e8:	4642      	mov	r2, r8
 80053ea:	189b      	adds	r3, r3, r2
 80053ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053f0:	464b      	mov	r3, r9
 80053f2:	460a      	mov	r2, r1
 80053f4:	eb42 0303 	adc.w	r3, r2, r3
 80053f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005408:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800540c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005410:	460b      	mov	r3, r1
 8005412:	18db      	adds	r3, r3, r3
 8005414:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005416:	4613      	mov	r3, r2
 8005418:	eb42 0303 	adc.w	r3, r2, r3
 800541c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800541e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005422:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005426:	f7fb fbbf 	bl	8000ba8 <__aeabi_uldivmod>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4b0d      	ldr	r3, [pc, #52]	@ (8005464 <UART_SetConfig+0x2d4>)
 8005430:	fba3 1302 	umull	r1, r3, r3, r2
 8005434:	095b      	lsrs	r3, r3, #5
 8005436:	2164      	movs	r1, #100	@ 0x64
 8005438:	fb01 f303 	mul.w	r3, r1, r3
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	00db      	lsls	r3, r3, #3
 8005440:	3332      	adds	r3, #50	@ 0x32
 8005442:	4a08      	ldr	r2, [pc, #32]	@ (8005464 <UART_SetConfig+0x2d4>)
 8005444:	fba2 2303 	umull	r2, r3, r2, r3
 8005448:	095b      	lsrs	r3, r3, #5
 800544a:	f003 0207 	and.w	r2, r3, #7
 800544e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4422      	add	r2, r4
 8005456:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005458:	e106      	b.n	8005668 <UART_SetConfig+0x4d8>
 800545a:	bf00      	nop
 800545c:	40011000 	.word	0x40011000
 8005460:	40011400 	.word	0x40011400
 8005464:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800546c:	2200      	movs	r2, #0
 800546e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005472:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005476:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800547a:	4642      	mov	r2, r8
 800547c:	464b      	mov	r3, r9
 800547e:	1891      	adds	r1, r2, r2
 8005480:	6239      	str	r1, [r7, #32]
 8005482:	415b      	adcs	r3, r3
 8005484:	627b      	str	r3, [r7, #36]	@ 0x24
 8005486:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800548a:	4641      	mov	r1, r8
 800548c:	1854      	adds	r4, r2, r1
 800548e:	4649      	mov	r1, r9
 8005490:	eb43 0501 	adc.w	r5, r3, r1
 8005494:	f04f 0200 	mov.w	r2, #0
 8005498:	f04f 0300 	mov.w	r3, #0
 800549c:	00eb      	lsls	r3, r5, #3
 800549e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054a2:	00e2      	lsls	r2, r4, #3
 80054a4:	4614      	mov	r4, r2
 80054a6:	461d      	mov	r5, r3
 80054a8:	4643      	mov	r3, r8
 80054aa:	18e3      	adds	r3, r4, r3
 80054ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80054b0:	464b      	mov	r3, r9
 80054b2:	eb45 0303 	adc.w	r3, r5, r3
 80054b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054ca:	f04f 0200 	mov.w	r2, #0
 80054ce:	f04f 0300 	mov.w	r3, #0
 80054d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80054d6:	4629      	mov	r1, r5
 80054d8:	008b      	lsls	r3, r1, #2
 80054da:	4621      	mov	r1, r4
 80054dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054e0:	4621      	mov	r1, r4
 80054e2:	008a      	lsls	r2, r1, #2
 80054e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054e8:	f7fb fb5e 	bl	8000ba8 <__aeabi_uldivmod>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	4b60      	ldr	r3, [pc, #384]	@ (8005674 <UART_SetConfig+0x4e4>)
 80054f2:	fba3 2302 	umull	r2, r3, r3, r2
 80054f6:	095b      	lsrs	r3, r3, #5
 80054f8:	011c      	lsls	r4, r3, #4
 80054fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054fe:	2200      	movs	r2, #0
 8005500:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005504:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005508:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800550c:	4642      	mov	r2, r8
 800550e:	464b      	mov	r3, r9
 8005510:	1891      	adds	r1, r2, r2
 8005512:	61b9      	str	r1, [r7, #24]
 8005514:	415b      	adcs	r3, r3
 8005516:	61fb      	str	r3, [r7, #28]
 8005518:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800551c:	4641      	mov	r1, r8
 800551e:	1851      	adds	r1, r2, r1
 8005520:	6139      	str	r1, [r7, #16]
 8005522:	4649      	mov	r1, r9
 8005524:	414b      	adcs	r3, r1
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	f04f 0200 	mov.w	r2, #0
 800552c:	f04f 0300 	mov.w	r3, #0
 8005530:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005534:	4659      	mov	r1, fp
 8005536:	00cb      	lsls	r3, r1, #3
 8005538:	4651      	mov	r1, sl
 800553a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800553e:	4651      	mov	r1, sl
 8005540:	00ca      	lsls	r2, r1, #3
 8005542:	4610      	mov	r0, r2
 8005544:	4619      	mov	r1, r3
 8005546:	4603      	mov	r3, r0
 8005548:	4642      	mov	r2, r8
 800554a:	189b      	adds	r3, r3, r2
 800554c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005550:	464b      	mov	r3, r9
 8005552:	460a      	mov	r2, r1
 8005554:	eb42 0303 	adc.w	r3, r2, r3
 8005558:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800555c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005566:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005568:	f04f 0200 	mov.w	r2, #0
 800556c:	f04f 0300 	mov.w	r3, #0
 8005570:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005574:	4649      	mov	r1, r9
 8005576:	008b      	lsls	r3, r1, #2
 8005578:	4641      	mov	r1, r8
 800557a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800557e:	4641      	mov	r1, r8
 8005580:	008a      	lsls	r2, r1, #2
 8005582:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005586:	f7fb fb0f 	bl	8000ba8 <__aeabi_uldivmod>
 800558a:	4602      	mov	r2, r0
 800558c:	460b      	mov	r3, r1
 800558e:	4611      	mov	r1, r2
 8005590:	4b38      	ldr	r3, [pc, #224]	@ (8005674 <UART_SetConfig+0x4e4>)
 8005592:	fba3 2301 	umull	r2, r3, r3, r1
 8005596:	095b      	lsrs	r3, r3, #5
 8005598:	2264      	movs	r2, #100	@ 0x64
 800559a:	fb02 f303 	mul.w	r3, r2, r3
 800559e:	1acb      	subs	r3, r1, r3
 80055a0:	011b      	lsls	r3, r3, #4
 80055a2:	3332      	adds	r3, #50	@ 0x32
 80055a4:	4a33      	ldr	r2, [pc, #204]	@ (8005674 <UART_SetConfig+0x4e4>)
 80055a6:	fba2 2303 	umull	r2, r3, r2, r3
 80055aa:	095b      	lsrs	r3, r3, #5
 80055ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055b0:	441c      	add	r4, r3
 80055b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055b6:	2200      	movs	r2, #0
 80055b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80055ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80055bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80055c0:	4642      	mov	r2, r8
 80055c2:	464b      	mov	r3, r9
 80055c4:	1891      	adds	r1, r2, r2
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	415b      	adcs	r3, r3
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055d0:	4641      	mov	r1, r8
 80055d2:	1851      	adds	r1, r2, r1
 80055d4:	6039      	str	r1, [r7, #0]
 80055d6:	4649      	mov	r1, r9
 80055d8:	414b      	adcs	r3, r1
 80055da:	607b      	str	r3, [r7, #4]
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	f04f 0300 	mov.w	r3, #0
 80055e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055e8:	4659      	mov	r1, fp
 80055ea:	00cb      	lsls	r3, r1, #3
 80055ec:	4651      	mov	r1, sl
 80055ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055f2:	4651      	mov	r1, sl
 80055f4:	00ca      	lsls	r2, r1, #3
 80055f6:	4610      	mov	r0, r2
 80055f8:	4619      	mov	r1, r3
 80055fa:	4603      	mov	r3, r0
 80055fc:	4642      	mov	r2, r8
 80055fe:	189b      	adds	r3, r3, r2
 8005600:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005602:	464b      	mov	r3, r9
 8005604:	460a      	mov	r2, r1
 8005606:	eb42 0303 	adc.w	r3, r2, r3
 800560a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800560c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	663b      	str	r3, [r7, #96]	@ 0x60
 8005616:	667a      	str	r2, [r7, #100]	@ 0x64
 8005618:	f04f 0200 	mov.w	r2, #0
 800561c:	f04f 0300 	mov.w	r3, #0
 8005620:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005624:	4649      	mov	r1, r9
 8005626:	008b      	lsls	r3, r1, #2
 8005628:	4641      	mov	r1, r8
 800562a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800562e:	4641      	mov	r1, r8
 8005630:	008a      	lsls	r2, r1, #2
 8005632:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005636:	f7fb fab7 	bl	8000ba8 <__aeabi_uldivmod>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4b0d      	ldr	r3, [pc, #52]	@ (8005674 <UART_SetConfig+0x4e4>)
 8005640:	fba3 1302 	umull	r1, r3, r3, r2
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	2164      	movs	r1, #100	@ 0x64
 8005648:	fb01 f303 	mul.w	r3, r1, r3
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	3332      	adds	r3, #50	@ 0x32
 8005652:	4a08      	ldr	r2, [pc, #32]	@ (8005674 <UART_SetConfig+0x4e4>)
 8005654:	fba2 2303 	umull	r2, r3, r2, r3
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	f003 020f 	and.w	r2, r3, #15
 800565e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4422      	add	r2, r4
 8005666:	609a      	str	r2, [r3, #8]
}
 8005668:	bf00      	nop
 800566a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800566e:	46bd      	mov	sp, r7
 8005670:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005674:	51eb851f 	.word	0x51eb851f

08005678 <__cvt>:
 8005678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800567c:	ec57 6b10 	vmov	r6, r7, d0
 8005680:	2f00      	cmp	r7, #0
 8005682:	460c      	mov	r4, r1
 8005684:	4619      	mov	r1, r3
 8005686:	463b      	mov	r3, r7
 8005688:	bfbb      	ittet	lt
 800568a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800568e:	461f      	movlt	r7, r3
 8005690:	2300      	movge	r3, #0
 8005692:	232d      	movlt	r3, #45	@ 0x2d
 8005694:	700b      	strb	r3, [r1, #0]
 8005696:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005698:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800569c:	4691      	mov	r9, r2
 800569e:	f023 0820 	bic.w	r8, r3, #32
 80056a2:	bfbc      	itt	lt
 80056a4:	4632      	movlt	r2, r6
 80056a6:	4616      	movlt	r6, r2
 80056a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056ac:	d005      	beq.n	80056ba <__cvt+0x42>
 80056ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80056b2:	d100      	bne.n	80056b6 <__cvt+0x3e>
 80056b4:	3401      	adds	r4, #1
 80056b6:	2102      	movs	r1, #2
 80056b8:	e000      	b.n	80056bc <__cvt+0x44>
 80056ba:	2103      	movs	r1, #3
 80056bc:	ab03      	add	r3, sp, #12
 80056be:	9301      	str	r3, [sp, #4]
 80056c0:	ab02      	add	r3, sp, #8
 80056c2:	9300      	str	r3, [sp, #0]
 80056c4:	ec47 6b10 	vmov	d0, r6, r7
 80056c8:	4653      	mov	r3, sl
 80056ca:	4622      	mov	r2, r4
 80056cc:	f000 fe68 	bl	80063a0 <_dtoa_r>
 80056d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80056d4:	4605      	mov	r5, r0
 80056d6:	d119      	bne.n	800570c <__cvt+0x94>
 80056d8:	f019 0f01 	tst.w	r9, #1
 80056dc:	d00e      	beq.n	80056fc <__cvt+0x84>
 80056de:	eb00 0904 	add.w	r9, r0, r4
 80056e2:	2200      	movs	r2, #0
 80056e4:	2300      	movs	r3, #0
 80056e6:	4630      	mov	r0, r6
 80056e8:	4639      	mov	r1, r7
 80056ea:	f7fb f9ed 	bl	8000ac8 <__aeabi_dcmpeq>
 80056ee:	b108      	cbz	r0, 80056f4 <__cvt+0x7c>
 80056f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80056f4:	2230      	movs	r2, #48	@ 0x30
 80056f6:	9b03      	ldr	r3, [sp, #12]
 80056f8:	454b      	cmp	r3, r9
 80056fa:	d31e      	bcc.n	800573a <__cvt+0xc2>
 80056fc:	9b03      	ldr	r3, [sp, #12]
 80056fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005700:	1b5b      	subs	r3, r3, r5
 8005702:	4628      	mov	r0, r5
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	b004      	add	sp, #16
 8005708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800570c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005710:	eb00 0904 	add.w	r9, r0, r4
 8005714:	d1e5      	bne.n	80056e2 <__cvt+0x6a>
 8005716:	7803      	ldrb	r3, [r0, #0]
 8005718:	2b30      	cmp	r3, #48	@ 0x30
 800571a:	d10a      	bne.n	8005732 <__cvt+0xba>
 800571c:	2200      	movs	r2, #0
 800571e:	2300      	movs	r3, #0
 8005720:	4630      	mov	r0, r6
 8005722:	4639      	mov	r1, r7
 8005724:	f7fb f9d0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005728:	b918      	cbnz	r0, 8005732 <__cvt+0xba>
 800572a:	f1c4 0401 	rsb	r4, r4, #1
 800572e:	f8ca 4000 	str.w	r4, [sl]
 8005732:	f8da 3000 	ldr.w	r3, [sl]
 8005736:	4499      	add	r9, r3
 8005738:	e7d3      	b.n	80056e2 <__cvt+0x6a>
 800573a:	1c59      	adds	r1, r3, #1
 800573c:	9103      	str	r1, [sp, #12]
 800573e:	701a      	strb	r2, [r3, #0]
 8005740:	e7d9      	b.n	80056f6 <__cvt+0x7e>

08005742 <__exponent>:
 8005742:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005744:	2900      	cmp	r1, #0
 8005746:	bfba      	itte	lt
 8005748:	4249      	neglt	r1, r1
 800574a:	232d      	movlt	r3, #45	@ 0x2d
 800574c:	232b      	movge	r3, #43	@ 0x2b
 800574e:	2909      	cmp	r1, #9
 8005750:	7002      	strb	r2, [r0, #0]
 8005752:	7043      	strb	r3, [r0, #1]
 8005754:	dd29      	ble.n	80057aa <__exponent+0x68>
 8005756:	f10d 0307 	add.w	r3, sp, #7
 800575a:	461d      	mov	r5, r3
 800575c:	270a      	movs	r7, #10
 800575e:	461a      	mov	r2, r3
 8005760:	fbb1 f6f7 	udiv	r6, r1, r7
 8005764:	fb07 1416 	mls	r4, r7, r6, r1
 8005768:	3430      	adds	r4, #48	@ 0x30
 800576a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800576e:	460c      	mov	r4, r1
 8005770:	2c63      	cmp	r4, #99	@ 0x63
 8005772:	f103 33ff 	add.w	r3, r3, #4294967295
 8005776:	4631      	mov	r1, r6
 8005778:	dcf1      	bgt.n	800575e <__exponent+0x1c>
 800577a:	3130      	adds	r1, #48	@ 0x30
 800577c:	1e94      	subs	r4, r2, #2
 800577e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005782:	1c41      	adds	r1, r0, #1
 8005784:	4623      	mov	r3, r4
 8005786:	42ab      	cmp	r3, r5
 8005788:	d30a      	bcc.n	80057a0 <__exponent+0x5e>
 800578a:	f10d 0309 	add.w	r3, sp, #9
 800578e:	1a9b      	subs	r3, r3, r2
 8005790:	42ac      	cmp	r4, r5
 8005792:	bf88      	it	hi
 8005794:	2300      	movhi	r3, #0
 8005796:	3302      	adds	r3, #2
 8005798:	4403      	add	r3, r0
 800579a:	1a18      	subs	r0, r3, r0
 800579c:	b003      	add	sp, #12
 800579e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80057a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80057a8:	e7ed      	b.n	8005786 <__exponent+0x44>
 80057aa:	2330      	movs	r3, #48	@ 0x30
 80057ac:	3130      	adds	r1, #48	@ 0x30
 80057ae:	7083      	strb	r3, [r0, #2]
 80057b0:	70c1      	strb	r1, [r0, #3]
 80057b2:	1d03      	adds	r3, r0, #4
 80057b4:	e7f1      	b.n	800579a <__exponent+0x58>
	...

080057b8 <_printf_float>:
 80057b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057bc:	b08d      	sub	sp, #52	@ 0x34
 80057be:	460c      	mov	r4, r1
 80057c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80057c4:	4616      	mov	r6, r2
 80057c6:	461f      	mov	r7, r3
 80057c8:	4605      	mov	r5, r0
 80057ca:	f000 fcdb 	bl	8006184 <_localeconv_r>
 80057ce:	6803      	ldr	r3, [r0, #0]
 80057d0:	9304      	str	r3, [sp, #16]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fa fd4c 	bl	8000270 <strlen>
 80057d8:	2300      	movs	r3, #0
 80057da:	930a      	str	r3, [sp, #40]	@ 0x28
 80057dc:	f8d8 3000 	ldr.w	r3, [r8]
 80057e0:	9005      	str	r0, [sp, #20]
 80057e2:	3307      	adds	r3, #7
 80057e4:	f023 0307 	bic.w	r3, r3, #7
 80057e8:	f103 0208 	add.w	r2, r3, #8
 80057ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80057f0:	f8d4 b000 	ldr.w	fp, [r4]
 80057f4:	f8c8 2000 	str.w	r2, [r8]
 80057f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005800:	9307      	str	r3, [sp, #28]
 8005802:	f8cd 8018 	str.w	r8, [sp, #24]
 8005806:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800580a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800580e:	4b9c      	ldr	r3, [pc, #624]	@ (8005a80 <_printf_float+0x2c8>)
 8005810:	f04f 32ff 	mov.w	r2, #4294967295
 8005814:	f7fb f98a 	bl	8000b2c <__aeabi_dcmpun>
 8005818:	bb70      	cbnz	r0, 8005878 <_printf_float+0xc0>
 800581a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800581e:	4b98      	ldr	r3, [pc, #608]	@ (8005a80 <_printf_float+0x2c8>)
 8005820:	f04f 32ff 	mov.w	r2, #4294967295
 8005824:	f7fb f964 	bl	8000af0 <__aeabi_dcmple>
 8005828:	bb30      	cbnz	r0, 8005878 <_printf_float+0xc0>
 800582a:	2200      	movs	r2, #0
 800582c:	2300      	movs	r3, #0
 800582e:	4640      	mov	r0, r8
 8005830:	4649      	mov	r1, r9
 8005832:	f7fb f953 	bl	8000adc <__aeabi_dcmplt>
 8005836:	b110      	cbz	r0, 800583e <_printf_float+0x86>
 8005838:	232d      	movs	r3, #45	@ 0x2d
 800583a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800583e:	4a91      	ldr	r2, [pc, #580]	@ (8005a84 <_printf_float+0x2cc>)
 8005840:	4b91      	ldr	r3, [pc, #580]	@ (8005a88 <_printf_float+0x2d0>)
 8005842:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005846:	bf8c      	ite	hi
 8005848:	4690      	movhi	r8, r2
 800584a:	4698      	movls	r8, r3
 800584c:	2303      	movs	r3, #3
 800584e:	6123      	str	r3, [r4, #16]
 8005850:	f02b 0304 	bic.w	r3, fp, #4
 8005854:	6023      	str	r3, [r4, #0]
 8005856:	f04f 0900 	mov.w	r9, #0
 800585a:	9700      	str	r7, [sp, #0]
 800585c:	4633      	mov	r3, r6
 800585e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005860:	4621      	mov	r1, r4
 8005862:	4628      	mov	r0, r5
 8005864:	f000 f9d2 	bl	8005c0c <_printf_common>
 8005868:	3001      	adds	r0, #1
 800586a:	f040 808d 	bne.w	8005988 <_printf_float+0x1d0>
 800586e:	f04f 30ff 	mov.w	r0, #4294967295
 8005872:	b00d      	add	sp, #52	@ 0x34
 8005874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005878:	4642      	mov	r2, r8
 800587a:	464b      	mov	r3, r9
 800587c:	4640      	mov	r0, r8
 800587e:	4649      	mov	r1, r9
 8005880:	f7fb f954 	bl	8000b2c <__aeabi_dcmpun>
 8005884:	b140      	cbz	r0, 8005898 <_printf_float+0xe0>
 8005886:	464b      	mov	r3, r9
 8005888:	2b00      	cmp	r3, #0
 800588a:	bfbc      	itt	lt
 800588c:	232d      	movlt	r3, #45	@ 0x2d
 800588e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005892:	4a7e      	ldr	r2, [pc, #504]	@ (8005a8c <_printf_float+0x2d4>)
 8005894:	4b7e      	ldr	r3, [pc, #504]	@ (8005a90 <_printf_float+0x2d8>)
 8005896:	e7d4      	b.n	8005842 <_printf_float+0x8a>
 8005898:	6863      	ldr	r3, [r4, #4]
 800589a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800589e:	9206      	str	r2, [sp, #24]
 80058a0:	1c5a      	adds	r2, r3, #1
 80058a2:	d13b      	bne.n	800591c <_printf_float+0x164>
 80058a4:	2306      	movs	r3, #6
 80058a6:	6063      	str	r3, [r4, #4]
 80058a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80058ac:	2300      	movs	r3, #0
 80058ae:	6022      	str	r2, [r4, #0]
 80058b0:	9303      	str	r3, [sp, #12]
 80058b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80058b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80058b8:	ab09      	add	r3, sp, #36	@ 0x24
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	6861      	ldr	r1, [r4, #4]
 80058be:	ec49 8b10 	vmov	d0, r8, r9
 80058c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80058c6:	4628      	mov	r0, r5
 80058c8:	f7ff fed6 	bl	8005678 <__cvt>
 80058cc:	9b06      	ldr	r3, [sp, #24]
 80058ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058d0:	2b47      	cmp	r3, #71	@ 0x47
 80058d2:	4680      	mov	r8, r0
 80058d4:	d129      	bne.n	800592a <_printf_float+0x172>
 80058d6:	1cc8      	adds	r0, r1, #3
 80058d8:	db02      	blt.n	80058e0 <_printf_float+0x128>
 80058da:	6863      	ldr	r3, [r4, #4]
 80058dc:	4299      	cmp	r1, r3
 80058de:	dd41      	ble.n	8005964 <_printf_float+0x1ac>
 80058e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80058e4:	fa5f fa8a 	uxtb.w	sl, sl
 80058e8:	3901      	subs	r1, #1
 80058ea:	4652      	mov	r2, sl
 80058ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80058f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80058f2:	f7ff ff26 	bl	8005742 <__exponent>
 80058f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058f8:	1813      	adds	r3, r2, r0
 80058fa:	2a01      	cmp	r2, #1
 80058fc:	4681      	mov	r9, r0
 80058fe:	6123      	str	r3, [r4, #16]
 8005900:	dc02      	bgt.n	8005908 <_printf_float+0x150>
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	07d2      	lsls	r2, r2, #31
 8005906:	d501      	bpl.n	800590c <_printf_float+0x154>
 8005908:	3301      	adds	r3, #1
 800590a:	6123      	str	r3, [r4, #16]
 800590c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0a2      	beq.n	800585a <_printf_float+0xa2>
 8005914:	232d      	movs	r3, #45	@ 0x2d
 8005916:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800591a:	e79e      	b.n	800585a <_printf_float+0xa2>
 800591c:	9a06      	ldr	r2, [sp, #24]
 800591e:	2a47      	cmp	r2, #71	@ 0x47
 8005920:	d1c2      	bne.n	80058a8 <_printf_float+0xf0>
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1c0      	bne.n	80058a8 <_printf_float+0xf0>
 8005926:	2301      	movs	r3, #1
 8005928:	e7bd      	b.n	80058a6 <_printf_float+0xee>
 800592a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800592e:	d9db      	bls.n	80058e8 <_printf_float+0x130>
 8005930:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005934:	d118      	bne.n	8005968 <_printf_float+0x1b0>
 8005936:	2900      	cmp	r1, #0
 8005938:	6863      	ldr	r3, [r4, #4]
 800593a:	dd0b      	ble.n	8005954 <_printf_float+0x19c>
 800593c:	6121      	str	r1, [r4, #16]
 800593e:	b913      	cbnz	r3, 8005946 <_printf_float+0x18e>
 8005940:	6822      	ldr	r2, [r4, #0]
 8005942:	07d0      	lsls	r0, r2, #31
 8005944:	d502      	bpl.n	800594c <_printf_float+0x194>
 8005946:	3301      	adds	r3, #1
 8005948:	440b      	add	r3, r1
 800594a:	6123      	str	r3, [r4, #16]
 800594c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800594e:	f04f 0900 	mov.w	r9, #0
 8005952:	e7db      	b.n	800590c <_printf_float+0x154>
 8005954:	b913      	cbnz	r3, 800595c <_printf_float+0x1a4>
 8005956:	6822      	ldr	r2, [r4, #0]
 8005958:	07d2      	lsls	r2, r2, #31
 800595a:	d501      	bpl.n	8005960 <_printf_float+0x1a8>
 800595c:	3302      	adds	r3, #2
 800595e:	e7f4      	b.n	800594a <_printf_float+0x192>
 8005960:	2301      	movs	r3, #1
 8005962:	e7f2      	b.n	800594a <_printf_float+0x192>
 8005964:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005968:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800596a:	4299      	cmp	r1, r3
 800596c:	db05      	blt.n	800597a <_printf_float+0x1c2>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	6121      	str	r1, [r4, #16]
 8005972:	07d8      	lsls	r0, r3, #31
 8005974:	d5ea      	bpl.n	800594c <_printf_float+0x194>
 8005976:	1c4b      	adds	r3, r1, #1
 8005978:	e7e7      	b.n	800594a <_printf_float+0x192>
 800597a:	2900      	cmp	r1, #0
 800597c:	bfd4      	ite	le
 800597e:	f1c1 0202 	rsble	r2, r1, #2
 8005982:	2201      	movgt	r2, #1
 8005984:	4413      	add	r3, r2
 8005986:	e7e0      	b.n	800594a <_printf_float+0x192>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	055a      	lsls	r2, r3, #21
 800598c:	d407      	bmi.n	800599e <_printf_float+0x1e6>
 800598e:	6923      	ldr	r3, [r4, #16]
 8005990:	4642      	mov	r2, r8
 8005992:	4631      	mov	r1, r6
 8005994:	4628      	mov	r0, r5
 8005996:	47b8      	blx	r7
 8005998:	3001      	adds	r0, #1
 800599a:	d12b      	bne.n	80059f4 <_printf_float+0x23c>
 800599c:	e767      	b.n	800586e <_printf_float+0xb6>
 800599e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059a2:	f240 80dd 	bls.w	8005b60 <_printf_float+0x3a8>
 80059a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059aa:	2200      	movs	r2, #0
 80059ac:	2300      	movs	r3, #0
 80059ae:	f7fb f88b 	bl	8000ac8 <__aeabi_dcmpeq>
 80059b2:	2800      	cmp	r0, #0
 80059b4:	d033      	beq.n	8005a1e <_printf_float+0x266>
 80059b6:	4a37      	ldr	r2, [pc, #220]	@ (8005a94 <_printf_float+0x2dc>)
 80059b8:	2301      	movs	r3, #1
 80059ba:	4631      	mov	r1, r6
 80059bc:	4628      	mov	r0, r5
 80059be:	47b8      	blx	r7
 80059c0:	3001      	adds	r0, #1
 80059c2:	f43f af54 	beq.w	800586e <_printf_float+0xb6>
 80059c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80059ca:	4543      	cmp	r3, r8
 80059cc:	db02      	blt.n	80059d4 <_printf_float+0x21c>
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	07d8      	lsls	r0, r3, #31
 80059d2:	d50f      	bpl.n	80059f4 <_printf_float+0x23c>
 80059d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059d8:	4631      	mov	r1, r6
 80059da:	4628      	mov	r0, r5
 80059dc:	47b8      	blx	r7
 80059de:	3001      	adds	r0, #1
 80059e0:	f43f af45 	beq.w	800586e <_printf_float+0xb6>
 80059e4:	f04f 0900 	mov.w	r9, #0
 80059e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80059ec:	f104 0a1a 	add.w	sl, r4, #26
 80059f0:	45c8      	cmp	r8, r9
 80059f2:	dc09      	bgt.n	8005a08 <_printf_float+0x250>
 80059f4:	6823      	ldr	r3, [r4, #0]
 80059f6:	079b      	lsls	r3, r3, #30
 80059f8:	f100 8103 	bmi.w	8005c02 <_printf_float+0x44a>
 80059fc:	68e0      	ldr	r0, [r4, #12]
 80059fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a00:	4298      	cmp	r0, r3
 8005a02:	bfb8      	it	lt
 8005a04:	4618      	movlt	r0, r3
 8005a06:	e734      	b.n	8005872 <_printf_float+0xba>
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4652      	mov	r2, sl
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4628      	mov	r0, r5
 8005a10:	47b8      	blx	r7
 8005a12:	3001      	adds	r0, #1
 8005a14:	f43f af2b 	beq.w	800586e <_printf_float+0xb6>
 8005a18:	f109 0901 	add.w	r9, r9, #1
 8005a1c:	e7e8      	b.n	80059f0 <_printf_float+0x238>
 8005a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	dc39      	bgt.n	8005a98 <_printf_float+0x2e0>
 8005a24:	4a1b      	ldr	r2, [pc, #108]	@ (8005a94 <_printf_float+0x2dc>)
 8005a26:	2301      	movs	r3, #1
 8005a28:	4631      	mov	r1, r6
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	47b8      	blx	r7
 8005a2e:	3001      	adds	r0, #1
 8005a30:	f43f af1d 	beq.w	800586e <_printf_float+0xb6>
 8005a34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005a38:	ea59 0303 	orrs.w	r3, r9, r3
 8005a3c:	d102      	bne.n	8005a44 <_printf_float+0x28c>
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	07d9      	lsls	r1, r3, #31
 8005a42:	d5d7      	bpl.n	80059f4 <_printf_float+0x23c>
 8005a44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a48:	4631      	mov	r1, r6
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	47b8      	blx	r7
 8005a4e:	3001      	adds	r0, #1
 8005a50:	f43f af0d 	beq.w	800586e <_printf_float+0xb6>
 8005a54:	f04f 0a00 	mov.w	sl, #0
 8005a58:	f104 0b1a 	add.w	fp, r4, #26
 8005a5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5e:	425b      	negs	r3, r3
 8005a60:	4553      	cmp	r3, sl
 8005a62:	dc01      	bgt.n	8005a68 <_printf_float+0x2b0>
 8005a64:	464b      	mov	r3, r9
 8005a66:	e793      	b.n	8005990 <_printf_float+0x1d8>
 8005a68:	2301      	movs	r3, #1
 8005a6a:	465a      	mov	r2, fp
 8005a6c:	4631      	mov	r1, r6
 8005a6e:	4628      	mov	r0, r5
 8005a70:	47b8      	blx	r7
 8005a72:	3001      	adds	r0, #1
 8005a74:	f43f aefb 	beq.w	800586e <_printf_float+0xb6>
 8005a78:	f10a 0a01 	add.w	sl, sl, #1
 8005a7c:	e7ee      	b.n	8005a5c <_printf_float+0x2a4>
 8005a7e:	bf00      	nop
 8005a80:	7fefffff 	.word	0x7fefffff
 8005a84:	080083d4 	.word	0x080083d4
 8005a88:	080083d0 	.word	0x080083d0
 8005a8c:	080083dc 	.word	0x080083dc
 8005a90:	080083d8 	.word	0x080083d8
 8005a94:	080083e0 	.word	0x080083e0
 8005a98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a9e:	4553      	cmp	r3, sl
 8005aa0:	bfa8      	it	ge
 8005aa2:	4653      	movge	r3, sl
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	4699      	mov	r9, r3
 8005aa8:	dc36      	bgt.n	8005b18 <_printf_float+0x360>
 8005aaa:	f04f 0b00 	mov.w	fp, #0
 8005aae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ab2:	f104 021a 	add.w	r2, r4, #26
 8005ab6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ab8:	9306      	str	r3, [sp, #24]
 8005aba:	eba3 0309 	sub.w	r3, r3, r9
 8005abe:	455b      	cmp	r3, fp
 8005ac0:	dc31      	bgt.n	8005b26 <_printf_float+0x36e>
 8005ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ac4:	459a      	cmp	sl, r3
 8005ac6:	dc3a      	bgt.n	8005b3e <_printf_float+0x386>
 8005ac8:	6823      	ldr	r3, [r4, #0]
 8005aca:	07da      	lsls	r2, r3, #31
 8005acc:	d437      	bmi.n	8005b3e <_printf_float+0x386>
 8005ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ad0:	ebaa 0903 	sub.w	r9, sl, r3
 8005ad4:	9b06      	ldr	r3, [sp, #24]
 8005ad6:	ebaa 0303 	sub.w	r3, sl, r3
 8005ada:	4599      	cmp	r9, r3
 8005adc:	bfa8      	it	ge
 8005ade:	4699      	movge	r9, r3
 8005ae0:	f1b9 0f00 	cmp.w	r9, #0
 8005ae4:	dc33      	bgt.n	8005b4e <_printf_float+0x396>
 8005ae6:	f04f 0800 	mov.w	r8, #0
 8005aea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005aee:	f104 0b1a 	add.w	fp, r4, #26
 8005af2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af4:	ebaa 0303 	sub.w	r3, sl, r3
 8005af8:	eba3 0309 	sub.w	r3, r3, r9
 8005afc:	4543      	cmp	r3, r8
 8005afe:	f77f af79 	ble.w	80059f4 <_printf_float+0x23c>
 8005b02:	2301      	movs	r3, #1
 8005b04:	465a      	mov	r2, fp
 8005b06:	4631      	mov	r1, r6
 8005b08:	4628      	mov	r0, r5
 8005b0a:	47b8      	blx	r7
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	f43f aeae 	beq.w	800586e <_printf_float+0xb6>
 8005b12:	f108 0801 	add.w	r8, r8, #1
 8005b16:	e7ec      	b.n	8005af2 <_printf_float+0x33a>
 8005b18:	4642      	mov	r2, r8
 8005b1a:	4631      	mov	r1, r6
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b8      	blx	r7
 8005b20:	3001      	adds	r0, #1
 8005b22:	d1c2      	bne.n	8005aaa <_printf_float+0x2f2>
 8005b24:	e6a3      	b.n	800586e <_printf_float+0xb6>
 8005b26:	2301      	movs	r3, #1
 8005b28:	4631      	mov	r1, r6
 8005b2a:	4628      	mov	r0, r5
 8005b2c:	9206      	str	r2, [sp, #24]
 8005b2e:	47b8      	blx	r7
 8005b30:	3001      	adds	r0, #1
 8005b32:	f43f ae9c 	beq.w	800586e <_printf_float+0xb6>
 8005b36:	9a06      	ldr	r2, [sp, #24]
 8005b38:	f10b 0b01 	add.w	fp, fp, #1
 8005b3c:	e7bb      	b.n	8005ab6 <_printf_float+0x2fe>
 8005b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b42:	4631      	mov	r1, r6
 8005b44:	4628      	mov	r0, r5
 8005b46:	47b8      	blx	r7
 8005b48:	3001      	adds	r0, #1
 8005b4a:	d1c0      	bne.n	8005ace <_printf_float+0x316>
 8005b4c:	e68f      	b.n	800586e <_printf_float+0xb6>
 8005b4e:	9a06      	ldr	r2, [sp, #24]
 8005b50:	464b      	mov	r3, r9
 8005b52:	4442      	add	r2, r8
 8005b54:	4631      	mov	r1, r6
 8005b56:	4628      	mov	r0, r5
 8005b58:	47b8      	blx	r7
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	d1c3      	bne.n	8005ae6 <_printf_float+0x32e>
 8005b5e:	e686      	b.n	800586e <_printf_float+0xb6>
 8005b60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b64:	f1ba 0f01 	cmp.w	sl, #1
 8005b68:	dc01      	bgt.n	8005b6e <_printf_float+0x3b6>
 8005b6a:	07db      	lsls	r3, r3, #31
 8005b6c:	d536      	bpl.n	8005bdc <_printf_float+0x424>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	4642      	mov	r2, r8
 8005b72:	4631      	mov	r1, r6
 8005b74:	4628      	mov	r0, r5
 8005b76:	47b8      	blx	r7
 8005b78:	3001      	adds	r0, #1
 8005b7a:	f43f ae78 	beq.w	800586e <_printf_float+0xb6>
 8005b7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b82:	4631      	mov	r1, r6
 8005b84:	4628      	mov	r0, r5
 8005b86:	47b8      	blx	r7
 8005b88:	3001      	adds	r0, #1
 8005b8a:	f43f ae70 	beq.w	800586e <_printf_float+0xb6>
 8005b8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b92:	2200      	movs	r2, #0
 8005b94:	2300      	movs	r3, #0
 8005b96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b9a:	f7fa ff95 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b9e:	b9c0      	cbnz	r0, 8005bd2 <_printf_float+0x41a>
 8005ba0:	4653      	mov	r3, sl
 8005ba2:	f108 0201 	add.w	r2, r8, #1
 8005ba6:	4631      	mov	r1, r6
 8005ba8:	4628      	mov	r0, r5
 8005baa:	47b8      	blx	r7
 8005bac:	3001      	adds	r0, #1
 8005bae:	d10c      	bne.n	8005bca <_printf_float+0x412>
 8005bb0:	e65d      	b.n	800586e <_printf_float+0xb6>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	465a      	mov	r2, fp
 8005bb6:	4631      	mov	r1, r6
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	f43f ae56 	beq.w	800586e <_printf_float+0xb6>
 8005bc2:	f108 0801 	add.w	r8, r8, #1
 8005bc6:	45d0      	cmp	r8, sl
 8005bc8:	dbf3      	blt.n	8005bb2 <_printf_float+0x3fa>
 8005bca:	464b      	mov	r3, r9
 8005bcc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005bd0:	e6df      	b.n	8005992 <_printf_float+0x1da>
 8005bd2:	f04f 0800 	mov.w	r8, #0
 8005bd6:	f104 0b1a 	add.w	fp, r4, #26
 8005bda:	e7f4      	b.n	8005bc6 <_printf_float+0x40e>
 8005bdc:	2301      	movs	r3, #1
 8005bde:	4642      	mov	r2, r8
 8005be0:	e7e1      	b.n	8005ba6 <_printf_float+0x3ee>
 8005be2:	2301      	movs	r3, #1
 8005be4:	464a      	mov	r2, r9
 8005be6:	4631      	mov	r1, r6
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	f43f ae3e 	beq.w	800586e <_printf_float+0xb6>
 8005bf2:	f108 0801 	add.w	r8, r8, #1
 8005bf6:	68e3      	ldr	r3, [r4, #12]
 8005bf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bfa:	1a5b      	subs	r3, r3, r1
 8005bfc:	4543      	cmp	r3, r8
 8005bfe:	dcf0      	bgt.n	8005be2 <_printf_float+0x42a>
 8005c00:	e6fc      	b.n	80059fc <_printf_float+0x244>
 8005c02:	f04f 0800 	mov.w	r8, #0
 8005c06:	f104 0919 	add.w	r9, r4, #25
 8005c0a:	e7f4      	b.n	8005bf6 <_printf_float+0x43e>

08005c0c <_printf_common>:
 8005c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c10:	4616      	mov	r6, r2
 8005c12:	4698      	mov	r8, r3
 8005c14:	688a      	ldr	r2, [r1, #8]
 8005c16:	690b      	ldr	r3, [r1, #16]
 8005c18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	bfb8      	it	lt
 8005c20:	4613      	movlt	r3, r2
 8005c22:	6033      	str	r3, [r6, #0]
 8005c24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c28:	4607      	mov	r7, r0
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	b10a      	cbz	r2, 8005c32 <_printf_common+0x26>
 8005c2e:	3301      	adds	r3, #1
 8005c30:	6033      	str	r3, [r6, #0]
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	0699      	lsls	r1, r3, #26
 8005c36:	bf42      	ittt	mi
 8005c38:	6833      	ldrmi	r3, [r6, #0]
 8005c3a:	3302      	addmi	r3, #2
 8005c3c:	6033      	strmi	r3, [r6, #0]
 8005c3e:	6825      	ldr	r5, [r4, #0]
 8005c40:	f015 0506 	ands.w	r5, r5, #6
 8005c44:	d106      	bne.n	8005c54 <_printf_common+0x48>
 8005c46:	f104 0a19 	add.w	sl, r4, #25
 8005c4a:	68e3      	ldr	r3, [r4, #12]
 8005c4c:	6832      	ldr	r2, [r6, #0]
 8005c4e:	1a9b      	subs	r3, r3, r2
 8005c50:	42ab      	cmp	r3, r5
 8005c52:	dc26      	bgt.n	8005ca2 <_printf_common+0x96>
 8005c54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c58:	6822      	ldr	r2, [r4, #0]
 8005c5a:	3b00      	subs	r3, #0
 8005c5c:	bf18      	it	ne
 8005c5e:	2301      	movne	r3, #1
 8005c60:	0692      	lsls	r2, r2, #26
 8005c62:	d42b      	bmi.n	8005cbc <_printf_common+0xb0>
 8005c64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c68:	4641      	mov	r1, r8
 8005c6a:	4638      	mov	r0, r7
 8005c6c:	47c8      	blx	r9
 8005c6e:	3001      	adds	r0, #1
 8005c70:	d01e      	beq.n	8005cb0 <_printf_common+0xa4>
 8005c72:	6823      	ldr	r3, [r4, #0]
 8005c74:	6922      	ldr	r2, [r4, #16]
 8005c76:	f003 0306 	and.w	r3, r3, #6
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	bf02      	ittt	eq
 8005c7e:	68e5      	ldreq	r5, [r4, #12]
 8005c80:	6833      	ldreq	r3, [r6, #0]
 8005c82:	1aed      	subeq	r5, r5, r3
 8005c84:	68a3      	ldr	r3, [r4, #8]
 8005c86:	bf0c      	ite	eq
 8005c88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c8c:	2500      	movne	r5, #0
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	bfc4      	itt	gt
 8005c92:	1a9b      	subgt	r3, r3, r2
 8005c94:	18ed      	addgt	r5, r5, r3
 8005c96:	2600      	movs	r6, #0
 8005c98:	341a      	adds	r4, #26
 8005c9a:	42b5      	cmp	r5, r6
 8005c9c:	d11a      	bne.n	8005cd4 <_printf_common+0xc8>
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	e008      	b.n	8005cb4 <_printf_common+0xa8>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	4652      	mov	r2, sl
 8005ca6:	4641      	mov	r1, r8
 8005ca8:	4638      	mov	r0, r7
 8005caa:	47c8      	blx	r9
 8005cac:	3001      	adds	r0, #1
 8005cae:	d103      	bne.n	8005cb8 <_printf_common+0xac>
 8005cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb8:	3501      	adds	r5, #1
 8005cba:	e7c6      	b.n	8005c4a <_printf_common+0x3e>
 8005cbc:	18e1      	adds	r1, r4, r3
 8005cbe:	1c5a      	adds	r2, r3, #1
 8005cc0:	2030      	movs	r0, #48	@ 0x30
 8005cc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005cc6:	4422      	add	r2, r4
 8005cc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ccc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005cd0:	3302      	adds	r3, #2
 8005cd2:	e7c7      	b.n	8005c64 <_printf_common+0x58>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	4622      	mov	r2, r4
 8005cd8:	4641      	mov	r1, r8
 8005cda:	4638      	mov	r0, r7
 8005cdc:	47c8      	blx	r9
 8005cde:	3001      	adds	r0, #1
 8005ce0:	d0e6      	beq.n	8005cb0 <_printf_common+0xa4>
 8005ce2:	3601      	adds	r6, #1
 8005ce4:	e7d9      	b.n	8005c9a <_printf_common+0x8e>
	...

08005ce8 <_printf_i>:
 8005ce8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cec:	7e0f      	ldrb	r7, [r1, #24]
 8005cee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005cf0:	2f78      	cmp	r7, #120	@ 0x78
 8005cf2:	4691      	mov	r9, r2
 8005cf4:	4680      	mov	r8, r0
 8005cf6:	460c      	mov	r4, r1
 8005cf8:	469a      	mov	sl, r3
 8005cfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005cfe:	d807      	bhi.n	8005d10 <_printf_i+0x28>
 8005d00:	2f62      	cmp	r7, #98	@ 0x62
 8005d02:	d80a      	bhi.n	8005d1a <_printf_i+0x32>
 8005d04:	2f00      	cmp	r7, #0
 8005d06:	f000 80d1 	beq.w	8005eac <_printf_i+0x1c4>
 8005d0a:	2f58      	cmp	r7, #88	@ 0x58
 8005d0c:	f000 80b8 	beq.w	8005e80 <_printf_i+0x198>
 8005d10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d18:	e03a      	b.n	8005d90 <_printf_i+0xa8>
 8005d1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d1e:	2b15      	cmp	r3, #21
 8005d20:	d8f6      	bhi.n	8005d10 <_printf_i+0x28>
 8005d22:	a101      	add	r1, pc, #4	@ (adr r1, 8005d28 <_printf_i+0x40>)
 8005d24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d28:	08005d81 	.word	0x08005d81
 8005d2c:	08005d95 	.word	0x08005d95
 8005d30:	08005d11 	.word	0x08005d11
 8005d34:	08005d11 	.word	0x08005d11
 8005d38:	08005d11 	.word	0x08005d11
 8005d3c:	08005d11 	.word	0x08005d11
 8005d40:	08005d95 	.word	0x08005d95
 8005d44:	08005d11 	.word	0x08005d11
 8005d48:	08005d11 	.word	0x08005d11
 8005d4c:	08005d11 	.word	0x08005d11
 8005d50:	08005d11 	.word	0x08005d11
 8005d54:	08005e93 	.word	0x08005e93
 8005d58:	08005dbf 	.word	0x08005dbf
 8005d5c:	08005e4d 	.word	0x08005e4d
 8005d60:	08005d11 	.word	0x08005d11
 8005d64:	08005d11 	.word	0x08005d11
 8005d68:	08005eb5 	.word	0x08005eb5
 8005d6c:	08005d11 	.word	0x08005d11
 8005d70:	08005dbf 	.word	0x08005dbf
 8005d74:	08005d11 	.word	0x08005d11
 8005d78:	08005d11 	.word	0x08005d11
 8005d7c:	08005e55 	.word	0x08005e55
 8005d80:	6833      	ldr	r3, [r6, #0]
 8005d82:	1d1a      	adds	r2, r3, #4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6032      	str	r2, [r6, #0]
 8005d88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d90:	2301      	movs	r3, #1
 8005d92:	e09c      	b.n	8005ece <_printf_i+0x1e6>
 8005d94:	6833      	ldr	r3, [r6, #0]
 8005d96:	6820      	ldr	r0, [r4, #0]
 8005d98:	1d19      	adds	r1, r3, #4
 8005d9a:	6031      	str	r1, [r6, #0]
 8005d9c:	0606      	lsls	r6, r0, #24
 8005d9e:	d501      	bpl.n	8005da4 <_printf_i+0xbc>
 8005da0:	681d      	ldr	r5, [r3, #0]
 8005da2:	e003      	b.n	8005dac <_printf_i+0xc4>
 8005da4:	0645      	lsls	r5, r0, #25
 8005da6:	d5fb      	bpl.n	8005da0 <_printf_i+0xb8>
 8005da8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005dac:	2d00      	cmp	r5, #0
 8005dae:	da03      	bge.n	8005db8 <_printf_i+0xd0>
 8005db0:	232d      	movs	r3, #45	@ 0x2d
 8005db2:	426d      	negs	r5, r5
 8005db4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005db8:	4858      	ldr	r0, [pc, #352]	@ (8005f1c <_printf_i+0x234>)
 8005dba:	230a      	movs	r3, #10
 8005dbc:	e011      	b.n	8005de2 <_printf_i+0xfa>
 8005dbe:	6821      	ldr	r1, [r4, #0]
 8005dc0:	6833      	ldr	r3, [r6, #0]
 8005dc2:	0608      	lsls	r0, r1, #24
 8005dc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005dc8:	d402      	bmi.n	8005dd0 <_printf_i+0xe8>
 8005dca:	0649      	lsls	r1, r1, #25
 8005dcc:	bf48      	it	mi
 8005dce:	b2ad      	uxthmi	r5, r5
 8005dd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005dd2:	4852      	ldr	r0, [pc, #328]	@ (8005f1c <_printf_i+0x234>)
 8005dd4:	6033      	str	r3, [r6, #0]
 8005dd6:	bf14      	ite	ne
 8005dd8:	230a      	movne	r3, #10
 8005dda:	2308      	moveq	r3, #8
 8005ddc:	2100      	movs	r1, #0
 8005dde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005de2:	6866      	ldr	r6, [r4, #4]
 8005de4:	60a6      	str	r6, [r4, #8]
 8005de6:	2e00      	cmp	r6, #0
 8005de8:	db05      	blt.n	8005df6 <_printf_i+0x10e>
 8005dea:	6821      	ldr	r1, [r4, #0]
 8005dec:	432e      	orrs	r6, r5
 8005dee:	f021 0104 	bic.w	r1, r1, #4
 8005df2:	6021      	str	r1, [r4, #0]
 8005df4:	d04b      	beq.n	8005e8e <_printf_i+0x1a6>
 8005df6:	4616      	mov	r6, r2
 8005df8:	fbb5 f1f3 	udiv	r1, r5, r3
 8005dfc:	fb03 5711 	mls	r7, r3, r1, r5
 8005e00:	5dc7      	ldrb	r7, [r0, r7]
 8005e02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e06:	462f      	mov	r7, r5
 8005e08:	42bb      	cmp	r3, r7
 8005e0a:	460d      	mov	r5, r1
 8005e0c:	d9f4      	bls.n	8005df8 <_printf_i+0x110>
 8005e0e:	2b08      	cmp	r3, #8
 8005e10:	d10b      	bne.n	8005e2a <_printf_i+0x142>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	07df      	lsls	r7, r3, #31
 8005e16:	d508      	bpl.n	8005e2a <_printf_i+0x142>
 8005e18:	6923      	ldr	r3, [r4, #16]
 8005e1a:	6861      	ldr	r1, [r4, #4]
 8005e1c:	4299      	cmp	r1, r3
 8005e1e:	bfde      	ittt	le
 8005e20:	2330      	movle	r3, #48	@ 0x30
 8005e22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e2a:	1b92      	subs	r2, r2, r6
 8005e2c:	6122      	str	r2, [r4, #16]
 8005e2e:	f8cd a000 	str.w	sl, [sp]
 8005e32:	464b      	mov	r3, r9
 8005e34:	aa03      	add	r2, sp, #12
 8005e36:	4621      	mov	r1, r4
 8005e38:	4640      	mov	r0, r8
 8005e3a:	f7ff fee7 	bl	8005c0c <_printf_common>
 8005e3e:	3001      	adds	r0, #1
 8005e40:	d14a      	bne.n	8005ed8 <_printf_i+0x1f0>
 8005e42:	f04f 30ff 	mov.w	r0, #4294967295
 8005e46:	b004      	add	sp, #16
 8005e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e4c:	6823      	ldr	r3, [r4, #0]
 8005e4e:	f043 0320 	orr.w	r3, r3, #32
 8005e52:	6023      	str	r3, [r4, #0]
 8005e54:	4832      	ldr	r0, [pc, #200]	@ (8005f20 <_printf_i+0x238>)
 8005e56:	2778      	movs	r7, #120	@ 0x78
 8005e58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	6831      	ldr	r1, [r6, #0]
 8005e60:	061f      	lsls	r7, r3, #24
 8005e62:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e66:	d402      	bmi.n	8005e6e <_printf_i+0x186>
 8005e68:	065f      	lsls	r7, r3, #25
 8005e6a:	bf48      	it	mi
 8005e6c:	b2ad      	uxthmi	r5, r5
 8005e6e:	6031      	str	r1, [r6, #0]
 8005e70:	07d9      	lsls	r1, r3, #31
 8005e72:	bf44      	itt	mi
 8005e74:	f043 0320 	orrmi.w	r3, r3, #32
 8005e78:	6023      	strmi	r3, [r4, #0]
 8005e7a:	b11d      	cbz	r5, 8005e84 <_printf_i+0x19c>
 8005e7c:	2310      	movs	r3, #16
 8005e7e:	e7ad      	b.n	8005ddc <_printf_i+0xf4>
 8005e80:	4826      	ldr	r0, [pc, #152]	@ (8005f1c <_printf_i+0x234>)
 8005e82:	e7e9      	b.n	8005e58 <_printf_i+0x170>
 8005e84:	6823      	ldr	r3, [r4, #0]
 8005e86:	f023 0320 	bic.w	r3, r3, #32
 8005e8a:	6023      	str	r3, [r4, #0]
 8005e8c:	e7f6      	b.n	8005e7c <_printf_i+0x194>
 8005e8e:	4616      	mov	r6, r2
 8005e90:	e7bd      	b.n	8005e0e <_printf_i+0x126>
 8005e92:	6833      	ldr	r3, [r6, #0]
 8005e94:	6825      	ldr	r5, [r4, #0]
 8005e96:	6961      	ldr	r1, [r4, #20]
 8005e98:	1d18      	adds	r0, r3, #4
 8005e9a:	6030      	str	r0, [r6, #0]
 8005e9c:	062e      	lsls	r6, r5, #24
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	d501      	bpl.n	8005ea6 <_printf_i+0x1be>
 8005ea2:	6019      	str	r1, [r3, #0]
 8005ea4:	e002      	b.n	8005eac <_printf_i+0x1c4>
 8005ea6:	0668      	lsls	r0, r5, #25
 8005ea8:	d5fb      	bpl.n	8005ea2 <_printf_i+0x1ba>
 8005eaa:	8019      	strh	r1, [r3, #0]
 8005eac:	2300      	movs	r3, #0
 8005eae:	6123      	str	r3, [r4, #16]
 8005eb0:	4616      	mov	r6, r2
 8005eb2:	e7bc      	b.n	8005e2e <_printf_i+0x146>
 8005eb4:	6833      	ldr	r3, [r6, #0]
 8005eb6:	1d1a      	adds	r2, r3, #4
 8005eb8:	6032      	str	r2, [r6, #0]
 8005eba:	681e      	ldr	r6, [r3, #0]
 8005ebc:	6862      	ldr	r2, [r4, #4]
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	f7fa f985 	bl	80001d0 <memchr>
 8005ec6:	b108      	cbz	r0, 8005ecc <_printf_i+0x1e4>
 8005ec8:	1b80      	subs	r0, r0, r6
 8005eca:	6060      	str	r0, [r4, #4]
 8005ecc:	6863      	ldr	r3, [r4, #4]
 8005ece:	6123      	str	r3, [r4, #16]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ed6:	e7aa      	b.n	8005e2e <_printf_i+0x146>
 8005ed8:	6923      	ldr	r3, [r4, #16]
 8005eda:	4632      	mov	r2, r6
 8005edc:	4649      	mov	r1, r9
 8005ede:	4640      	mov	r0, r8
 8005ee0:	47d0      	blx	sl
 8005ee2:	3001      	adds	r0, #1
 8005ee4:	d0ad      	beq.n	8005e42 <_printf_i+0x15a>
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	079b      	lsls	r3, r3, #30
 8005eea:	d413      	bmi.n	8005f14 <_printf_i+0x22c>
 8005eec:	68e0      	ldr	r0, [r4, #12]
 8005eee:	9b03      	ldr	r3, [sp, #12]
 8005ef0:	4298      	cmp	r0, r3
 8005ef2:	bfb8      	it	lt
 8005ef4:	4618      	movlt	r0, r3
 8005ef6:	e7a6      	b.n	8005e46 <_printf_i+0x15e>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	4632      	mov	r2, r6
 8005efc:	4649      	mov	r1, r9
 8005efe:	4640      	mov	r0, r8
 8005f00:	47d0      	blx	sl
 8005f02:	3001      	adds	r0, #1
 8005f04:	d09d      	beq.n	8005e42 <_printf_i+0x15a>
 8005f06:	3501      	adds	r5, #1
 8005f08:	68e3      	ldr	r3, [r4, #12]
 8005f0a:	9903      	ldr	r1, [sp, #12]
 8005f0c:	1a5b      	subs	r3, r3, r1
 8005f0e:	42ab      	cmp	r3, r5
 8005f10:	dcf2      	bgt.n	8005ef8 <_printf_i+0x210>
 8005f12:	e7eb      	b.n	8005eec <_printf_i+0x204>
 8005f14:	2500      	movs	r5, #0
 8005f16:	f104 0619 	add.w	r6, r4, #25
 8005f1a:	e7f5      	b.n	8005f08 <_printf_i+0x220>
 8005f1c:	080083e2 	.word	0x080083e2
 8005f20:	080083f3 	.word	0x080083f3

08005f24 <std>:
 8005f24:	2300      	movs	r3, #0
 8005f26:	b510      	push	{r4, lr}
 8005f28:	4604      	mov	r4, r0
 8005f2a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f32:	6083      	str	r3, [r0, #8]
 8005f34:	8181      	strh	r1, [r0, #12]
 8005f36:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f38:	81c2      	strh	r2, [r0, #14]
 8005f3a:	6183      	str	r3, [r0, #24]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	2208      	movs	r2, #8
 8005f40:	305c      	adds	r0, #92	@ 0x5c
 8005f42:	f000 f916 	bl	8006172 <memset>
 8005f46:	4b0d      	ldr	r3, [pc, #52]	@ (8005f7c <std+0x58>)
 8005f48:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f80 <std+0x5c>)
 8005f4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f84 <std+0x60>)
 8005f50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f52:	4b0d      	ldr	r3, [pc, #52]	@ (8005f88 <std+0x64>)
 8005f54:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f56:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <std+0x68>)
 8005f58:	6224      	str	r4, [r4, #32]
 8005f5a:	429c      	cmp	r4, r3
 8005f5c:	d006      	beq.n	8005f6c <std+0x48>
 8005f5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f62:	4294      	cmp	r4, r2
 8005f64:	d002      	beq.n	8005f6c <std+0x48>
 8005f66:	33d0      	adds	r3, #208	@ 0xd0
 8005f68:	429c      	cmp	r4, r3
 8005f6a:	d105      	bne.n	8005f78 <std+0x54>
 8005f6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f74:	f000 b97a 	b.w	800626c <__retarget_lock_init_recursive>
 8005f78:	bd10      	pop	{r4, pc}
 8005f7a:	bf00      	nop
 8005f7c:	080060ed 	.word	0x080060ed
 8005f80:	0800610f 	.word	0x0800610f
 8005f84:	08006147 	.word	0x08006147
 8005f88:	0800616b 	.word	0x0800616b
 8005f8c:	20000424 	.word	0x20000424

08005f90 <stdio_exit_handler>:
 8005f90:	4a02      	ldr	r2, [pc, #8]	@ (8005f9c <stdio_exit_handler+0xc>)
 8005f92:	4903      	ldr	r1, [pc, #12]	@ (8005fa0 <stdio_exit_handler+0x10>)
 8005f94:	4803      	ldr	r0, [pc, #12]	@ (8005fa4 <stdio_exit_handler+0x14>)
 8005f96:	f000 b869 	b.w	800606c <_fwalk_sglue>
 8005f9a:	bf00      	nop
 8005f9c:	20000010 	.word	0x20000010
 8005fa0:	08007bed 	.word	0x08007bed
 8005fa4:	20000020 	.word	0x20000020

08005fa8 <cleanup_stdio>:
 8005fa8:	6841      	ldr	r1, [r0, #4]
 8005faa:	4b0c      	ldr	r3, [pc, #48]	@ (8005fdc <cleanup_stdio+0x34>)
 8005fac:	4299      	cmp	r1, r3
 8005fae:	b510      	push	{r4, lr}
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	d001      	beq.n	8005fb8 <cleanup_stdio+0x10>
 8005fb4:	f001 fe1a 	bl	8007bec <_fflush_r>
 8005fb8:	68a1      	ldr	r1, [r4, #8]
 8005fba:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <cleanup_stdio+0x38>)
 8005fbc:	4299      	cmp	r1, r3
 8005fbe:	d002      	beq.n	8005fc6 <cleanup_stdio+0x1e>
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f001 fe13 	bl	8007bec <_fflush_r>
 8005fc6:	68e1      	ldr	r1, [r4, #12]
 8005fc8:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <cleanup_stdio+0x3c>)
 8005fca:	4299      	cmp	r1, r3
 8005fcc:	d004      	beq.n	8005fd8 <cleanup_stdio+0x30>
 8005fce:	4620      	mov	r0, r4
 8005fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd4:	f001 be0a 	b.w	8007bec <_fflush_r>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	bf00      	nop
 8005fdc:	20000424 	.word	0x20000424
 8005fe0:	2000048c 	.word	0x2000048c
 8005fe4:	200004f4 	.word	0x200004f4

08005fe8 <global_stdio_init.part.0>:
 8005fe8:	b510      	push	{r4, lr}
 8005fea:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <global_stdio_init.part.0+0x30>)
 8005fec:	4c0b      	ldr	r4, [pc, #44]	@ (800601c <global_stdio_init.part.0+0x34>)
 8005fee:	4a0c      	ldr	r2, [pc, #48]	@ (8006020 <global_stdio_init.part.0+0x38>)
 8005ff0:	601a      	str	r2, [r3, #0]
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	2104      	movs	r1, #4
 8005ff8:	f7ff ff94 	bl	8005f24 <std>
 8005ffc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006000:	2201      	movs	r2, #1
 8006002:	2109      	movs	r1, #9
 8006004:	f7ff ff8e 	bl	8005f24 <std>
 8006008:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800600c:	2202      	movs	r2, #2
 800600e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006012:	2112      	movs	r1, #18
 8006014:	f7ff bf86 	b.w	8005f24 <std>
 8006018:	2000055c 	.word	0x2000055c
 800601c:	20000424 	.word	0x20000424
 8006020:	08005f91 	.word	0x08005f91

08006024 <__sfp_lock_acquire>:
 8006024:	4801      	ldr	r0, [pc, #4]	@ (800602c <__sfp_lock_acquire+0x8>)
 8006026:	f000 b922 	b.w	800626e <__retarget_lock_acquire_recursive>
 800602a:	bf00      	nop
 800602c:	20000565 	.word	0x20000565

08006030 <__sfp_lock_release>:
 8006030:	4801      	ldr	r0, [pc, #4]	@ (8006038 <__sfp_lock_release+0x8>)
 8006032:	f000 b91d 	b.w	8006270 <__retarget_lock_release_recursive>
 8006036:	bf00      	nop
 8006038:	20000565 	.word	0x20000565

0800603c <__sinit>:
 800603c:	b510      	push	{r4, lr}
 800603e:	4604      	mov	r4, r0
 8006040:	f7ff fff0 	bl	8006024 <__sfp_lock_acquire>
 8006044:	6a23      	ldr	r3, [r4, #32]
 8006046:	b11b      	cbz	r3, 8006050 <__sinit+0x14>
 8006048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800604c:	f7ff bff0 	b.w	8006030 <__sfp_lock_release>
 8006050:	4b04      	ldr	r3, [pc, #16]	@ (8006064 <__sinit+0x28>)
 8006052:	6223      	str	r3, [r4, #32]
 8006054:	4b04      	ldr	r3, [pc, #16]	@ (8006068 <__sinit+0x2c>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1f5      	bne.n	8006048 <__sinit+0xc>
 800605c:	f7ff ffc4 	bl	8005fe8 <global_stdio_init.part.0>
 8006060:	e7f2      	b.n	8006048 <__sinit+0xc>
 8006062:	bf00      	nop
 8006064:	08005fa9 	.word	0x08005fa9
 8006068:	2000055c 	.word	0x2000055c

0800606c <_fwalk_sglue>:
 800606c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006070:	4607      	mov	r7, r0
 8006072:	4688      	mov	r8, r1
 8006074:	4614      	mov	r4, r2
 8006076:	2600      	movs	r6, #0
 8006078:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800607c:	f1b9 0901 	subs.w	r9, r9, #1
 8006080:	d505      	bpl.n	800608e <_fwalk_sglue+0x22>
 8006082:	6824      	ldr	r4, [r4, #0]
 8006084:	2c00      	cmp	r4, #0
 8006086:	d1f7      	bne.n	8006078 <_fwalk_sglue+0xc>
 8006088:	4630      	mov	r0, r6
 800608a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800608e:	89ab      	ldrh	r3, [r5, #12]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d907      	bls.n	80060a4 <_fwalk_sglue+0x38>
 8006094:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006098:	3301      	adds	r3, #1
 800609a:	d003      	beq.n	80060a4 <_fwalk_sglue+0x38>
 800609c:	4629      	mov	r1, r5
 800609e:	4638      	mov	r0, r7
 80060a0:	47c0      	blx	r8
 80060a2:	4306      	orrs	r6, r0
 80060a4:	3568      	adds	r5, #104	@ 0x68
 80060a6:	e7e9      	b.n	800607c <_fwalk_sglue+0x10>

080060a8 <siprintf>:
 80060a8:	b40e      	push	{r1, r2, r3}
 80060aa:	b510      	push	{r4, lr}
 80060ac:	b09d      	sub	sp, #116	@ 0x74
 80060ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80060b0:	9002      	str	r0, [sp, #8]
 80060b2:	9006      	str	r0, [sp, #24]
 80060b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80060b8:	480a      	ldr	r0, [pc, #40]	@ (80060e4 <siprintf+0x3c>)
 80060ba:	9107      	str	r1, [sp, #28]
 80060bc:	9104      	str	r1, [sp, #16]
 80060be:	490a      	ldr	r1, [pc, #40]	@ (80060e8 <siprintf+0x40>)
 80060c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80060c4:	9105      	str	r1, [sp, #20]
 80060c6:	2400      	movs	r4, #0
 80060c8:	a902      	add	r1, sp, #8
 80060ca:	6800      	ldr	r0, [r0, #0]
 80060cc:	9301      	str	r3, [sp, #4]
 80060ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80060d0:	f001 fc0c 	bl	80078ec <_svfiprintf_r>
 80060d4:	9b02      	ldr	r3, [sp, #8]
 80060d6:	701c      	strb	r4, [r3, #0]
 80060d8:	b01d      	add	sp, #116	@ 0x74
 80060da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060de:	b003      	add	sp, #12
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	2000001c 	.word	0x2000001c
 80060e8:	ffff0208 	.word	0xffff0208

080060ec <__sread>:
 80060ec:	b510      	push	{r4, lr}
 80060ee:	460c      	mov	r4, r1
 80060f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060f4:	f000 f86c 	bl	80061d0 <_read_r>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	bfab      	itete	ge
 80060fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006100:	181b      	addge	r3, r3, r0
 8006102:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006106:	bfac      	ite	ge
 8006108:	6563      	strge	r3, [r4, #84]	@ 0x54
 800610a:	81a3      	strhlt	r3, [r4, #12]
 800610c:	bd10      	pop	{r4, pc}

0800610e <__swrite>:
 800610e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006112:	461f      	mov	r7, r3
 8006114:	898b      	ldrh	r3, [r1, #12]
 8006116:	05db      	lsls	r3, r3, #23
 8006118:	4605      	mov	r5, r0
 800611a:	460c      	mov	r4, r1
 800611c:	4616      	mov	r6, r2
 800611e:	d505      	bpl.n	800612c <__swrite+0x1e>
 8006120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006124:	2302      	movs	r3, #2
 8006126:	2200      	movs	r2, #0
 8006128:	f000 f840 	bl	80061ac <_lseek_r>
 800612c:	89a3      	ldrh	r3, [r4, #12]
 800612e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006132:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006136:	81a3      	strh	r3, [r4, #12]
 8006138:	4632      	mov	r2, r6
 800613a:	463b      	mov	r3, r7
 800613c:	4628      	mov	r0, r5
 800613e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006142:	f000 b857 	b.w	80061f4 <_write_r>

08006146 <__sseek>:
 8006146:	b510      	push	{r4, lr}
 8006148:	460c      	mov	r4, r1
 800614a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800614e:	f000 f82d 	bl	80061ac <_lseek_r>
 8006152:	1c43      	adds	r3, r0, #1
 8006154:	89a3      	ldrh	r3, [r4, #12]
 8006156:	bf15      	itete	ne
 8006158:	6560      	strne	r0, [r4, #84]	@ 0x54
 800615a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800615e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006162:	81a3      	strheq	r3, [r4, #12]
 8006164:	bf18      	it	ne
 8006166:	81a3      	strhne	r3, [r4, #12]
 8006168:	bd10      	pop	{r4, pc}

0800616a <__sclose>:
 800616a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800616e:	f000 b80d 	b.w	800618c <_close_r>

08006172 <memset>:
 8006172:	4402      	add	r2, r0
 8006174:	4603      	mov	r3, r0
 8006176:	4293      	cmp	r3, r2
 8006178:	d100      	bne.n	800617c <memset+0xa>
 800617a:	4770      	bx	lr
 800617c:	f803 1b01 	strb.w	r1, [r3], #1
 8006180:	e7f9      	b.n	8006176 <memset+0x4>
	...

08006184 <_localeconv_r>:
 8006184:	4800      	ldr	r0, [pc, #0]	@ (8006188 <_localeconv_r+0x4>)
 8006186:	4770      	bx	lr
 8006188:	2000015c 	.word	0x2000015c

0800618c <_close_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4d06      	ldr	r5, [pc, #24]	@ (80061a8 <_close_r+0x1c>)
 8006190:	2300      	movs	r3, #0
 8006192:	4604      	mov	r4, r0
 8006194:	4608      	mov	r0, r1
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fb fcba 	bl	8001b10 <_close>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d102      	bne.n	80061a6 <_close_r+0x1a>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	b103      	cbz	r3, 80061a6 <_close_r+0x1a>
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	20000560 	.word	0x20000560

080061ac <_lseek_r>:
 80061ac:	b538      	push	{r3, r4, r5, lr}
 80061ae:	4d07      	ldr	r5, [pc, #28]	@ (80061cc <_lseek_r+0x20>)
 80061b0:	4604      	mov	r4, r0
 80061b2:	4608      	mov	r0, r1
 80061b4:	4611      	mov	r1, r2
 80061b6:	2200      	movs	r2, #0
 80061b8:	602a      	str	r2, [r5, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	f7fb fccf 	bl	8001b5e <_lseek>
 80061c0:	1c43      	adds	r3, r0, #1
 80061c2:	d102      	bne.n	80061ca <_lseek_r+0x1e>
 80061c4:	682b      	ldr	r3, [r5, #0]
 80061c6:	b103      	cbz	r3, 80061ca <_lseek_r+0x1e>
 80061c8:	6023      	str	r3, [r4, #0]
 80061ca:	bd38      	pop	{r3, r4, r5, pc}
 80061cc:	20000560 	.word	0x20000560

080061d0 <_read_r>:
 80061d0:	b538      	push	{r3, r4, r5, lr}
 80061d2:	4d07      	ldr	r5, [pc, #28]	@ (80061f0 <_read_r+0x20>)
 80061d4:	4604      	mov	r4, r0
 80061d6:	4608      	mov	r0, r1
 80061d8:	4611      	mov	r1, r2
 80061da:	2200      	movs	r2, #0
 80061dc:	602a      	str	r2, [r5, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	f7fb fc5d 	bl	8001a9e <_read>
 80061e4:	1c43      	adds	r3, r0, #1
 80061e6:	d102      	bne.n	80061ee <_read_r+0x1e>
 80061e8:	682b      	ldr	r3, [r5, #0]
 80061ea:	b103      	cbz	r3, 80061ee <_read_r+0x1e>
 80061ec:	6023      	str	r3, [r4, #0]
 80061ee:	bd38      	pop	{r3, r4, r5, pc}
 80061f0:	20000560 	.word	0x20000560

080061f4 <_write_r>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4d07      	ldr	r5, [pc, #28]	@ (8006214 <_write_r+0x20>)
 80061f8:	4604      	mov	r4, r0
 80061fa:	4608      	mov	r0, r1
 80061fc:	4611      	mov	r1, r2
 80061fe:	2200      	movs	r2, #0
 8006200:	602a      	str	r2, [r5, #0]
 8006202:	461a      	mov	r2, r3
 8006204:	f7fb fc68 	bl	8001ad8 <_write>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_write_r+0x1e>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_write_r+0x1e>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	20000560 	.word	0x20000560

08006218 <__errno>:
 8006218:	4b01      	ldr	r3, [pc, #4]	@ (8006220 <__errno+0x8>)
 800621a:	6818      	ldr	r0, [r3, #0]
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	2000001c 	.word	0x2000001c

08006224 <__libc_init_array>:
 8006224:	b570      	push	{r4, r5, r6, lr}
 8006226:	4d0d      	ldr	r5, [pc, #52]	@ (800625c <__libc_init_array+0x38>)
 8006228:	4c0d      	ldr	r4, [pc, #52]	@ (8006260 <__libc_init_array+0x3c>)
 800622a:	1b64      	subs	r4, r4, r5
 800622c:	10a4      	asrs	r4, r4, #2
 800622e:	2600      	movs	r6, #0
 8006230:	42a6      	cmp	r6, r4
 8006232:	d109      	bne.n	8006248 <__libc_init_array+0x24>
 8006234:	4d0b      	ldr	r5, [pc, #44]	@ (8006264 <__libc_init_array+0x40>)
 8006236:	4c0c      	ldr	r4, [pc, #48]	@ (8006268 <__libc_init_array+0x44>)
 8006238:	f002 f868 	bl	800830c <_init>
 800623c:	1b64      	subs	r4, r4, r5
 800623e:	10a4      	asrs	r4, r4, #2
 8006240:	2600      	movs	r6, #0
 8006242:	42a6      	cmp	r6, r4
 8006244:	d105      	bne.n	8006252 <__libc_init_array+0x2e>
 8006246:	bd70      	pop	{r4, r5, r6, pc}
 8006248:	f855 3b04 	ldr.w	r3, [r5], #4
 800624c:	4798      	blx	r3
 800624e:	3601      	adds	r6, #1
 8006250:	e7ee      	b.n	8006230 <__libc_init_array+0xc>
 8006252:	f855 3b04 	ldr.w	r3, [r5], #4
 8006256:	4798      	blx	r3
 8006258:	3601      	adds	r6, #1
 800625a:	e7f2      	b.n	8006242 <__libc_init_array+0x1e>
 800625c:	0800874c 	.word	0x0800874c
 8006260:	0800874c 	.word	0x0800874c
 8006264:	0800874c 	.word	0x0800874c
 8006268:	08008750 	.word	0x08008750

0800626c <__retarget_lock_init_recursive>:
 800626c:	4770      	bx	lr

0800626e <__retarget_lock_acquire_recursive>:
 800626e:	4770      	bx	lr

08006270 <__retarget_lock_release_recursive>:
 8006270:	4770      	bx	lr

08006272 <memcpy>:
 8006272:	440a      	add	r2, r1
 8006274:	4291      	cmp	r1, r2
 8006276:	f100 33ff 	add.w	r3, r0, #4294967295
 800627a:	d100      	bne.n	800627e <memcpy+0xc>
 800627c:	4770      	bx	lr
 800627e:	b510      	push	{r4, lr}
 8006280:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006288:	4291      	cmp	r1, r2
 800628a:	d1f9      	bne.n	8006280 <memcpy+0xe>
 800628c:	bd10      	pop	{r4, pc}

0800628e <quorem>:
 800628e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006292:	6903      	ldr	r3, [r0, #16]
 8006294:	690c      	ldr	r4, [r1, #16]
 8006296:	42a3      	cmp	r3, r4
 8006298:	4607      	mov	r7, r0
 800629a:	db7e      	blt.n	800639a <quorem+0x10c>
 800629c:	3c01      	subs	r4, #1
 800629e:	f101 0814 	add.w	r8, r1, #20
 80062a2:	00a3      	lsls	r3, r4, #2
 80062a4:	f100 0514 	add.w	r5, r0, #20
 80062a8:	9300      	str	r3, [sp, #0]
 80062aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062ae:	9301      	str	r3, [sp, #4]
 80062b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062b8:	3301      	adds	r3, #1
 80062ba:	429a      	cmp	r2, r3
 80062bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80062c4:	d32e      	bcc.n	8006324 <quorem+0x96>
 80062c6:	f04f 0a00 	mov.w	sl, #0
 80062ca:	46c4      	mov	ip, r8
 80062cc:	46ae      	mov	lr, r5
 80062ce:	46d3      	mov	fp, sl
 80062d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80062d4:	b298      	uxth	r0, r3
 80062d6:	fb06 a000 	mla	r0, r6, r0, sl
 80062da:	0c02      	lsrs	r2, r0, #16
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	fb06 2303 	mla	r3, r6, r3, r2
 80062e2:	f8de 2000 	ldr.w	r2, [lr]
 80062e6:	b280      	uxth	r0, r0
 80062e8:	b292      	uxth	r2, r2
 80062ea:	1a12      	subs	r2, r2, r0
 80062ec:	445a      	add	r2, fp
 80062ee:	f8de 0000 	ldr.w	r0, [lr]
 80062f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80062fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006300:	b292      	uxth	r2, r2
 8006302:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006306:	45e1      	cmp	r9, ip
 8006308:	f84e 2b04 	str.w	r2, [lr], #4
 800630c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006310:	d2de      	bcs.n	80062d0 <quorem+0x42>
 8006312:	9b00      	ldr	r3, [sp, #0]
 8006314:	58eb      	ldr	r3, [r5, r3]
 8006316:	b92b      	cbnz	r3, 8006324 <quorem+0x96>
 8006318:	9b01      	ldr	r3, [sp, #4]
 800631a:	3b04      	subs	r3, #4
 800631c:	429d      	cmp	r5, r3
 800631e:	461a      	mov	r2, r3
 8006320:	d32f      	bcc.n	8006382 <quorem+0xf4>
 8006322:	613c      	str	r4, [r7, #16]
 8006324:	4638      	mov	r0, r7
 8006326:	f001 f97d 	bl	8007624 <__mcmp>
 800632a:	2800      	cmp	r0, #0
 800632c:	db25      	blt.n	800637a <quorem+0xec>
 800632e:	4629      	mov	r1, r5
 8006330:	2000      	movs	r0, #0
 8006332:	f858 2b04 	ldr.w	r2, [r8], #4
 8006336:	f8d1 c000 	ldr.w	ip, [r1]
 800633a:	fa1f fe82 	uxth.w	lr, r2
 800633e:	fa1f f38c 	uxth.w	r3, ip
 8006342:	eba3 030e 	sub.w	r3, r3, lr
 8006346:	4403      	add	r3, r0
 8006348:	0c12      	lsrs	r2, r2, #16
 800634a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800634e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006352:	b29b      	uxth	r3, r3
 8006354:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006358:	45c1      	cmp	r9, r8
 800635a:	f841 3b04 	str.w	r3, [r1], #4
 800635e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006362:	d2e6      	bcs.n	8006332 <quorem+0xa4>
 8006364:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006368:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800636c:	b922      	cbnz	r2, 8006378 <quorem+0xea>
 800636e:	3b04      	subs	r3, #4
 8006370:	429d      	cmp	r5, r3
 8006372:	461a      	mov	r2, r3
 8006374:	d30b      	bcc.n	800638e <quorem+0x100>
 8006376:	613c      	str	r4, [r7, #16]
 8006378:	3601      	adds	r6, #1
 800637a:	4630      	mov	r0, r6
 800637c:	b003      	add	sp, #12
 800637e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006382:	6812      	ldr	r2, [r2, #0]
 8006384:	3b04      	subs	r3, #4
 8006386:	2a00      	cmp	r2, #0
 8006388:	d1cb      	bne.n	8006322 <quorem+0x94>
 800638a:	3c01      	subs	r4, #1
 800638c:	e7c6      	b.n	800631c <quorem+0x8e>
 800638e:	6812      	ldr	r2, [r2, #0]
 8006390:	3b04      	subs	r3, #4
 8006392:	2a00      	cmp	r2, #0
 8006394:	d1ef      	bne.n	8006376 <quorem+0xe8>
 8006396:	3c01      	subs	r4, #1
 8006398:	e7ea      	b.n	8006370 <quorem+0xe2>
 800639a:	2000      	movs	r0, #0
 800639c:	e7ee      	b.n	800637c <quorem+0xee>
	...

080063a0 <_dtoa_r>:
 80063a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	69c7      	ldr	r7, [r0, #28]
 80063a6:	b097      	sub	sp, #92	@ 0x5c
 80063a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80063ac:	ec55 4b10 	vmov	r4, r5, d0
 80063b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80063b2:	9107      	str	r1, [sp, #28]
 80063b4:	4681      	mov	r9, r0
 80063b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80063b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80063ba:	b97f      	cbnz	r7, 80063dc <_dtoa_r+0x3c>
 80063bc:	2010      	movs	r0, #16
 80063be:	f000 fe09 	bl	8006fd4 <malloc>
 80063c2:	4602      	mov	r2, r0
 80063c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80063c8:	b920      	cbnz	r0, 80063d4 <_dtoa_r+0x34>
 80063ca:	4ba9      	ldr	r3, [pc, #676]	@ (8006670 <_dtoa_r+0x2d0>)
 80063cc:	21ef      	movs	r1, #239	@ 0xef
 80063ce:	48a9      	ldr	r0, [pc, #676]	@ (8006674 <_dtoa_r+0x2d4>)
 80063d0:	f001 fc5e 	bl	8007c90 <__assert_func>
 80063d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80063d8:	6007      	str	r7, [r0, #0]
 80063da:	60c7      	str	r7, [r0, #12]
 80063dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063e0:	6819      	ldr	r1, [r3, #0]
 80063e2:	b159      	cbz	r1, 80063fc <_dtoa_r+0x5c>
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	604a      	str	r2, [r1, #4]
 80063e8:	2301      	movs	r3, #1
 80063ea:	4093      	lsls	r3, r2
 80063ec:	608b      	str	r3, [r1, #8]
 80063ee:	4648      	mov	r0, r9
 80063f0:	f000 fee6 	bl	80071c0 <_Bfree>
 80063f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	1e2b      	subs	r3, r5, #0
 80063fe:	bfb9      	ittee	lt
 8006400:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006404:	9305      	strlt	r3, [sp, #20]
 8006406:	2300      	movge	r3, #0
 8006408:	6033      	strge	r3, [r6, #0]
 800640a:	9f05      	ldr	r7, [sp, #20]
 800640c:	4b9a      	ldr	r3, [pc, #616]	@ (8006678 <_dtoa_r+0x2d8>)
 800640e:	bfbc      	itt	lt
 8006410:	2201      	movlt	r2, #1
 8006412:	6032      	strlt	r2, [r6, #0]
 8006414:	43bb      	bics	r3, r7
 8006416:	d112      	bne.n	800643e <_dtoa_r+0x9e>
 8006418:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800641a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006424:	4323      	orrs	r3, r4
 8006426:	f000 855a 	beq.w	8006ede <_dtoa_r+0xb3e>
 800642a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800642c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800668c <_dtoa_r+0x2ec>
 8006430:	2b00      	cmp	r3, #0
 8006432:	f000 855c 	beq.w	8006eee <_dtoa_r+0xb4e>
 8006436:	f10a 0303 	add.w	r3, sl, #3
 800643a:	f000 bd56 	b.w	8006eea <_dtoa_r+0xb4a>
 800643e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006442:	2200      	movs	r2, #0
 8006444:	ec51 0b17 	vmov	r0, r1, d7
 8006448:	2300      	movs	r3, #0
 800644a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800644e:	f7fa fb3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006452:	4680      	mov	r8, r0
 8006454:	b158      	cbz	r0, 800646e <_dtoa_r+0xce>
 8006456:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006458:	2301      	movs	r3, #1
 800645a:	6013      	str	r3, [r2, #0]
 800645c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800645e:	b113      	cbz	r3, 8006466 <_dtoa_r+0xc6>
 8006460:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006462:	4b86      	ldr	r3, [pc, #536]	@ (800667c <_dtoa_r+0x2dc>)
 8006464:	6013      	str	r3, [r2, #0]
 8006466:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006690 <_dtoa_r+0x2f0>
 800646a:	f000 bd40 	b.w	8006eee <_dtoa_r+0xb4e>
 800646e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006472:	aa14      	add	r2, sp, #80	@ 0x50
 8006474:	a915      	add	r1, sp, #84	@ 0x54
 8006476:	4648      	mov	r0, r9
 8006478:	f001 f984 	bl	8007784 <__d2b>
 800647c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006480:	9002      	str	r0, [sp, #8]
 8006482:	2e00      	cmp	r6, #0
 8006484:	d078      	beq.n	8006578 <_dtoa_r+0x1d8>
 8006486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006488:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800648c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006490:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006494:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006498:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800649c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80064a0:	4619      	mov	r1, r3
 80064a2:	2200      	movs	r2, #0
 80064a4:	4b76      	ldr	r3, [pc, #472]	@ (8006680 <_dtoa_r+0x2e0>)
 80064a6:	f7f9 feef 	bl	8000288 <__aeabi_dsub>
 80064aa:	a36b      	add	r3, pc, #428	@ (adr r3, 8006658 <_dtoa_r+0x2b8>)
 80064ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b0:	f7fa f8a2 	bl	80005f8 <__aeabi_dmul>
 80064b4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006660 <_dtoa_r+0x2c0>)
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f7f9 fee7 	bl	800028c <__adddf3>
 80064be:	4604      	mov	r4, r0
 80064c0:	4630      	mov	r0, r6
 80064c2:	460d      	mov	r5, r1
 80064c4:	f7fa f82e 	bl	8000524 <__aeabi_i2d>
 80064c8:	a367      	add	r3, pc, #412	@ (adr r3, 8006668 <_dtoa_r+0x2c8>)
 80064ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ce:	f7fa f893 	bl	80005f8 <__aeabi_dmul>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4620      	mov	r0, r4
 80064d8:	4629      	mov	r1, r5
 80064da:	f7f9 fed7 	bl	800028c <__adddf3>
 80064de:	4604      	mov	r4, r0
 80064e0:	460d      	mov	r5, r1
 80064e2:	f7fa fb39 	bl	8000b58 <__aeabi_d2iz>
 80064e6:	2200      	movs	r2, #0
 80064e8:	4607      	mov	r7, r0
 80064ea:	2300      	movs	r3, #0
 80064ec:	4620      	mov	r0, r4
 80064ee:	4629      	mov	r1, r5
 80064f0:	f7fa faf4 	bl	8000adc <__aeabi_dcmplt>
 80064f4:	b140      	cbz	r0, 8006508 <_dtoa_r+0x168>
 80064f6:	4638      	mov	r0, r7
 80064f8:	f7fa f814 	bl	8000524 <__aeabi_i2d>
 80064fc:	4622      	mov	r2, r4
 80064fe:	462b      	mov	r3, r5
 8006500:	f7fa fae2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006504:	b900      	cbnz	r0, 8006508 <_dtoa_r+0x168>
 8006506:	3f01      	subs	r7, #1
 8006508:	2f16      	cmp	r7, #22
 800650a:	d852      	bhi.n	80065b2 <_dtoa_r+0x212>
 800650c:	4b5d      	ldr	r3, [pc, #372]	@ (8006684 <_dtoa_r+0x2e4>)
 800650e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006516:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800651a:	f7fa fadf 	bl	8000adc <__aeabi_dcmplt>
 800651e:	2800      	cmp	r0, #0
 8006520:	d049      	beq.n	80065b6 <_dtoa_r+0x216>
 8006522:	3f01      	subs	r7, #1
 8006524:	2300      	movs	r3, #0
 8006526:	9310      	str	r3, [sp, #64]	@ 0x40
 8006528:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800652a:	1b9b      	subs	r3, r3, r6
 800652c:	1e5a      	subs	r2, r3, #1
 800652e:	bf45      	ittet	mi
 8006530:	f1c3 0301 	rsbmi	r3, r3, #1
 8006534:	9300      	strmi	r3, [sp, #0]
 8006536:	2300      	movpl	r3, #0
 8006538:	2300      	movmi	r3, #0
 800653a:	9206      	str	r2, [sp, #24]
 800653c:	bf54      	ite	pl
 800653e:	9300      	strpl	r3, [sp, #0]
 8006540:	9306      	strmi	r3, [sp, #24]
 8006542:	2f00      	cmp	r7, #0
 8006544:	db39      	blt.n	80065ba <_dtoa_r+0x21a>
 8006546:	9b06      	ldr	r3, [sp, #24]
 8006548:	970d      	str	r7, [sp, #52]	@ 0x34
 800654a:	443b      	add	r3, r7
 800654c:	9306      	str	r3, [sp, #24]
 800654e:	2300      	movs	r3, #0
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	2b09      	cmp	r3, #9
 8006556:	d863      	bhi.n	8006620 <_dtoa_r+0x280>
 8006558:	2b05      	cmp	r3, #5
 800655a:	bfc4      	itt	gt
 800655c:	3b04      	subgt	r3, #4
 800655e:	9307      	strgt	r3, [sp, #28]
 8006560:	9b07      	ldr	r3, [sp, #28]
 8006562:	f1a3 0302 	sub.w	r3, r3, #2
 8006566:	bfcc      	ite	gt
 8006568:	2400      	movgt	r4, #0
 800656a:	2401      	movle	r4, #1
 800656c:	2b03      	cmp	r3, #3
 800656e:	d863      	bhi.n	8006638 <_dtoa_r+0x298>
 8006570:	e8df f003 	tbb	[pc, r3]
 8006574:	2b375452 	.word	0x2b375452
 8006578:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800657c:	441e      	add	r6, r3
 800657e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006582:	2b20      	cmp	r3, #32
 8006584:	bfc1      	itttt	gt
 8006586:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800658a:	409f      	lslgt	r7, r3
 800658c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006590:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006594:	bfd6      	itet	le
 8006596:	f1c3 0320 	rsble	r3, r3, #32
 800659a:	ea47 0003 	orrgt.w	r0, r7, r3
 800659e:	fa04 f003 	lslle.w	r0, r4, r3
 80065a2:	f7f9 ffaf 	bl	8000504 <__aeabi_ui2d>
 80065a6:	2201      	movs	r2, #1
 80065a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80065ac:	3e01      	subs	r6, #1
 80065ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80065b0:	e776      	b.n	80064a0 <_dtoa_r+0x100>
 80065b2:	2301      	movs	r3, #1
 80065b4:	e7b7      	b.n	8006526 <_dtoa_r+0x186>
 80065b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80065b8:	e7b6      	b.n	8006528 <_dtoa_r+0x188>
 80065ba:	9b00      	ldr	r3, [sp, #0]
 80065bc:	1bdb      	subs	r3, r3, r7
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	427b      	negs	r3, r7
 80065c2:	9308      	str	r3, [sp, #32]
 80065c4:	2300      	movs	r3, #0
 80065c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80065c8:	e7c3      	b.n	8006552 <_dtoa_r+0x1b2>
 80065ca:	2301      	movs	r3, #1
 80065cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80065ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065d0:	eb07 0b03 	add.w	fp, r7, r3
 80065d4:	f10b 0301 	add.w	r3, fp, #1
 80065d8:	2b01      	cmp	r3, #1
 80065da:	9303      	str	r3, [sp, #12]
 80065dc:	bfb8      	it	lt
 80065de:	2301      	movlt	r3, #1
 80065e0:	e006      	b.n	80065f0 <_dtoa_r+0x250>
 80065e2:	2301      	movs	r3, #1
 80065e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80065e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	dd28      	ble.n	800663e <_dtoa_r+0x29e>
 80065ec:	469b      	mov	fp, r3
 80065ee:	9303      	str	r3, [sp, #12]
 80065f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80065f4:	2100      	movs	r1, #0
 80065f6:	2204      	movs	r2, #4
 80065f8:	f102 0514 	add.w	r5, r2, #20
 80065fc:	429d      	cmp	r5, r3
 80065fe:	d926      	bls.n	800664e <_dtoa_r+0x2ae>
 8006600:	6041      	str	r1, [r0, #4]
 8006602:	4648      	mov	r0, r9
 8006604:	f000 fd9c 	bl	8007140 <_Balloc>
 8006608:	4682      	mov	sl, r0
 800660a:	2800      	cmp	r0, #0
 800660c:	d142      	bne.n	8006694 <_dtoa_r+0x2f4>
 800660e:	4b1e      	ldr	r3, [pc, #120]	@ (8006688 <_dtoa_r+0x2e8>)
 8006610:	4602      	mov	r2, r0
 8006612:	f240 11af 	movw	r1, #431	@ 0x1af
 8006616:	e6da      	b.n	80063ce <_dtoa_r+0x2e>
 8006618:	2300      	movs	r3, #0
 800661a:	e7e3      	b.n	80065e4 <_dtoa_r+0x244>
 800661c:	2300      	movs	r3, #0
 800661e:	e7d5      	b.n	80065cc <_dtoa_r+0x22c>
 8006620:	2401      	movs	r4, #1
 8006622:	2300      	movs	r3, #0
 8006624:	9307      	str	r3, [sp, #28]
 8006626:	9409      	str	r4, [sp, #36]	@ 0x24
 8006628:	f04f 3bff 	mov.w	fp, #4294967295
 800662c:	2200      	movs	r2, #0
 800662e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006632:	2312      	movs	r3, #18
 8006634:	920c      	str	r2, [sp, #48]	@ 0x30
 8006636:	e7db      	b.n	80065f0 <_dtoa_r+0x250>
 8006638:	2301      	movs	r3, #1
 800663a:	9309      	str	r3, [sp, #36]	@ 0x24
 800663c:	e7f4      	b.n	8006628 <_dtoa_r+0x288>
 800663e:	f04f 0b01 	mov.w	fp, #1
 8006642:	f8cd b00c 	str.w	fp, [sp, #12]
 8006646:	465b      	mov	r3, fp
 8006648:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800664c:	e7d0      	b.n	80065f0 <_dtoa_r+0x250>
 800664e:	3101      	adds	r1, #1
 8006650:	0052      	lsls	r2, r2, #1
 8006652:	e7d1      	b.n	80065f8 <_dtoa_r+0x258>
 8006654:	f3af 8000 	nop.w
 8006658:	636f4361 	.word	0x636f4361
 800665c:	3fd287a7 	.word	0x3fd287a7
 8006660:	8b60c8b3 	.word	0x8b60c8b3
 8006664:	3fc68a28 	.word	0x3fc68a28
 8006668:	509f79fb 	.word	0x509f79fb
 800666c:	3fd34413 	.word	0x3fd34413
 8006670:	08008411 	.word	0x08008411
 8006674:	08008428 	.word	0x08008428
 8006678:	7ff00000 	.word	0x7ff00000
 800667c:	080083e1 	.word	0x080083e1
 8006680:	3ff80000 	.word	0x3ff80000
 8006684:	08008578 	.word	0x08008578
 8006688:	08008480 	.word	0x08008480
 800668c:	0800840d 	.word	0x0800840d
 8006690:	080083e0 	.word	0x080083e0
 8006694:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006698:	6018      	str	r0, [r3, #0]
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	2b0e      	cmp	r3, #14
 800669e:	f200 80a1 	bhi.w	80067e4 <_dtoa_r+0x444>
 80066a2:	2c00      	cmp	r4, #0
 80066a4:	f000 809e 	beq.w	80067e4 <_dtoa_r+0x444>
 80066a8:	2f00      	cmp	r7, #0
 80066aa:	dd33      	ble.n	8006714 <_dtoa_r+0x374>
 80066ac:	4b9c      	ldr	r3, [pc, #624]	@ (8006920 <_dtoa_r+0x580>)
 80066ae:	f007 020f 	and.w	r2, r7, #15
 80066b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066b6:	ed93 7b00 	vldr	d7, [r3]
 80066ba:	05f8      	lsls	r0, r7, #23
 80066bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80066c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80066c4:	d516      	bpl.n	80066f4 <_dtoa_r+0x354>
 80066c6:	4b97      	ldr	r3, [pc, #604]	@ (8006924 <_dtoa_r+0x584>)
 80066c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80066cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066d0:	f7fa f8bc 	bl	800084c <__aeabi_ddiv>
 80066d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066d8:	f004 040f 	and.w	r4, r4, #15
 80066dc:	2603      	movs	r6, #3
 80066de:	4d91      	ldr	r5, [pc, #580]	@ (8006924 <_dtoa_r+0x584>)
 80066e0:	b954      	cbnz	r4, 80066f8 <_dtoa_r+0x358>
 80066e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80066e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066ea:	f7fa f8af 	bl	800084c <__aeabi_ddiv>
 80066ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066f2:	e028      	b.n	8006746 <_dtoa_r+0x3a6>
 80066f4:	2602      	movs	r6, #2
 80066f6:	e7f2      	b.n	80066de <_dtoa_r+0x33e>
 80066f8:	07e1      	lsls	r1, r4, #31
 80066fa:	d508      	bpl.n	800670e <_dtoa_r+0x36e>
 80066fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006700:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006704:	f7f9 ff78 	bl	80005f8 <__aeabi_dmul>
 8006708:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800670c:	3601      	adds	r6, #1
 800670e:	1064      	asrs	r4, r4, #1
 8006710:	3508      	adds	r5, #8
 8006712:	e7e5      	b.n	80066e0 <_dtoa_r+0x340>
 8006714:	f000 80af 	beq.w	8006876 <_dtoa_r+0x4d6>
 8006718:	427c      	negs	r4, r7
 800671a:	4b81      	ldr	r3, [pc, #516]	@ (8006920 <_dtoa_r+0x580>)
 800671c:	4d81      	ldr	r5, [pc, #516]	@ (8006924 <_dtoa_r+0x584>)
 800671e:	f004 020f 	and.w	r2, r4, #15
 8006722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800672e:	f7f9 ff63 	bl	80005f8 <__aeabi_dmul>
 8006732:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006736:	1124      	asrs	r4, r4, #4
 8006738:	2300      	movs	r3, #0
 800673a:	2602      	movs	r6, #2
 800673c:	2c00      	cmp	r4, #0
 800673e:	f040 808f 	bne.w	8006860 <_dtoa_r+0x4c0>
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1d3      	bne.n	80066ee <_dtoa_r+0x34e>
 8006746:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006748:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 8094 	beq.w	800687a <_dtoa_r+0x4da>
 8006752:	4b75      	ldr	r3, [pc, #468]	@ (8006928 <_dtoa_r+0x588>)
 8006754:	2200      	movs	r2, #0
 8006756:	4620      	mov	r0, r4
 8006758:	4629      	mov	r1, r5
 800675a:	f7fa f9bf 	bl	8000adc <__aeabi_dcmplt>
 800675e:	2800      	cmp	r0, #0
 8006760:	f000 808b 	beq.w	800687a <_dtoa_r+0x4da>
 8006764:	9b03      	ldr	r3, [sp, #12]
 8006766:	2b00      	cmp	r3, #0
 8006768:	f000 8087 	beq.w	800687a <_dtoa_r+0x4da>
 800676c:	f1bb 0f00 	cmp.w	fp, #0
 8006770:	dd34      	ble.n	80067dc <_dtoa_r+0x43c>
 8006772:	4620      	mov	r0, r4
 8006774:	4b6d      	ldr	r3, [pc, #436]	@ (800692c <_dtoa_r+0x58c>)
 8006776:	2200      	movs	r2, #0
 8006778:	4629      	mov	r1, r5
 800677a:	f7f9 ff3d 	bl	80005f8 <__aeabi_dmul>
 800677e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006782:	f107 38ff 	add.w	r8, r7, #4294967295
 8006786:	3601      	adds	r6, #1
 8006788:	465c      	mov	r4, fp
 800678a:	4630      	mov	r0, r6
 800678c:	f7f9 feca 	bl	8000524 <__aeabi_i2d>
 8006790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006794:	f7f9 ff30 	bl	80005f8 <__aeabi_dmul>
 8006798:	4b65      	ldr	r3, [pc, #404]	@ (8006930 <_dtoa_r+0x590>)
 800679a:	2200      	movs	r2, #0
 800679c:	f7f9 fd76 	bl	800028c <__adddf3>
 80067a0:	4605      	mov	r5, r0
 80067a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80067a6:	2c00      	cmp	r4, #0
 80067a8:	d16a      	bne.n	8006880 <_dtoa_r+0x4e0>
 80067aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ae:	4b61      	ldr	r3, [pc, #388]	@ (8006934 <_dtoa_r+0x594>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	f7f9 fd69 	bl	8000288 <__aeabi_dsub>
 80067b6:	4602      	mov	r2, r0
 80067b8:	460b      	mov	r3, r1
 80067ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067be:	462a      	mov	r2, r5
 80067c0:	4633      	mov	r3, r6
 80067c2:	f7fa f9a9 	bl	8000b18 <__aeabi_dcmpgt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	f040 8298 	bne.w	8006cfc <_dtoa_r+0x95c>
 80067cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067d0:	462a      	mov	r2, r5
 80067d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80067d6:	f7fa f981 	bl	8000adc <__aeabi_dcmplt>
 80067da:	bb38      	cbnz	r0, 800682c <_dtoa_r+0x48c>
 80067dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80067e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80067e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f2c0 8157 	blt.w	8006a9a <_dtoa_r+0x6fa>
 80067ec:	2f0e      	cmp	r7, #14
 80067ee:	f300 8154 	bgt.w	8006a9a <_dtoa_r+0x6fa>
 80067f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006920 <_dtoa_r+0x580>)
 80067f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80067f8:	ed93 7b00 	vldr	d7, [r3]
 80067fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067fe:	2b00      	cmp	r3, #0
 8006800:	ed8d 7b00 	vstr	d7, [sp]
 8006804:	f280 80e5 	bge.w	80069d2 <_dtoa_r+0x632>
 8006808:	9b03      	ldr	r3, [sp, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	f300 80e1 	bgt.w	80069d2 <_dtoa_r+0x632>
 8006810:	d10c      	bne.n	800682c <_dtoa_r+0x48c>
 8006812:	4b48      	ldr	r3, [pc, #288]	@ (8006934 <_dtoa_r+0x594>)
 8006814:	2200      	movs	r2, #0
 8006816:	ec51 0b17 	vmov	r0, r1, d7
 800681a:	f7f9 feed 	bl	80005f8 <__aeabi_dmul>
 800681e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006822:	f7fa f96f 	bl	8000b04 <__aeabi_dcmpge>
 8006826:	2800      	cmp	r0, #0
 8006828:	f000 8266 	beq.w	8006cf8 <_dtoa_r+0x958>
 800682c:	2400      	movs	r4, #0
 800682e:	4625      	mov	r5, r4
 8006830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006832:	4656      	mov	r6, sl
 8006834:	ea6f 0803 	mvn.w	r8, r3
 8006838:	2700      	movs	r7, #0
 800683a:	4621      	mov	r1, r4
 800683c:	4648      	mov	r0, r9
 800683e:	f000 fcbf 	bl	80071c0 <_Bfree>
 8006842:	2d00      	cmp	r5, #0
 8006844:	f000 80bd 	beq.w	80069c2 <_dtoa_r+0x622>
 8006848:	b12f      	cbz	r7, 8006856 <_dtoa_r+0x4b6>
 800684a:	42af      	cmp	r7, r5
 800684c:	d003      	beq.n	8006856 <_dtoa_r+0x4b6>
 800684e:	4639      	mov	r1, r7
 8006850:	4648      	mov	r0, r9
 8006852:	f000 fcb5 	bl	80071c0 <_Bfree>
 8006856:	4629      	mov	r1, r5
 8006858:	4648      	mov	r0, r9
 800685a:	f000 fcb1 	bl	80071c0 <_Bfree>
 800685e:	e0b0      	b.n	80069c2 <_dtoa_r+0x622>
 8006860:	07e2      	lsls	r2, r4, #31
 8006862:	d505      	bpl.n	8006870 <_dtoa_r+0x4d0>
 8006864:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006868:	f7f9 fec6 	bl	80005f8 <__aeabi_dmul>
 800686c:	3601      	adds	r6, #1
 800686e:	2301      	movs	r3, #1
 8006870:	1064      	asrs	r4, r4, #1
 8006872:	3508      	adds	r5, #8
 8006874:	e762      	b.n	800673c <_dtoa_r+0x39c>
 8006876:	2602      	movs	r6, #2
 8006878:	e765      	b.n	8006746 <_dtoa_r+0x3a6>
 800687a:	9c03      	ldr	r4, [sp, #12]
 800687c:	46b8      	mov	r8, r7
 800687e:	e784      	b.n	800678a <_dtoa_r+0x3ea>
 8006880:	4b27      	ldr	r3, [pc, #156]	@ (8006920 <_dtoa_r+0x580>)
 8006882:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006884:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006888:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800688c:	4454      	add	r4, sl
 800688e:	2900      	cmp	r1, #0
 8006890:	d054      	beq.n	800693c <_dtoa_r+0x59c>
 8006892:	4929      	ldr	r1, [pc, #164]	@ (8006938 <_dtoa_r+0x598>)
 8006894:	2000      	movs	r0, #0
 8006896:	f7f9 ffd9 	bl	800084c <__aeabi_ddiv>
 800689a:	4633      	mov	r3, r6
 800689c:	462a      	mov	r2, r5
 800689e:	f7f9 fcf3 	bl	8000288 <__aeabi_dsub>
 80068a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80068a6:	4656      	mov	r6, sl
 80068a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068ac:	f7fa f954 	bl	8000b58 <__aeabi_d2iz>
 80068b0:	4605      	mov	r5, r0
 80068b2:	f7f9 fe37 	bl	8000524 <__aeabi_i2d>
 80068b6:	4602      	mov	r2, r0
 80068b8:	460b      	mov	r3, r1
 80068ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068be:	f7f9 fce3 	bl	8000288 <__aeabi_dsub>
 80068c2:	3530      	adds	r5, #48	@ 0x30
 80068c4:	4602      	mov	r2, r0
 80068c6:	460b      	mov	r3, r1
 80068c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068cc:	f806 5b01 	strb.w	r5, [r6], #1
 80068d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068d4:	f7fa f902 	bl	8000adc <__aeabi_dcmplt>
 80068d8:	2800      	cmp	r0, #0
 80068da:	d172      	bne.n	80069c2 <_dtoa_r+0x622>
 80068dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068e0:	4911      	ldr	r1, [pc, #68]	@ (8006928 <_dtoa_r+0x588>)
 80068e2:	2000      	movs	r0, #0
 80068e4:	f7f9 fcd0 	bl	8000288 <__aeabi_dsub>
 80068e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068ec:	f7fa f8f6 	bl	8000adc <__aeabi_dcmplt>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	f040 80b4 	bne.w	8006a5e <_dtoa_r+0x6be>
 80068f6:	42a6      	cmp	r6, r4
 80068f8:	f43f af70 	beq.w	80067dc <_dtoa_r+0x43c>
 80068fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006900:	4b0a      	ldr	r3, [pc, #40]	@ (800692c <_dtoa_r+0x58c>)
 8006902:	2200      	movs	r2, #0
 8006904:	f7f9 fe78 	bl	80005f8 <__aeabi_dmul>
 8006908:	4b08      	ldr	r3, [pc, #32]	@ (800692c <_dtoa_r+0x58c>)
 800690a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800690e:	2200      	movs	r2, #0
 8006910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006914:	f7f9 fe70 	bl	80005f8 <__aeabi_dmul>
 8006918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800691c:	e7c4      	b.n	80068a8 <_dtoa_r+0x508>
 800691e:	bf00      	nop
 8006920:	08008578 	.word	0x08008578
 8006924:	08008550 	.word	0x08008550
 8006928:	3ff00000 	.word	0x3ff00000
 800692c:	40240000 	.word	0x40240000
 8006930:	401c0000 	.word	0x401c0000
 8006934:	40140000 	.word	0x40140000
 8006938:	3fe00000 	.word	0x3fe00000
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	f7f9 fe5a 	bl	80005f8 <__aeabi_dmul>
 8006944:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006948:	9413      	str	r4, [sp, #76]	@ 0x4c
 800694a:	4656      	mov	r6, sl
 800694c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006950:	f7fa f902 	bl	8000b58 <__aeabi_d2iz>
 8006954:	4605      	mov	r5, r0
 8006956:	f7f9 fde5 	bl	8000524 <__aeabi_i2d>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006962:	f7f9 fc91 	bl	8000288 <__aeabi_dsub>
 8006966:	3530      	adds	r5, #48	@ 0x30
 8006968:	f806 5b01 	strb.w	r5, [r6], #1
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	42a6      	cmp	r6, r4
 8006972:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006976:	f04f 0200 	mov.w	r2, #0
 800697a:	d124      	bne.n	80069c6 <_dtoa_r+0x626>
 800697c:	4baf      	ldr	r3, [pc, #700]	@ (8006c3c <_dtoa_r+0x89c>)
 800697e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006982:	f7f9 fc83 	bl	800028c <__adddf3>
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800698e:	f7fa f8c3 	bl	8000b18 <__aeabi_dcmpgt>
 8006992:	2800      	cmp	r0, #0
 8006994:	d163      	bne.n	8006a5e <_dtoa_r+0x6be>
 8006996:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800699a:	49a8      	ldr	r1, [pc, #672]	@ (8006c3c <_dtoa_r+0x89c>)
 800699c:	2000      	movs	r0, #0
 800699e:	f7f9 fc73 	bl	8000288 <__aeabi_dsub>
 80069a2:	4602      	mov	r2, r0
 80069a4:	460b      	mov	r3, r1
 80069a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069aa:	f7fa f897 	bl	8000adc <__aeabi_dcmplt>
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f43f af14 	beq.w	80067dc <_dtoa_r+0x43c>
 80069b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80069b6:	1e73      	subs	r3, r6, #1
 80069b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80069ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80069be:	2b30      	cmp	r3, #48	@ 0x30
 80069c0:	d0f8      	beq.n	80069b4 <_dtoa_r+0x614>
 80069c2:	4647      	mov	r7, r8
 80069c4:	e03b      	b.n	8006a3e <_dtoa_r+0x69e>
 80069c6:	4b9e      	ldr	r3, [pc, #632]	@ (8006c40 <_dtoa_r+0x8a0>)
 80069c8:	f7f9 fe16 	bl	80005f8 <__aeabi_dmul>
 80069cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069d0:	e7bc      	b.n	800694c <_dtoa_r+0x5ac>
 80069d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80069d6:	4656      	mov	r6, sl
 80069d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069dc:	4620      	mov	r0, r4
 80069de:	4629      	mov	r1, r5
 80069e0:	f7f9 ff34 	bl	800084c <__aeabi_ddiv>
 80069e4:	f7fa f8b8 	bl	8000b58 <__aeabi_d2iz>
 80069e8:	4680      	mov	r8, r0
 80069ea:	f7f9 fd9b 	bl	8000524 <__aeabi_i2d>
 80069ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069f2:	f7f9 fe01 	bl	80005f8 <__aeabi_dmul>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4620      	mov	r0, r4
 80069fc:	4629      	mov	r1, r5
 80069fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006a02:	f7f9 fc41 	bl	8000288 <__aeabi_dsub>
 8006a06:	f806 4b01 	strb.w	r4, [r6], #1
 8006a0a:	9d03      	ldr	r5, [sp, #12]
 8006a0c:	eba6 040a 	sub.w	r4, r6, sl
 8006a10:	42a5      	cmp	r5, r4
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	d133      	bne.n	8006a80 <_dtoa_r+0x6e0>
 8006a18:	f7f9 fc38 	bl	800028c <__adddf3>
 8006a1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a20:	4604      	mov	r4, r0
 8006a22:	460d      	mov	r5, r1
 8006a24:	f7fa f878 	bl	8000b18 <__aeabi_dcmpgt>
 8006a28:	b9c0      	cbnz	r0, 8006a5c <_dtoa_r+0x6bc>
 8006a2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a2e:	4620      	mov	r0, r4
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7fa f849 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a36:	b110      	cbz	r0, 8006a3e <_dtoa_r+0x69e>
 8006a38:	f018 0f01 	tst.w	r8, #1
 8006a3c:	d10e      	bne.n	8006a5c <_dtoa_r+0x6bc>
 8006a3e:	9902      	ldr	r1, [sp, #8]
 8006a40:	4648      	mov	r0, r9
 8006a42:	f000 fbbd 	bl	80071c0 <_Bfree>
 8006a46:	2300      	movs	r3, #0
 8006a48:	7033      	strb	r3, [r6, #0]
 8006a4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006a4c:	3701      	adds	r7, #1
 8006a4e:	601f      	str	r7, [r3, #0]
 8006a50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	f000 824b 	beq.w	8006eee <_dtoa_r+0xb4e>
 8006a58:	601e      	str	r6, [r3, #0]
 8006a5a:	e248      	b.n	8006eee <_dtoa_r+0xb4e>
 8006a5c:	46b8      	mov	r8, r7
 8006a5e:	4633      	mov	r3, r6
 8006a60:	461e      	mov	r6, r3
 8006a62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a66:	2a39      	cmp	r2, #57	@ 0x39
 8006a68:	d106      	bne.n	8006a78 <_dtoa_r+0x6d8>
 8006a6a:	459a      	cmp	sl, r3
 8006a6c:	d1f8      	bne.n	8006a60 <_dtoa_r+0x6c0>
 8006a6e:	2230      	movs	r2, #48	@ 0x30
 8006a70:	f108 0801 	add.w	r8, r8, #1
 8006a74:	f88a 2000 	strb.w	r2, [sl]
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	3201      	adds	r2, #1
 8006a7c:	701a      	strb	r2, [r3, #0]
 8006a7e:	e7a0      	b.n	80069c2 <_dtoa_r+0x622>
 8006a80:	4b6f      	ldr	r3, [pc, #444]	@ (8006c40 <_dtoa_r+0x8a0>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	f7f9 fdb8 	bl	80005f8 <__aeabi_dmul>
 8006a88:	2200      	movs	r2, #0
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	4604      	mov	r4, r0
 8006a8e:	460d      	mov	r5, r1
 8006a90:	f7fa f81a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a94:	2800      	cmp	r0, #0
 8006a96:	d09f      	beq.n	80069d8 <_dtoa_r+0x638>
 8006a98:	e7d1      	b.n	8006a3e <_dtoa_r+0x69e>
 8006a9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a9c:	2a00      	cmp	r2, #0
 8006a9e:	f000 80ea 	beq.w	8006c76 <_dtoa_r+0x8d6>
 8006aa2:	9a07      	ldr	r2, [sp, #28]
 8006aa4:	2a01      	cmp	r2, #1
 8006aa6:	f300 80cd 	bgt.w	8006c44 <_dtoa_r+0x8a4>
 8006aaa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	f000 80c1 	beq.w	8006c34 <_dtoa_r+0x894>
 8006ab2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006ab6:	9c08      	ldr	r4, [sp, #32]
 8006ab8:	9e00      	ldr	r6, [sp, #0]
 8006aba:	9a00      	ldr	r2, [sp, #0]
 8006abc:	441a      	add	r2, r3
 8006abe:	9200      	str	r2, [sp, #0]
 8006ac0:	9a06      	ldr	r2, [sp, #24]
 8006ac2:	2101      	movs	r1, #1
 8006ac4:	441a      	add	r2, r3
 8006ac6:	4648      	mov	r0, r9
 8006ac8:	9206      	str	r2, [sp, #24]
 8006aca:	f000 fc2d 	bl	8007328 <__i2b>
 8006ace:	4605      	mov	r5, r0
 8006ad0:	b166      	cbz	r6, 8006aec <_dtoa_r+0x74c>
 8006ad2:	9b06      	ldr	r3, [sp, #24]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	dd09      	ble.n	8006aec <_dtoa_r+0x74c>
 8006ad8:	42b3      	cmp	r3, r6
 8006ada:	9a00      	ldr	r2, [sp, #0]
 8006adc:	bfa8      	it	ge
 8006ade:	4633      	movge	r3, r6
 8006ae0:	1ad2      	subs	r2, r2, r3
 8006ae2:	9200      	str	r2, [sp, #0]
 8006ae4:	9a06      	ldr	r2, [sp, #24]
 8006ae6:	1af6      	subs	r6, r6, r3
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	9306      	str	r3, [sp, #24]
 8006aec:	9b08      	ldr	r3, [sp, #32]
 8006aee:	b30b      	cbz	r3, 8006b34 <_dtoa_r+0x794>
 8006af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 80c6 	beq.w	8006c84 <_dtoa_r+0x8e4>
 8006af8:	2c00      	cmp	r4, #0
 8006afa:	f000 80c0 	beq.w	8006c7e <_dtoa_r+0x8de>
 8006afe:	4629      	mov	r1, r5
 8006b00:	4622      	mov	r2, r4
 8006b02:	4648      	mov	r0, r9
 8006b04:	f000 fcc8 	bl	8007498 <__pow5mult>
 8006b08:	9a02      	ldr	r2, [sp, #8]
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	4648      	mov	r0, r9
 8006b10:	f000 fc20 	bl	8007354 <__multiply>
 8006b14:	9902      	ldr	r1, [sp, #8]
 8006b16:	4680      	mov	r8, r0
 8006b18:	4648      	mov	r0, r9
 8006b1a:	f000 fb51 	bl	80071c0 <_Bfree>
 8006b1e:	9b08      	ldr	r3, [sp, #32]
 8006b20:	1b1b      	subs	r3, r3, r4
 8006b22:	9308      	str	r3, [sp, #32]
 8006b24:	f000 80b1 	beq.w	8006c8a <_dtoa_r+0x8ea>
 8006b28:	9a08      	ldr	r2, [sp, #32]
 8006b2a:	4641      	mov	r1, r8
 8006b2c:	4648      	mov	r0, r9
 8006b2e:	f000 fcb3 	bl	8007498 <__pow5mult>
 8006b32:	9002      	str	r0, [sp, #8]
 8006b34:	2101      	movs	r1, #1
 8006b36:	4648      	mov	r0, r9
 8006b38:	f000 fbf6 	bl	8007328 <__i2b>
 8006b3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b3e:	4604      	mov	r4, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 81d8 	beq.w	8006ef6 <_dtoa_r+0xb56>
 8006b46:	461a      	mov	r2, r3
 8006b48:	4601      	mov	r1, r0
 8006b4a:	4648      	mov	r0, r9
 8006b4c:	f000 fca4 	bl	8007498 <__pow5mult>
 8006b50:	9b07      	ldr	r3, [sp, #28]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	4604      	mov	r4, r0
 8006b56:	f300 809f 	bgt.w	8006c98 <_dtoa_r+0x8f8>
 8006b5a:	9b04      	ldr	r3, [sp, #16]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f040 8097 	bne.w	8006c90 <_dtoa_r+0x8f0>
 8006b62:	9b05      	ldr	r3, [sp, #20]
 8006b64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f040 8093 	bne.w	8006c94 <_dtoa_r+0x8f4>
 8006b6e:	9b05      	ldr	r3, [sp, #20]
 8006b70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b74:	0d1b      	lsrs	r3, r3, #20
 8006b76:	051b      	lsls	r3, r3, #20
 8006b78:	b133      	cbz	r3, 8006b88 <_dtoa_r+0x7e8>
 8006b7a:	9b00      	ldr	r3, [sp, #0]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	9300      	str	r3, [sp, #0]
 8006b80:	9b06      	ldr	r3, [sp, #24]
 8006b82:	3301      	adds	r3, #1
 8006b84:	9306      	str	r3, [sp, #24]
 8006b86:	2301      	movs	r3, #1
 8006b88:	9308      	str	r3, [sp, #32]
 8006b8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f000 81b8 	beq.w	8006f02 <_dtoa_r+0xb62>
 8006b92:	6923      	ldr	r3, [r4, #16]
 8006b94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006b98:	6918      	ldr	r0, [r3, #16]
 8006b9a:	f000 fb79 	bl	8007290 <__hi0bits>
 8006b9e:	f1c0 0020 	rsb	r0, r0, #32
 8006ba2:	9b06      	ldr	r3, [sp, #24]
 8006ba4:	4418      	add	r0, r3
 8006ba6:	f010 001f 	ands.w	r0, r0, #31
 8006baa:	f000 8082 	beq.w	8006cb2 <_dtoa_r+0x912>
 8006bae:	f1c0 0320 	rsb	r3, r0, #32
 8006bb2:	2b04      	cmp	r3, #4
 8006bb4:	dd73      	ble.n	8006c9e <_dtoa_r+0x8fe>
 8006bb6:	9b00      	ldr	r3, [sp, #0]
 8006bb8:	f1c0 001c 	rsb	r0, r0, #28
 8006bbc:	4403      	add	r3, r0
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	9b06      	ldr	r3, [sp, #24]
 8006bc2:	4403      	add	r3, r0
 8006bc4:	4406      	add	r6, r0
 8006bc6:	9306      	str	r3, [sp, #24]
 8006bc8:	9b00      	ldr	r3, [sp, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	dd05      	ble.n	8006bda <_dtoa_r+0x83a>
 8006bce:	9902      	ldr	r1, [sp, #8]
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	4648      	mov	r0, r9
 8006bd4:	f000 fcba 	bl	800754c <__lshift>
 8006bd8:	9002      	str	r0, [sp, #8]
 8006bda:	9b06      	ldr	r3, [sp, #24]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dd05      	ble.n	8006bec <_dtoa_r+0x84c>
 8006be0:	4621      	mov	r1, r4
 8006be2:	461a      	mov	r2, r3
 8006be4:	4648      	mov	r0, r9
 8006be6:	f000 fcb1 	bl	800754c <__lshift>
 8006bea:	4604      	mov	r4, r0
 8006bec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d061      	beq.n	8006cb6 <_dtoa_r+0x916>
 8006bf2:	9802      	ldr	r0, [sp, #8]
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	f000 fd15 	bl	8007624 <__mcmp>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	da5b      	bge.n	8006cb6 <_dtoa_r+0x916>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	9902      	ldr	r1, [sp, #8]
 8006c02:	220a      	movs	r2, #10
 8006c04:	4648      	mov	r0, r9
 8006c06:	f000 fafd 	bl	8007204 <__multadd>
 8006c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c0c:	9002      	str	r0, [sp, #8]
 8006c0e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 8177 	beq.w	8006f06 <_dtoa_r+0xb66>
 8006c18:	4629      	mov	r1, r5
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	220a      	movs	r2, #10
 8006c1e:	4648      	mov	r0, r9
 8006c20:	f000 faf0 	bl	8007204 <__multadd>
 8006c24:	f1bb 0f00 	cmp.w	fp, #0
 8006c28:	4605      	mov	r5, r0
 8006c2a:	dc6f      	bgt.n	8006d0c <_dtoa_r+0x96c>
 8006c2c:	9b07      	ldr	r3, [sp, #28]
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	dc49      	bgt.n	8006cc6 <_dtoa_r+0x926>
 8006c32:	e06b      	b.n	8006d0c <_dtoa_r+0x96c>
 8006c34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006c3a:	e73c      	b.n	8006ab6 <_dtoa_r+0x716>
 8006c3c:	3fe00000 	.word	0x3fe00000
 8006c40:	40240000 	.word	0x40240000
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	1e5c      	subs	r4, r3, #1
 8006c48:	9b08      	ldr	r3, [sp, #32]
 8006c4a:	42a3      	cmp	r3, r4
 8006c4c:	db09      	blt.n	8006c62 <_dtoa_r+0x8c2>
 8006c4e:	1b1c      	subs	r4, r3, r4
 8006c50:	9b03      	ldr	r3, [sp, #12]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	f6bf af30 	bge.w	8006ab8 <_dtoa_r+0x718>
 8006c58:	9b00      	ldr	r3, [sp, #0]
 8006c5a:	9a03      	ldr	r2, [sp, #12]
 8006c5c:	1a9e      	subs	r6, r3, r2
 8006c5e:	2300      	movs	r3, #0
 8006c60:	e72b      	b.n	8006aba <_dtoa_r+0x71a>
 8006c62:	9b08      	ldr	r3, [sp, #32]
 8006c64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c66:	9408      	str	r4, [sp, #32]
 8006c68:	1ae3      	subs	r3, r4, r3
 8006c6a:	441a      	add	r2, r3
 8006c6c:	9e00      	ldr	r6, [sp, #0]
 8006c6e:	9b03      	ldr	r3, [sp, #12]
 8006c70:	920d      	str	r2, [sp, #52]	@ 0x34
 8006c72:	2400      	movs	r4, #0
 8006c74:	e721      	b.n	8006aba <_dtoa_r+0x71a>
 8006c76:	9c08      	ldr	r4, [sp, #32]
 8006c78:	9e00      	ldr	r6, [sp, #0]
 8006c7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006c7c:	e728      	b.n	8006ad0 <_dtoa_r+0x730>
 8006c7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006c82:	e751      	b.n	8006b28 <_dtoa_r+0x788>
 8006c84:	9a08      	ldr	r2, [sp, #32]
 8006c86:	9902      	ldr	r1, [sp, #8]
 8006c88:	e750      	b.n	8006b2c <_dtoa_r+0x78c>
 8006c8a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006c8e:	e751      	b.n	8006b34 <_dtoa_r+0x794>
 8006c90:	2300      	movs	r3, #0
 8006c92:	e779      	b.n	8006b88 <_dtoa_r+0x7e8>
 8006c94:	9b04      	ldr	r3, [sp, #16]
 8006c96:	e777      	b.n	8006b88 <_dtoa_r+0x7e8>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	9308      	str	r3, [sp, #32]
 8006c9c:	e779      	b.n	8006b92 <_dtoa_r+0x7f2>
 8006c9e:	d093      	beq.n	8006bc8 <_dtoa_r+0x828>
 8006ca0:	9a00      	ldr	r2, [sp, #0]
 8006ca2:	331c      	adds	r3, #28
 8006ca4:	441a      	add	r2, r3
 8006ca6:	9200      	str	r2, [sp, #0]
 8006ca8:	9a06      	ldr	r2, [sp, #24]
 8006caa:	441a      	add	r2, r3
 8006cac:	441e      	add	r6, r3
 8006cae:	9206      	str	r2, [sp, #24]
 8006cb0:	e78a      	b.n	8006bc8 <_dtoa_r+0x828>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	e7f4      	b.n	8006ca0 <_dtoa_r+0x900>
 8006cb6:	9b03      	ldr	r3, [sp, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	46b8      	mov	r8, r7
 8006cbc:	dc20      	bgt.n	8006d00 <_dtoa_r+0x960>
 8006cbe:	469b      	mov	fp, r3
 8006cc0:	9b07      	ldr	r3, [sp, #28]
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	dd1e      	ble.n	8006d04 <_dtoa_r+0x964>
 8006cc6:	f1bb 0f00 	cmp.w	fp, #0
 8006cca:	f47f adb1 	bne.w	8006830 <_dtoa_r+0x490>
 8006cce:	4621      	mov	r1, r4
 8006cd0:	465b      	mov	r3, fp
 8006cd2:	2205      	movs	r2, #5
 8006cd4:	4648      	mov	r0, r9
 8006cd6:	f000 fa95 	bl	8007204 <__multadd>
 8006cda:	4601      	mov	r1, r0
 8006cdc:	4604      	mov	r4, r0
 8006cde:	9802      	ldr	r0, [sp, #8]
 8006ce0:	f000 fca0 	bl	8007624 <__mcmp>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	f77f ada3 	ble.w	8006830 <_dtoa_r+0x490>
 8006cea:	4656      	mov	r6, sl
 8006cec:	2331      	movs	r3, #49	@ 0x31
 8006cee:	f806 3b01 	strb.w	r3, [r6], #1
 8006cf2:	f108 0801 	add.w	r8, r8, #1
 8006cf6:	e59f      	b.n	8006838 <_dtoa_r+0x498>
 8006cf8:	9c03      	ldr	r4, [sp, #12]
 8006cfa:	46b8      	mov	r8, r7
 8006cfc:	4625      	mov	r5, r4
 8006cfe:	e7f4      	b.n	8006cea <_dtoa_r+0x94a>
 8006d00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f000 8101 	beq.w	8006f0e <_dtoa_r+0xb6e>
 8006d0c:	2e00      	cmp	r6, #0
 8006d0e:	dd05      	ble.n	8006d1c <_dtoa_r+0x97c>
 8006d10:	4629      	mov	r1, r5
 8006d12:	4632      	mov	r2, r6
 8006d14:	4648      	mov	r0, r9
 8006d16:	f000 fc19 	bl	800754c <__lshift>
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	9b08      	ldr	r3, [sp, #32]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d05c      	beq.n	8006ddc <_dtoa_r+0xa3c>
 8006d22:	6869      	ldr	r1, [r5, #4]
 8006d24:	4648      	mov	r0, r9
 8006d26:	f000 fa0b 	bl	8007140 <_Balloc>
 8006d2a:	4606      	mov	r6, r0
 8006d2c:	b928      	cbnz	r0, 8006d3a <_dtoa_r+0x99a>
 8006d2e:	4b82      	ldr	r3, [pc, #520]	@ (8006f38 <_dtoa_r+0xb98>)
 8006d30:	4602      	mov	r2, r0
 8006d32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006d36:	f7ff bb4a 	b.w	80063ce <_dtoa_r+0x2e>
 8006d3a:	692a      	ldr	r2, [r5, #16]
 8006d3c:	3202      	adds	r2, #2
 8006d3e:	0092      	lsls	r2, r2, #2
 8006d40:	f105 010c 	add.w	r1, r5, #12
 8006d44:	300c      	adds	r0, #12
 8006d46:	f7ff fa94 	bl	8006272 <memcpy>
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	4631      	mov	r1, r6
 8006d4e:	4648      	mov	r0, r9
 8006d50:	f000 fbfc 	bl	800754c <__lshift>
 8006d54:	f10a 0301 	add.w	r3, sl, #1
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	eb0a 030b 	add.w	r3, sl, fp
 8006d5e:	9308      	str	r3, [sp, #32]
 8006d60:	9b04      	ldr	r3, [sp, #16]
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	462f      	mov	r7, r5
 8006d68:	9306      	str	r3, [sp, #24]
 8006d6a:	4605      	mov	r5, r0
 8006d6c:	9b00      	ldr	r3, [sp, #0]
 8006d6e:	9802      	ldr	r0, [sp, #8]
 8006d70:	4621      	mov	r1, r4
 8006d72:	f103 3bff 	add.w	fp, r3, #4294967295
 8006d76:	f7ff fa8a 	bl	800628e <quorem>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	3330      	adds	r3, #48	@ 0x30
 8006d7e:	9003      	str	r0, [sp, #12]
 8006d80:	4639      	mov	r1, r7
 8006d82:	9802      	ldr	r0, [sp, #8]
 8006d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d86:	f000 fc4d 	bl	8007624 <__mcmp>
 8006d8a:	462a      	mov	r2, r5
 8006d8c:	9004      	str	r0, [sp, #16]
 8006d8e:	4621      	mov	r1, r4
 8006d90:	4648      	mov	r0, r9
 8006d92:	f000 fc63 	bl	800765c <__mdiff>
 8006d96:	68c2      	ldr	r2, [r0, #12]
 8006d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d9a:	4606      	mov	r6, r0
 8006d9c:	bb02      	cbnz	r2, 8006de0 <_dtoa_r+0xa40>
 8006d9e:	4601      	mov	r1, r0
 8006da0:	9802      	ldr	r0, [sp, #8]
 8006da2:	f000 fc3f 	bl	8007624 <__mcmp>
 8006da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da8:	4602      	mov	r2, r0
 8006daa:	4631      	mov	r1, r6
 8006dac:	4648      	mov	r0, r9
 8006dae:	920c      	str	r2, [sp, #48]	@ 0x30
 8006db0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006db2:	f000 fa05 	bl	80071c0 <_Bfree>
 8006db6:	9b07      	ldr	r3, [sp, #28]
 8006db8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006dba:	9e00      	ldr	r6, [sp, #0]
 8006dbc:	ea42 0103 	orr.w	r1, r2, r3
 8006dc0:	9b06      	ldr	r3, [sp, #24]
 8006dc2:	4319      	orrs	r1, r3
 8006dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dc6:	d10d      	bne.n	8006de4 <_dtoa_r+0xa44>
 8006dc8:	2b39      	cmp	r3, #57	@ 0x39
 8006dca:	d027      	beq.n	8006e1c <_dtoa_r+0xa7c>
 8006dcc:	9a04      	ldr	r2, [sp, #16]
 8006dce:	2a00      	cmp	r2, #0
 8006dd0:	dd01      	ble.n	8006dd6 <_dtoa_r+0xa36>
 8006dd2:	9b03      	ldr	r3, [sp, #12]
 8006dd4:	3331      	adds	r3, #49	@ 0x31
 8006dd6:	f88b 3000 	strb.w	r3, [fp]
 8006dda:	e52e      	b.n	800683a <_dtoa_r+0x49a>
 8006ddc:	4628      	mov	r0, r5
 8006dde:	e7b9      	b.n	8006d54 <_dtoa_r+0x9b4>
 8006de0:	2201      	movs	r2, #1
 8006de2:	e7e2      	b.n	8006daa <_dtoa_r+0xa0a>
 8006de4:	9904      	ldr	r1, [sp, #16]
 8006de6:	2900      	cmp	r1, #0
 8006de8:	db04      	blt.n	8006df4 <_dtoa_r+0xa54>
 8006dea:	9807      	ldr	r0, [sp, #28]
 8006dec:	4301      	orrs	r1, r0
 8006dee:	9806      	ldr	r0, [sp, #24]
 8006df0:	4301      	orrs	r1, r0
 8006df2:	d120      	bne.n	8006e36 <_dtoa_r+0xa96>
 8006df4:	2a00      	cmp	r2, #0
 8006df6:	ddee      	ble.n	8006dd6 <_dtoa_r+0xa36>
 8006df8:	9902      	ldr	r1, [sp, #8]
 8006dfa:	9300      	str	r3, [sp, #0]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	4648      	mov	r0, r9
 8006e00:	f000 fba4 	bl	800754c <__lshift>
 8006e04:	4621      	mov	r1, r4
 8006e06:	9002      	str	r0, [sp, #8]
 8006e08:	f000 fc0c 	bl	8007624 <__mcmp>
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	9b00      	ldr	r3, [sp, #0]
 8006e10:	dc02      	bgt.n	8006e18 <_dtoa_r+0xa78>
 8006e12:	d1e0      	bne.n	8006dd6 <_dtoa_r+0xa36>
 8006e14:	07da      	lsls	r2, r3, #31
 8006e16:	d5de      	bpl.n	8006dd6 <_dtoa_r+0xa36>
 8006e18:	2b39      	cmp	r3, #57	@ 0x39
 8006e1a:	d1da      	bne.n	8006dd2 <_dtoa_r+0xa32>
 8006e1c:	2339      	movs	r3, #57	@ 0x39
 8006e1e:	f88b 3000 	strb.w	r3, [fp]
 8006e22:	4633      	mov	r3, r6
 8006e24:	461e      	mov	r6, r3
 8006e26:	3b01      	subs	r3, #1
 8006e28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006e2c:	2a39      	cmp	r2, #57	@ 0x39
 8006e2e:	d04e      	beq.n	8006ece <_dtoa_r+0xb2e>
 8006e30:	3201      	adds	r2, #1
 8006e32:	701a      	strb	r2, [r3, #0]
 8006e34:	e501      	b.n	800683a <_dtoa_r+0x49a>
 8006e36:	2a00      	cmp	r2, #0
 8006e38:	dd03      	ble.n	8006e42 <_dtoa_r+0xaa2>
 8006e3a:	2b39      	cmp	r3, #57	@ 0x39
 8006e3c:	d0ee      	beq.n	8006e1c <_dtoa_r+0xa7c>
 8006e3e:	3301      	adds	r3, #1
 8006e40:	e7c9      	b.n	8006dd6 <_dtoa_r+0xa36>
 8006e42:	9a00      	ldr	r2, [sp, #0]
 8006e44:	9908      	ldr	r1, [sp, #32]
 8006e46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e4a:	428a      	cmp	r2, r1
 8006e4c:	d028      	beq.n	8006ea0 <_dtoa_r+0xb00>
 8006e4e:	9902      	ldr	r1, [sp, #8]
 8006e50:	2300      	movs	r3, #0
 8006e52:	220a      	movs	r2, #10
 8006e54:	4648      	mov	r0, r9
 8006e56:	f000 f9d5 	bl	8007204 <__multadd>
 8006e5a:	42af      	cmp	r7, r5
 8006e5c:	9002      	str	r0, [sp, #8]
 8006e5e:	f04f 0300 	mov.w	r3, #0
 8006e62:	f04f 020a 	mov.w	r2, #10
 8006e66:	4639      	mov	r1, r7
 8006e68:	4648      	mov	r0, r9
 8006e6a:	d107      	bne.n	8006e7c <_dtoa_r+0xadc>
 8006e6c:	f000 f9ca 	bl	8007204 <__multadd>
 8006e70:	4607      	mov	r7, r0
 8006e72:	4605      	mov	r5, r0
 8006e74:	9b00      	ldr	r3, [sp, #0]
 8006e76:	3301      	adds	r3, #1
 8006e78:	9300      	str	r3, [sp, #0]
 8006e7a:	e777      	b.n	8006d6c <_dtoa_r+0x9cc>
 8006e7c:	f000 f9c2 	bl	8007204 <__multadd>
 8006e80:	4629      	mov	r1, r5
 8006e82:	4607      	mov	r7, r0
 8006e84:	2300      	movs	r3, #0
 8006e86:	220a      	movs	r2, #10
 8006e88:	4648      	mov	r0, r9
 8006e8a:	f000 f9bb 	bl	8007204 <__multadd>
 8006e8e:	4605      	mov	r5, r0
 8006e90:	e7f0      	b.n	8006e74 <_dtoa_r+0xad4>
 8006e92:	f1bb 0f00 	cmp.w	fp, #0
 8006e96:	bfcc      	ite	gt
 8006e98:	465e      	movgt	r6, fp
 8006e9a:	2601      	movle	r6, #1
 8006e9c:	4456      	add	r6, sl
 8006e9e:	2700      	movs	r7, #0
 8006ea0:	9902      	ldr	r1, [sp, #8]
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	4648      	mov	r0, r9
 8006ea8:	f000 fb50 	bl	800754c <__lshift>
 8006eac:	4621      	mov	r1, r4
 8006eae:	9002      	str	r0, [sp, #8]
 8006eb0:	f000 fbb8 	bl	8007624 <__mcmp>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	dcb4      	bgt.n	8006e22 <_dtoa_r+0xa82>
 8006eb8:	d102      	bne.n	8006ec0 <_dtoa_r+0xb20>
 8006eba:	9b00      	ldr	r3, [sp, #0]
 8006ebc:	07db      	lsls	r3, r3, #31
 8006ebe:	d4b0      	bmi.n	8006e22 <_dtoa_r+0xa82>
 8006ec0:	4633      	mov	r3, r6
 8006ec2:	461e      	mov	r6, r3
 8006ec4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ec8:	2a30      	cmp	r2, #48	@ 0x30
 8006eca:	d0fa      	beq.n	8006ec2 <_dtoa_r+0xb22>
 8006ecc:	e4b5      	b.n	800683a <_dtoa_r+0x49a>
 8006ece:	459a      	cmp	sl, r3
 8006ed0:	d1a8      	bne.n	8006e24 <_dtoa_r+0xa84>
 8006ed2:	2331      	movs	r3, #49	@ 0x31
 8006ed4:	f108 0801 	add.w	r8, r8, #1
 8006ed8:	f88a 3000 	strb.w	r3, [sl]
 8006edc:	e4ad      	b.n	800683a <_dtoa_r+0x49a>
 8006ede:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ee0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006f3c <_dtoa_r+0xb9c>
 8006ee4:	b11b      	cbz	r3, 8006eee <_dtoa_r+0xb4e>
 8006ee6:	f10a 0308 	add.w	r3, sl, #8
 8006eea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006eec:	6013      	str	r3, [r2, #0]
 8006eee:	4650      	mov	r0, sl
 8006ef0:	b017      	add	sp, #92	@ 0x5c
 8006ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ef6:	9b07      	ldr	r3, [sp, #28]
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	f77f ae2e 	ble.w	8006b5a <_dtoa_r+0x7ba>
 8006efe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f00:	9308      	str	r3, [sp, #32]
 8006f02:	2001      	movs	r0, #1
 8006f04:	e64d      	b.n	8006ba2 <_dtoa_r+0x802>
 8006f06:	f1bb 0f00 	cmp.w	fp, #0
 8006f0a:	f77f aed9 	ble.w	8006cc0 <_dtoa_r+0x920>
 8006f0e:	4656      	mov	r6, sl
 8006f10:	9802      	ldr	r0, [sp, #8]
 8006f12:	4621      	mov	r1, r4
 8006f14:	f7ff f9bb 	bl	800628e <quorem>
 8006f18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006f1c:	f806 3b01 	strb.w	r3, [r6], #1
 8006f20:	eba6 020a 	sub.w	r2, r6, sl
 8006f24:	4593      	cmp	fp, r2
 8006f26:	ddb4      	ble.n	8006e92 <_dtoa_r+0xaf2>
 8006f28:	9902      	ldr	r1, [sp, #8]
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	220a      	movs	r2, #10
 8006f2e:	4648      	mov	r0, r9
 8006f30:	f000 f968 	bl	8007204 <__multadd>
 8006f34:	9002      	str	r0, [sp, #8]
 8006f36:	e7eb      	b.n	8006f10 <_dtoa_r+0xb70>
 8006f38:	08008480 	.word	0x08008480
 8006f3c:	08008404 	.word	0x08008404

08006f40 <_free_r>:
 8006f40:	b538      	push	{r3, r4, r5, lr}
 8006f42:	4605      	mov	r5, r0
 8006f44:	2900      	cmp	r1, #0
 8006f46:	d041      	beq.n	8006fcc <_free_r+0x8c>
 8006f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f4c:	1f0c      	subs	r4, r1, #4
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	bfb8      	it	lt
 8006f52:	18e4      	addlt	r4, r4, r3
 8006f54:	f000 f8e8 	bl	8007128 <__malloc_lock>
 8006f58:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd0 <_free_r+0x90>)
 8006f5a:	6813      	ldr	r3, [r2, #0]
 8006f5c:	b933      	cbnz	r3, 8006f6c <_free_r+0x2c>
 8006f5e:	6063      	str	r3, [r4, #4]
 8006f60:	6014      	str	r4, [r2, #0]
 8006f62:	4628      	mov	r0, r5
 8006f64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f68:	f000 b8e4 	b.w	8007134 <__malloc_unlock>
 8006f6c:	42a3      	cmp	r3, r4
 8006f6e:	d908      	bls.n	8006f82 <_free_r+0x42>
 8006f70:	6820      	ldr	r0, [r4, #0]
 8006f72:	1821      	adds	r1, r4, r0
 8006f74:	428b      	cmp	r3, r1
 8006f76:	bf01      	itttt	eq
 8006f78:	6819      	ldreq	r1, [r3, #0]
 8006f7a:	685b      	ldreq	r3, [r3, #4]
 8006f7c:	1809      	addeq	r1, r1, r0
 8006f7e:	6021      	streq	r1, [r4, #0]
 8006f80:	e7ed      	b.n	8006f5e <_free_r+0x1e>
 8006f82:	461a      	mov	r2, r3
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	b10b      	cbz	r3, 8006f8c <_free_r+0x4c>
 8006f88:	42a3      	cmp	r3, r4
 8006f8a:	d9fa      	bls.n	8006f82 <_free_r+0x42>
 8006f8c:	6811      	ldr	r1, [r2, #0]
 8006f8e:	1850      	adds	r0, r2, r1
 8006f90:	42a0      	cmp	r0, r4
 8006f92:	d10b      	bne.n	8006fac <_free_r+0x6c>
 8006f94:	6820      	ldr	r0, [r4, #0]
 8006f96:	4401      	add	r1, r0
 8006f98:	1850      	adds	r0, r2, r1
 8006f9a:	4283      	cmp	r3, r0
 8006f9c:	6011      	str	r1, [r2, #0]
 8006f9e:	d1e0      	bne.n	8006f62 <_free_r+0x22>
 8006fa0:	6818      	ldr	r0, [r3, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	6053      	str	r3, [r2, #4]
 8006fa6:	4408      	add	r0, r1
 8006fa8:	6010      	str	r0, [r2, #0]
 8006faa:	e7da      	b.n	8006f62 <_free_r+0x22>
 8006fac:	d902      	bls.n	8006fb4 <_free_r+0x74>
 8006fae:	230c      	movs	r3, #12
 8006fb0:	602b      	str	r3, [r5, #0]
 8006fb2:	e7d6      	b.n	8006f62 <_free_r+0x22>
 8006fb4:	6820      	ldr	r0, [r4, #0]
 8006fb6:	1821      	adds	r1, r4, r0
 8006fb8:	428b      	cmp	r3, r1
 8006fba:	bf04      	itt	eq
 8006fbc:	6819      	ldreq	r1, [r3, #0]
 8006fbe:	685b      	ldreq	r3, [r3, #4]
 8006fc0:	6063      	str	r3, [r4, #4]
 8006fc2:	bf04      	itt	eq
 8006fc4:	1809      	addeq	r1, r1, r0
 8006fc6:	6021      	streq	r1, [r4, #0]
 8006fc8:	6054      	str	r4, [r2, #4]
 8006fca:	e7ca      	b.n	8006f62 <_free_r+0x22>
 8006fcc:	bd38      	pop	{r3, r4, r5, pc}
 8006fce:	bf00      	nop
 8006fd0:	2000056c 	.word	0x2000056c

08006fd4 <malloc>:
 8006fd4:	4b02      	ldr	r3, [pc, #8]	@ (8006fe0 <malloc+0xc>)
 8006fd6:	4601      	mov	r1, r0
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	f000 b825 	b.w	8007028 <_malloc_r>
 8006fde:	bf00      	nop
 8006fe0:	2000001c 	.word	0x2000001c

08006fe4 <sbrk_aligned>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8007024 <sbrk_aligned+0x40>)
 8006fe8:	460c      	mov	r4, r1
 8006fea:	6831      	ldr	r1, [r6, #0]
 8006fec:	4605      	mov	r5, r0
 8006fee:	b911      	cbnz	r1, 8006ff6 <sbrk_aligned+0x12>
 8006ff0:	f000 fe3e 	bl	8007c70 <_sbrk_r>
 8006ff4:	6030      	str	r0, [r6, #0]
 8006ff6:	4621      	mov	r1, r4
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	f000 fe39 	bl	8007c70 <_sbrk_r>
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d103      	bne.n	800700a <sbrk_aligned+0x26>
 8007002:	f04f 34ff 	mov.w	r4, #4294967295
 8007006:	4620      	mov	r0, r4
 8007008:	bd70      	pop	{r4, r5, r6, pc}
 800700a:	1cc4      	adds	r4, r0, #3
 800700c:	f024 0403 	bic.w	r4, r4, #3
 8007010:	42a0      	cmp	r0, r4
 8007012:	d0f8      	beq.n	8007006 <sbrk_aligned+0x22>
 8007014:	1a21      	subs	r1, r4, r0
 8007016:	4628      	mov	r0, r5
 8007018:	f000 fe2a 	bl	8007c70 <_sbrk_r>
 800701c:	3001      	adds	r0, #1
 800701e:	d1f2      	bne.n	8007006 <sbrk_aligned+0x22>
 8007020:	e7ef      	b.n	8007002 <sbrk_aligned+0x1e>
 8007022:	bf00      	nop
 8007024:	20000568 	.word	0x20000568

08007028 <_malloc_r>:
 8007028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800702c:	1ccd      	adds	r5, r1, #3
 800702e:	f025 0503 	bic.w	r5, r5, #3
 8007032:	3508      	adds	r5, #8
 8007034:	2d0c      	cmp	r5, #12
 8007036:	bf38      	it	cc
 8007038:	250c      	movcc	r5, #12
 800703a:	2d00      	cmp	r5, #0
 800703c:	4606      	mov	r6, r0
 800703e:	db01      	blt.n	8007044 <_malloc_r+0x1c>
 8007040:	42a9      	cmp	r1, r5
 8007042:	d904      	bls.n	800704e <_malloc_r+0x26>
 8007044:	230c      	movs	r3, #12
 8007046:	6033      	str	r3, [r6, #0]
 8007048:	2000      	movs	r0, #0
 800704a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800704e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007124 <_malloc_r+0xfc>
 8007052:	f000 f869 	bl	8007128 <__malloc_lock>
 8007056:	f8d8 3000 	ldr.w	r3, [r8]
 800705a:	461c      	mov	r4, r3
 800705c:	bb44      	cbnz	r4, 80070b0 <_malloc_r+0x88>
 800705e:	4629      	mov	r1, r5
 8007060:	4630      	mov	r0, r6
 8007062:	f7ff ffbf 	bl	8006fe4 <sbrk_aligned>
 8007066:	1c43      	adds	r3, r0, #1
 8007068:	4604      	mov	r4, r0
 800706a:	d158      	bne.n	800711e <_malloc_r+0xf6>
 800706c:	f8d8 4000 	ldr.w	r4, [r8]
 8007070:	4627      	mov	r7, r4
 8007072:	2f00      	cmp	r7, #0
 8007074:	d143      	bne.n	80070fe <_malloc_r+0xd6>
 8007076:	2c00      	cmp	r4, #0
 8007078:	d04b      	beq.n	8007112 <_malloc_r+0xea>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	4639      	mov	r1, r7
 800707e:	4630      	mov	r0, r6
 8007080:	eb04 0903 	add.w	r9, r4, r3
 8007084:	f000 fdf4 	bl	8007c70 <_sbrk_r>
 8007088:	4581      	cmp	r9, r0
 800708a:	d142      	bne.n	8007112 <_malloc_r+0xea>
 800708c:	6821      	ldr	r1, [r4, #0]
 800708e:	1a6d      	subs	r5, r5, r1
 8007090:	4629      	mov	r1, r5
 8007092:	4630      	mov	r0, r6
 8007094:	f7ff ffa6 	bl	8006fe4 <sbrk_aligned>
 8007098:	3001      	adds	r0, #1
 800709a:	d03a      	beq.n	8007112 <_malloc_r+0xea>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	442b      	add	r3, r5
 80070a0:	6023      	str	r3, [r4, #0]
 80070a2:	f8d8 3000 	ldr.w	r3, [r8]
 80070a6:	685a      	ldr	r2, [r3, #4]
 80070a8:	bb62      	cbnz	r2, 8007104 <_malloc_r+0xdc>
 80070aa:	f8c8 7000 	str.w	r7, [r8]
 80070ae:	e00f      	b.n	80070d0 <_malloc_r+0xa8>
 80070b0:	6822      	ldr	r2, [r4, #0]
 80070b2:	1b52      	subs	r2, r2, r5
 80070b4:	d420      	bmi.n	80070f8 <_malloc_r+0xd0>
 80070b6:	2a0b      	cmp	r2, #11
 80070b8:	d917      	bls.n	80070ea <_malloc_r+0xc2>
 80070ba:	1961      	adds	r1, r4, r5
 80070bc:	42a3      	cmp	r3, r4
 80070be:	6025      	str	r5, [r4, #0]
 80070c0:	bf18      	it	ne
 80070c2:	6059      	strne	r1, [r3, #4]
 80070c4:	6863      	ldr	r3, [r4, #4]
 80070c6:	bf08      	it	eq
 80070c8:	f8c8 1000 	streq.w	r1, [r8]
 80070cc:	5162      	str	r2, [r4, r5]
 80070ce:	604b      	str	r3, [r1, #4]
 80070d0:	4630      	mov	r0, r6
 80070d2:	f000 f82f 	bl	8007134 <__malloc_unlock>
 80070d6:	f104 000b 	add.w	r0, r4, #11
 80070da:	1d23      	adds	r3, r4, #4
 80070dc:	f020 0007 	bic.w	r0, r0, #7
 80070e0:	1ac2      	subs	r2, r0, r3
 80070e2:	bf1c      	itt	ne
 80070e4:	1a1b      	subne	r3, r3, r0
 80070e6:	50a3      	strne	r3, [r4, r2]
 80070e8:	e7af      	b.n	800704a <_malloc_r+0x22>
 80070ea:	6862      	ldr	r2, [r4, #4]
 80070ec:	42a3      	cmp	r3, r4
 80070ee:	bf0c      	ite	eq
 80070f0:	f8c8 2000 	streq.w	r2, [r8]
 80070f4:	605a      	strne	r2, [r3, #4]
 80070f6:	e7eb      	b.n	80070d0 <_malloc_r+0xa8>
 80070f8:	4623      	mov	r3, r4
 80070fa:	6864      	ldr	r4, [r4, #4]
 80070fc:	e7ae      	b.n	800705c <_malloc_r+0x34>
 80070fe:	463c      	mov	r4, r7
 8007100:	687f      	ldr	r7, [r7, #4]
 8007102:	e7b6      	b.n	8007072 <_malloc_r+0x4a>
 8007104:	461a      	mov	r2, r3
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	42a3      	cmp	r3, r4
 800710a:	d1fb      	bne.n	8007104 <_malloc_r+0xdc>
 800710c:	2300      	movs	r3, #0
 800710e:	6053      	str	r3, [r2, #4]
 8007110:	e7de      	b.n	80070d0 <_malloc_r+0xa8>
 8007112:	230c      	movs	r3, #12
 8007114:	6033      	str	r3, [r6, #0]
 8007116:	4630      	mov	r0, r6
 8007118:	f000 f80c 	bl	8007134 <__malloc_unlock>
 800711c:	e794      	b.n	8007048 <_malloc_r+0x20>
 800711e:	6005      	str	r5, [r0, #0]
 8007120:	e7d6      	b.n	80070d0 <_malloc_r+0xa8>
 8007122:	bf00      	nop
 8007124:	2000056c 	.word	0x2000056c

08007128 <__malloc_lock>:
 8007128:	4801      	ldr	r0, [pc, #4]	@ (8007130 <__malloc_lock+0x8>)
 800712a:	f7ff b8a0 	b.w	800626e <__retarget_lock_acquire_recursive>
 800712e:	bf00      	nop
 8007130:	20000564 	.word	0x20000564

08007134 <__malloc_unlock>:
 8007134:	4801      	ldr	r0, [pc, #4]	@ (800713c <__malloc_unlock+0x8>)
 8007136:	f7ff b89b 	b.w	8006270 <__retarget_lock_release_recursive>
 800713a:	bf00      	nop
 800713c:	20000564 	.word	0x20000564

08007140 <_Balloc>:
 8007140:	b570      	push	{r4, r5, r6, lr}
 8007142:	69c6      	ldr	r6, [r0, #28]
 8007144:	4604      	mov	r4, r0
 8007146:	460d      	mov	r5, r1
 8007148:	b976      	cbnz	r6, 8007168 <_Balloc+0x28>
 800714a:	2010      	movs	r0, #16
 800714c:	f7ff ff42 	bl	8006fd4 <malloc>
 8007150:	4602      	mov	r2, r0
 8007152:	61e0      	str	r0, [r4, #28]
 8007154:	b920      	cbnz	r0, 8007160 <_Balloc+0x20>
 8007156:	4b18      	ldr	r3, [pc, #96]	@ (80071b8 <_Balloc+0x78>)
 8007158:	4818      	ldr	r0, [pc, #96]	@ (80071bc <_Balloc+0x7c>)
 800715a:	216b      	movs	r1, #107	@ 0x6b
 800715c:	f000 fd98 	bl	8007c90 <__assert_func>
 8007160:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007164:	6006      	str	r6, [r0, #0]
 8007166:	60c6      	str	r6, [r0, #12]
 8007168:	69e6      	ldr	r6, [r4, #28]
 800716a:	68f3      	ldr	r3, [r6, #12]
 800716c:	b183      	cbz	r3, 8007190 <_Balloc+0x50>
 800716e:	69e3      	ldr	r3, [r4, #28]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007176:	b9b8      	cbnz	r0, 80071a8 <_Balloc+0x68>
 8007178:	2101      	movs	r1, #1
 800717a:	fa01 f605 	lsl.w	r6, r1, r5
 800717e:	1d72      	adds	r2, r6, #5
 8007180:	0092      	lsls	r2, r2, #2
 8007182:	4620      	mov	r0, r4
 8007184:	f000 fda2 	bl	8007ccc <_calloc_r>
 8007188:	b160      	cbz	r0, 80071a4 <_Balloc+0x64>
 800718a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800718e:	e00e      	b.n	80071ae <_Balloc+0x6e>
 8007190:	2221      	movs	r2, #33	@ 0x21
 8007192:	2104      	movs	r1, #4
 8007194:	4620      	mov	r0, r4
 8007196:	f000 fd99 	bl	8007ccc <_calloc_r>
 800719a:	69e3      	ldr	r3, [r4, #28]
 800719c:	60f0      	str	r0, [r6, #12]
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1e4      	bne.n	800716e <_Balloc+0x2e>
 80071a4:	2000      	movs	r0, #0
 80071a6:	bd70      	pop	{r4, r5, r6, pc}
 80071a8:	6802      	ldr	r2, [r0, #0]
 80071aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071ae:	2300      	movs	r3, #0
 80071b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071b4:	e7f7      	b.n	80071a6 <_Balloc+0x66>
 80071b6:	bf00      	nop
 80071b8:	08008411 	.word	0x08008411
 80071bc:	08008491 	.word	0x08008491

080071c0 <_Bfree>:
 80071c0:	b570      	push	{r4, r5, r6, lr}
 80071c2:	69c6      	ldr	r6, [r0, #28]
 80071c4:	4605      	mov	r5, r0
 80071c6:	460c      	mov	r4, r1
 80071c8:	b976      	cbnz	r6, 80071e8 <_Bfree+0x28>
 80071ca:	2010      	movs	r0, #16
 80071cc:	f7ff ff02 	bl	8006fd4 <malloc>
 80071d0:	4602      	mov	r2, r0
 80071d2:	61e8      	str	r0, [r5, #28]
 80071d4:	b920      	cbnz	r0, 80071e0 <_Bfree+0x20>
 80071d6:	4b09      	ldr	r3, [pc, #36]	@ (80071fc <_Bfree+0x3c>)
 80071d8:	4809      	ldr	r0, [pc, #36]	@ (8007200 <_Bfree+0x40>)
 80071da:	218f      	movs	r1, #143	@ 0x8f
 80071dc:	f000 fd58 	bl	8007c90 <__assert_func>
 80071e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071e4:	6006      	str	r6, [r0, #0]
 80071e6:	60c6      	str	r6, [r0, #12]
 80071e8:	b13c      	cbz	r4, 80071fa <_Bfree+0x3a>
 80071ea:	69eb      	ldr	r3, [r5, #28]
 80071ec:	6862      	ldr	r2, [r4, #4]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071f4:	6021      	str	r1, [r4, #0]
 80071f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071fa:	bd70      	pop	{r4, r5, r6, pc}
 80071fc:	08008411 	.word	0x08008411
 8007200:	08008491 	.word	0x08008491

08007204 <__multadd>:
 8007204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007208:	690d      	ldr	r5, [r1, #16]
 800720a:	4607      	mov	r7, r0
 800720c:	460c      	mov	r4, r1
 800720e:	461e      	mov	r6, r3
 8007210:	f101 0c14 	add.w	ip, r1, #20
 8007214:	2000      	movs	r0, #0
 8007216:	f8dc 3000 	ldr.w	r3, [ip]
 800721a:	b299      	uxth	r1, r3
 800721c:	fb02 6101 	mla	r1, r2, r1, r6
 8007220:	0c1e      	lsrs	r6, r3, #16
 8007222:	0c0b      	lsrs	r3, r1, #16
 8007224:	fb02 3306 	mla	r3, r2, r6, r3
 8007228:	b289      	uxth	r1, r1
 800722a:	3001      	adds	r0, #1
 800722c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007230:	4285      	cmp	r5, r0
 8007232:	f84c 1b04 	str.w	r1, [ip], #4
 8007236:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800723a:	dcec      	bgt.n	8007216 <__multadd+0x12>
 800723c:	b30e      	cbz	r6, 8007282 <__multadd+0x7e>
 800723e:	68a3      	ldr	r3, [r4, #8]
 8007240:	42ab      	cmp	r3, r5
 8007242:	dc19      	bgt.n	8007278 <__multadd+0x74>
 8007244:	6861      	ldr	r1, [r4, #4]
 8007246:	4638      	mov	r0, r7
 8007248:	3101      	adds	r1, #1
 800724a:	f7ff ff79 	bl	8007140 <_Balloc>
 800724e:	4680      	mov	r8, r0
 8007250:	b928      	cbnz	r0, 800725e <__multadd+0x5a>
 8007252:	4602      	mov	r2, r0
 8007254:	4b0c      	ldr	r3, [pc, #48]	@ (8007288 <__multadd+0x84>)
 8007256:	480d      	ldr	r0, [pc, #52]	@ (800728c <__multadd+0x88>)
 8007258:	21ba      	movs	r1, #186	@ 0xba
 800725a:	f000 fd19 	bl	8007c90 <__assert_func>
 800725e:	6922      	ldr	r2, [r4, #16]
 8007260:	3202      	adds	r2, #2
 8007262:	f104 010c 	add.w	r1, r4, #12
 8007266:	0092      	lsls	r2, r2, #2
 8007268:	300c      	adds	r0, #12
 800726a:	f7ff f802 	bl	8006272 <memcpy>
 800726e:	4621      	mov	r1, r4
 8007270:	4638      	mov	r0, r7
 8007272:	f7ff ffa5 	bl	80071c0 <_Bfree>
 8007276:	4644      	mov	r4, r8
 8007278:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800727c:	3501      	adds	r5, #1
 800727e:	615e      	str	r6, [r3, #20]
 8007280:	6125      	str	r5, [r4, #16]
 8007282:	4620      	mov	r0, r4
 8007284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007288:	08008480 	.word	0x08008480
 800728c:	08008491 	.word	0x08008491

08007290 <__hi0bits>:
 8007290:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007294:	4603      	mov	r3, r0
 8007296:	bf36      	itet	cc
 8007298:	0403      	lslcc	r3, r0, #16
 800729a:	2000      	movcs	r0, #0
 800729c:	2010      	movcc	r0, #16
 800729e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072a2:	bf3c      	itt	cc
 80072a4:	021b      	lslcc	r3, r3, #8
 80072a6:	3008      	addcc	r0, #8
 80072a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072ac:	bf3c      	itt	cc
 80072ae:	011b      	lslcc	r3, r3, #4
 80072b0:	3004      	addcc	r0, #4
 80072b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072b6:	bf3c      	itt	cc
 80072b8:	009b      	lslcc	r3, r3, #2
 80072ba:	3002      	addcc	r0, #2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	db05      	blt.n	80072cc <__hi0bits+0x3c>
 80072c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80072c4:	f100 0001 	add.w	r0, r0, #1
 80072c8:	bf08      	it	eq
 80072ca:	2020      	moveq	r0, #32
 80072cc:	4770      	bx	lr

080072ce <__lo0bits>:
 80072ce:	6803      	ldr	r3, [r0, #0]
 80072d0:	4602      	mov	r2, r0
 80072d2:	f013 0007 	ands.w	r0, r3, #7
 80072d6:	d00b      	beq.n	80072f0 <__lo0bits+0x22>
 80072d8:	07d9      	lsls	r1, r3, #31
 80072da:	d421      	bmi.n	8007320 <__lo0bits+0x52>
 80072dc:	0798      	lsls	r0, r3, #30
 80072de:	bf49      	itett	mi
 80072e0:	085b      	lsrmi	r3, r3, #1
 80072e2:	089b      	lsrpl	r3, r3, #2
 80072e4:	2001      	movmi	r0, #1
 80072e6:	6013      	strmi	r3, [r2, #0]
 80072e8:	bf5c      	itt	pl
 80072ea:	6013      	strpl	r3, [r2, #0]
 80072ec:	2002      	movpl	r0, #2
 80072ee:	4770      	bx	lr
 80072f0:	b299      	uxth	r1, r3
 80072f2:	b909      	cbnz	r1, 80072f8 <__lo0bits+0x2a>
 80072f4:	0c1b      	lsrs	r3, r3, #16
 80072f6:	2010      	movs	r0, #16
 80072f8:	b2d9      	uxtb	r1, r3
 80072fa:	b909      	cbnz	r1, 8007300 <__lo0bits+0x32>
 80072fc:	3008      	adds	r0, #8
 80072fe:	0a1b      	lsrs	r3, r3, #8
 8007300:	0719      	lsls	r1, r3, #28
 8007302:	bf04      	itt	eq
 8007304:	091b      	lsreq	r3, r3, #4
 8007306:	3004      	addeq	r0, #4
 8007308:	0799      	lsls	r1, r3, #30
 800730a:	bf04      	itt	eq
 800730c:	089b      	lsreq	r3, r3, #2
 800730e:	3002      	addeq	r0, #2
 8007310:	07d9      	lsls	r1, r3, #31
 8007312:	d403      	bmi.n	800731c <__lo0bits+0x4e>
 8007314:	085b      	lsrs	r3, r3, #1
 8007316:	f100 0001 	add.w	r0, r0, #1
 800731a:	d003      	beq.n	8007324 <__lo0bits+0x56>
 800731c:	6013      	str	r3, [r2, #0]
 800731e:	4770      	bx	lr
 8007320:	2000      	movs	r0, #0
 8007322:	4770      	bx	lr
 8007324:	2020      	movs	r0, #32
 8007326:	4770      	bx	lr

08007328 <__i2b>:
 8007328:	b510      	push	{r4, lr}
 800732a:	460c      	mov	r4, r1
 800732c:	2101      	movs	r1, #1
 800732e:	f7ff ff07 	bl	8007140 <_Balloc>
 8007332:	4602      	mov	r2, r0
 8007334:	b928      	cbnz	r0, 8007342 <__i2b+0x1a>
 8007336:	4b05      	ldr	r3, [pc, #20]	@ (800734c <__i2b+0x24>)
 8007338:	4805      	ldr	r0, [pc, #20]	@ (8007350 <__i2b+0x28>)
 800733a:	f240 1145 	movw	r1, #325	@ 0x145
 800733e:	f000 fca7 	bl	8007c90 <__assert_func>
 8007342:	2301      	movs	r3, #1
 8007344:	6144      	str	r4, [r0, #20]
 8007346:	6103      	str	r3, [r0, #16]
 8007348:	bd10      	pop	{r4, pc}
 800734a:	bf00      	nop
 800734c:	08008480 	.word	0x08008480
 8007350:	08008491 	.word	0x08008491

08007354 <__multiply>:
 8007354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007358:	4617      	mov	r7, r2
 800735a:	690a      	ldr	r2, [r1, #16]
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	429a      	cmp	r2, r3
 8007360:	bfa8      	it	ge
 8007362:	463b      	movge	r3, r7
 8007364:	4689      	mov	r9, r1
 8007366:	bfa4      	itt	ge
 8007368:	460f      	movge	r7, r1
 800736a:	4699      	movge	r9, r3
 800736c:	693d      	ldr	r5, [r7, #16]
 800736e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	6879      	ldr	r1, [r7, #4]
 8007376:	eb05 060a 	add.w	r6, r5, sl
 800737a:	42b3      	cmp	r3, r6
 800737c:	b085      	sub	sp, #20
 800737e:	bfb8      	it	lt
 8007380:	3101      	addlt	r1, #1
 8007382:	f7ff fedd 	bl	8007140 <_Balloc>
 8007386:	b930      	cbnz	r0, 8007396 <__multiply+0x42>
 8007388:	4602      	mov	r2, r0
 800738a:	4b41      	ldr	r3, [pc, #260]	@ (8007490 <__multiply+0x13c>)
 800738c:	4841      	ldr	r0, [pc, #260]	@ (8007494 <__multiply+0x140>)
 800738e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007392:	f000 fc7d 	bl	8007c90 <__assert_func>
 8007396:	f100 0414 	add.w	r4, r0, #20
 800739a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800739e:	4623      	mov	r3, r4
 80073a0:	2200      	movs	r2, #0
 80073a2:	4573      	cmp	r3, lr
 80073a4:	d320      	bcc.n	80073e8 <__multiply+0x94>
 80073a6:	f107 0814 	add.w	r8, r7, #20
 80073aa:	f109 0114 	add.w	r1, r9, #20
 80073ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80073b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80073b6:	9302      	str	r3, [sp, #8]
 80073b8:	1beb      	subs	r3, r5, r7
 80073ba:	3b15      	subs	r3, #21
 80073bc:	f023 0303 	bic.w	r3, r3, #3
 80073c0:	3304      	adds	r3, #4
 80073c2:	3715      	adds	r7, #21
 80073c4:	42bd      	cmp	r5, r7
 80073c6:	bf38      	it	cc
 80073c8:	2304      	movcc	r3, #4
 80073ca:	9301      	str	r3, [sp, #4]
 80073cc:	9b02      	ldr	r3, [sp, #8]
 80073ce:	9103      	str	r1, [sp, #12]
 80073d0:	428b      	cmp	r3, r1
 80073d2:	d80c      	bhi.n	80073ee <__multiply+0x9a>
 80073d4:	2e00      	cmp	r6, #0
 80073d6:	dd03      	ble.n	80073e0 <__multiply+0x8c>
 80073d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d055      	beq.n	800748c <__multiply+0x138>
 80073e0:	6106      	str	r6, [r0, #16]
 80073e2:	b005      	add	sp, #20
 80073e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e8:	f843 2b04 	str.w	r2, [r3], #4
 80073ec:	e7d9      	b.n	80073a2 <__multiply+0x4e>
 80073ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80073f2:	f1ba 0f00 	cmp.w	sl, #0
 80073f6:	d01f      	beq.n	8007438 <__multiply+0xe4>
 80073f8:	46c4      	mov	ip, r8
 80073fa:	46a1      	mov	r9, r4
 80073fc:	2700      	movs	r7, #0
 80073fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007402:	f8d9 3000 	ldr.w	r3, [r9]
 8007406:	fa1f fb82 	uxth.w	fp, r2
 800740a:	b29b      	uxth	r3, r3
 800740c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007410:	443b      	add	r3, r7
 8007412:	f8d9 7000 	ldr.w	r7, [r9]
 8007416:	0c12      	lsrs	r2, r2, #16
 8007418:	0c3f      	lsrs	r7, r7, #16
 800741a:	fb0a 7202 	mla	r2, sl, r2, r7
 800741e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007422:	b29b      	uxth	r3, r3
 8007424:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007428:	4565      	cmp	r5, ip
 800742a:	f849 3b04 	str.w	r3, [r9], #4
 800742e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007432:	d8e4      	bhi.n	80073fe <__multiply+0xaa>
 8007434:	9b01      	ldr	r3, [sp, #4]
 8007436:	50e7      	str	r7, [r4, r3]
 8007438:	9b03      	ldr	r3, [sp, #12]
 800743a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800743e:	3104      	adds	r1, #4
 8007440:	f1b9 0f00 	cmp.w	r9, #0
 8007444:	d020      	beq.n	8007488 <__multiply+0x134>
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	4647      	mov	r7, r8
 800744a:	46a4      	mov	ip, r4
 800744c:	f04f 0a00 	mov.w	sl, #0
 8007450:	f8b7 b000 	ldrh.w	fp, [r7]
 8007454:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007458:	fb09 220b 	mla	r2, r9, fp, r2
 800745c:	4452      	add	r2, sl
 800745e:	b29b      	uxth	r3, r3
 8007460:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007464:	f84c 3b04 	str.w	r3, [ip], #4
 8007468:	f857 3b04 	ldr.w	r3, [r7], #4
 800746c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007470:	f8bc 3000 	ldrh.w	r3, [ip]
 8007474:	fb09 330a 	mla	r3, r9, sl, r3
 8007478:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800747c:	42bd      	cmp	r5, r7
 800747e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007482:	d8e5      	bhi.n	8007450 <__multiply+0xfc>
 8007484:	9a01      	ldr	r2, [sp, #4]
 8007486:	50a3      	str	r3, [r4, r2]
 8007488:	3404      	adds	r4, #4
 800748a:	e79f      	b.n	80073cc <__multiply+0x78>
 800748c:	3e01      	subs	r6, #1
 800748e:	e7a1      	b.n	80073d4 <__multiply+0x80>
 8007490:	08008480 	.word	0x08008480
 8007494:	08008491 	.word	0x08008491

08007498 <__pow5mult>:
 8007498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800749c:	4615      	mov	r5, r2
 800749e:	f012 0203 	ands.w	r2, r2, #3
 80074a2:	4607      	mov	r7, r0
 80074a4:	460e      	mov	r6, r1
 80074a6:	d007      	beq.n	80074b8 <__pow5mult+0x20>
 80074a8:	4c25      	ldr	r4, [pc, #148]	@ (8007540 <__pow5mult+0xa8>)
 80074aa:	3a01      	subs	r2, #1
 80074ac:	2300      	movs	r3, #0
 80074ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074b2:	f7ff fea7 	bl	8007204 <__multadd>
 80074b6:	4606      	mov	r6, r0
 80074b8:	10ad      	asrs	r5, r5, #2
 80074ba:	d03d      	beq.n	8007538 <__pow5mult+0xa0>
 80074bc:	69fc      	ldr	r4, [r7, #28]
 80074be:	b97c      	cbnz	r4, 80074e0 <__pow5mult+0x48>
 80074c0:	2010      	movs	r0, #16
 80074c2:	f7ff fd87 	bl	8006fd4 <malloc>
 80074c6:	4602      	mov	r2, r0
 80074c8:	61f8      	str	r0, [r7, #28]
 80074ca:	b928      	cbnz	r0, 80074d8 <__pow5mult+0x40>
 80074cc:	4b1d      	ldr	r3, [pc, #116]	@ (8007544 <__pow5mult+0xac>)
 80074ce:	481e      	ldr	r0, [pc, #120]	@ (8007548 <__pow5mult+0xb0>)
 80074d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80074d4:	f000 fbdc 	bl	8007c90 <__assert_func>
 80074d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074dc:	6004      	str	r4, [r0, #0]
 80074de:	60c4      	str	r4, [r0, #12]
 80074e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80074e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074e8:	b94c      	cbnz	r4, 80074fe <__pow5mult+0x66>
 80074ea:	f240 2171 	movw	r1, #625	@ 0x271
 80074ee:	4638      	mov	r0, r7
 80074f0:	f7ff ff1a 	bl	8007328 <__i2b>
 80074f4:	2300      	movs	r3, #0
 80074f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80074fa:	4604      	mov	r4, r0
 80074fc:	6003      	str	r3, [r0, #0]
 80074fe:	f04f 0900 	mov.w	r9, #0
 8007502:	07eb      	lsls	r3, r5, #31
 8007504:	d50a      	bpl.n	800751c <__pow5mult+0x84>
 8007506:	4631      	mov	r1, r6
 8007508:	4622      	mov	r2, r4
 800750a:	4638      	mov	r0, r7
 800750c:	f7ff ff22 	bl	8007354 <__multiply>
 8007510:	4631      	mov	r1, r6
 8007512:	4680      	mov	r8, r0
 8007514:	4638      	mov	r0, r7
 8007516:	f7ff fe53 	bl	80071c0 <_Bfree>
 800751a:	4646      	mov	r6, r8
 800751c:	106d      	asrs	r5, r5, #1
 800751e:	d00b      	beq.n	8007538 <__pow5mult+0xa0>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	b938      	cbnz	r0, 8007534 <__pow5mult+0x9c>
 8007524:	4622      	mov	r2, r4
 8007526:	4621      	mov	r1, r4
 8007528:	4638      	mov	r0, r7
 800752a:	f7ff ff13 	bl	8007354 <__multiply>
 800752e:	6020      	str	r0, [r4, #0]
 8007530:	f8c0 9000 	str.w	r9, [r0]
 8007534:	4604      	mov	r4, r0
 8007536:	e7e4      	b.n	8007502 <__pow5mult+0x6a>
 8007538:	4630      	mov	r0, r6
 800753a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800753e:	bf00      	nop
 8007540:	08008544 	.word	0x08008544
 8007544:	08008411 	.word	0x08008411
 8007548:	08008491 	.word	0x08008491

0800754c <__lshift>:
 800754c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007550:	460c      	mov	r4, r1
 8007552:	6849      	ldr	r1, [r1, #4]
 8007554:	6923      	ldr	r3, [r4, #16]
 8007556:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800755a:	68a3      	ldr	r3, [r4, #8]
 800755c:	4607      	mov	r7, r0
 800755e:	4691      	mov	r9, r2
 8007560:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007564:	f108 0601 	add.w	r6, r8, #1
 8007568:	42b3      	cmp	r3, r6
 800756a:	db0b      	blt.n	8007584 <__lshift+0x38>
 800756c:	4638      	mov	r0, r7
 800756e:	f7ff fde7 	bl	8007140 <_Balloc>
 8007572:	4605      	mov	r5, r0
 8007574:	b948      	cbnz	r0, 800758a <__lshift+0x3e>
 8007576:	4602      	mov	r2, r0
 8007578:	4b28      	ldr	r3, [pc, #160]	@ (800761c <__lshift+0xd0>)
 800757a:	4829      	ldr	r0, [pc, #164]	@ (8007620 <__lshift+0xd4>)
 800757c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007580:	f000 fb86 	bl	8007c90 <__assert_func>
 8007584:	3101      	adds	r1, #1
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	e7ee      	b.n	8007568 <__lshift+0x1c>
 800758a:	2300      	movs	r3, #0
 800758c:	f100 0114 	add.w	r1, r0, #20
 8007590:	f100 0210 	add.w	r2, r0, #16
 8007594:	4618      	mov	r0, r3
 8007596:	4553      	cmp	r3, sl
 8007598:	db33      	blt.n	8007602 <__lshift+0xb6>
 800759a:	6920      	ldr	r0, [r4, #16]
 800759c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075a0:	f104 0314 	add.w	r3, r4, #20
 80075a4:	f019 091f 	ands.w	r9, r9, #31
 80075a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075b0:	d02b      	beq.n	800760a <__lshift+0xbe>
 80075b2:	f1c9 0e20 	rsb	lr, r9, #32
 80075b6:	468a      	mov	sl, r1
 80075b8:	2200      	movs	r2, #0
 80075ba:	6818      	ldr	r0, [r3, #0]
 80075bc:	fa00 f009 	lsl.w	r0, r0, r9
 80075c0:	4310      	orrs	r0, r2
 80075c2:	f84a 0b04 	str.w	r0, [sl], #4
 80075c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075ca:	459c      	cmp	ip, r3
 80075cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80075d0:	d8f3      	bhi.n	80075ba <__lshift+0x6e>
 80075d2:	ebac 0304 	sub.w	r3, ip, r4
 80075d6:	3b15      	subs	r3, #21
 80075d8:	f023 0303 	bic.w	r3, r3, #3
 80075dc:	3304      	adds	r3, #4
 80075de:	f104 0015 	add.w	r0, r4, #21
 80075e2:	4560      	cmp	r0, ip
 80075e4:	bf88      	it	hi
 80075e6:	2304      	movhi	r3, #4
 80075e8:	50ca      	str	r2, [r1, r3]
 80075ea:	b10a      	cbz	r2, 80075f0 <__lshift+0xa4>
 80075ec:	f108 0602 	add.w	r6, r8, #2
 80075f0:	3e01      	subs	r6, #1
 80075f2:	4638      	mov	r0, r7
 80075f4:	612e      	str	r6, [r5, #16]
 80075f6:	4621      	mov	r1, r4
 80075f8:	f7ff fde2 	bl	80071c0 <_Bfree>
 80075fc:	4628      	mov	r0, r5
 80075fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007602:	f842 0f04 	str.w	r0, [r2, #4]!
 8007606:	3301      	adds	r3, #1
 8007608:	e7c5      	b.n	8007596 <__lshift+0x4a>
 800760a:	3904      	subs	r1, #4
 800760c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007610:	f841 2f04 	str.w	r2, [r1, #4]!
 8007614:	459c      	cmp	ip, r3
 8007616:	d8f9      	bhi.n	800760c <__lshift+0xc0>
 8007618:	e7ea      	b.n	80075f0 <__lshift+0xa4>
 800761a:	bf00      	nop
 800761c:	08008480 	.word	0x08008480
 8007620:	08008491 	.word	0x08008491

08007624 <__mcmp>:
 8007624:	690a      	ldr	r2, [r1, #16]
 8007626:	4603      	mov	r3, r0
 8007628:	6900      	ldr	r0, [r0, #16]
 800762a:	1a80      	subs	r0, r0, r2
 800762c:	b530      	push	{r4, r5, lr}
 800762e:	d10e      	bne.n	800764e <__mcmp+0x2a>
 8007630:	3314      	adds	r3, #20
 8007632:	3114      	adds	r1, #20
 8007634:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007638:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800763c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007640:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007644:	4295      	cmp	r5, r2
 8007646:	d003      	beq.n	8007650 <__mcmp+0x2c>
 8007648:	d205      	bcs.n	8007656 <__mcmp+0x32>
 800764a:	f04f 30ff 	mov.w	r0, #4294967295
 800764e:	bd30      	pop	{r4, r5, pc}
 8007650:	42a3      	cmp	r3, r4
 8007652:	d3f3      	bcc.n	800763c <__mcmp+0x18>
 8007654:	e7fb      	b.n	800764e <__mcmp+0x2a>
 8007656:	2001      	movs	r0, #1
 8007658:	e7f9      	b.n	800764e <__mcmp+0x2a>
	...

0800765c <__mdiff>:
 800765c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007660:	4689      	mov	r9, r1
 8007662:	4606      	mov	r6, r0
 8007664:	4611      	mov	r1, r2
 8007666:	4648      	mov	r0, r9
 8007668:	4614      	mov	r4, r2
 800766a:	f7ff ffdb 	bl	8007624 <__mcmp>
 800766e:	1e05      	subs	r5, r0, #0
 8007670:	d112      	bne.n	8007698 <__mdiff+0x3c>
 8007672:	4629      	mov	r1, r5
 8007674:	4630      	mov	r0, r6
 8007676:	f7ff fd63 	bl	8007140 <_Balloc>
 800767a:	4602      	mov	r2, r0
 800767c:	b928      	cbnz	r0, 800768a <__mdiff+0x2e>
 800767e:	4b3f      	ldr	r3, [pc, #252]	@ (800777c <__mdiff+0x120>)
 8007680:	f240 2137 	movw	r1, #567	@ 0x237
 8007684:	483e      	ldr	r0, [pc, #248]	@ (8007780 <__mdiff+0x124>)
 8007686:	f000 fb03 	bl	8007c90 <__assert_func>
 800768a:	2301      	movs	r3, #1
 800768c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007690:	4610      	mov	r0, r2
 8007692:	b003      	add	sp, #12
 8007694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007698:	bfbc      	itt	lt
 800769a:	464b      	movlt	r3, r9
 800769c:	46a1      	movlt	r9, r4
 800769e:	4630      	mov	r0, r6
 80076a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80076a4:	bfba      	itte	lt
 80076a6:	461c      	movlt	r4, r3
 80076a8:	2501      	movlt	r5, #1
 80076aa:	2500      	movge	r5, #0
 80076ac:	f7ff fd48 	bl	8007140 <_Balloc>
 80076b0:	4602      	mov	r2, r0
 80076b2:	b918      	cbnz	r0, 80076bc <__mdiff+0x60>
 80076b4:	4b31      	ldr	r3, [pc, #196]	@ (800777c <__mdiff+0x120>)
 80076b6:	f240 2145 	movw	r1, #581	@ 0x245
 80076ba:	e7e3      	b.n	8007684 <__mdiff+0x28>
 80076bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80076c0:	6926      	ldr	r6, [r4, #16]
 80076c2:	60c5      	str	r5, [r0, #12]
 80076c4:	f109 0310 	add.w	r3, r9, #16
 80076c8:	f109 0514 	add.w	r5, r9, #20
 80076cc:	f104 0e14 	add.w	lr, r4, #20
 80076d0:	f100 0b14 	add.w	fp, r0, #20
 80076d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80076d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80076dc:	9301      	str	r3, [sp, #4]
 80076de:	46d9      	mov	r9, fp
 80076e0:	f04f 0c00 	mov.w	ip, #0
 80076e4:	9b01      	ldr	r3, [sp, #4]
 80076e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80076ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80076ee:	9301      	str	r3, [sp, #4]
 80076f0:	fa1f f38a 	uxth.w	r3, sl
 80076f4:	4619      	mov	r1, r3
 80076f6:	b283      	uxth	r3, r0
 80076f8:	1acb      	subs	r3, r1, r3
 80076fa:	0c00      	lsrs	r0, r0, #16
 80076fc:	4463      	add	r3, ip
 80076fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007702:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007706:	b29b      	uxth	r3, r3
 8007708:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800770c:	4576      	cmp	r6, lr
 800770e:	f849 3b04 	str.w	r3, [r9], #4
 8007712:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007716:	d8e5      	bhi.n	80076e4 <__mdiff+0x88>
 8007718:	1b33      	subs	r3, r6, r4
 800771a:	3b15      	subs	r3, #21
 800771c:	f023 0303 	bic.w	r3, r3, #3
 8007720:	3415      	adds	r4, #21
 8007722:	3304      	adds	r3, #4
 8007724:	42a6      	cmp	r6, r4
 8007726:	bf38      	it	cc
 8007728:	2304      	movcc	r3, #4
 800772a:	441d      	add	r5, r3
 800772c:	445b      	add	r3, fp
 800772e:	461e      	mov	r6, r3
 8007730:	462c      	mov	r4, r5
 8007732:	4544      	cmp	r4, r8
 8007734:	d30e      	bcc.n	8007754 <__mdiff+0xf8>
 8007736:	f108 0103 	add.w	r1, r8, #3
 800773a:	1b49      	subs	r1, r1, r5
 800773c:	f021 0103 	bic.w	r1, r1, #3
 8007740:	3d03      	subs	r5, #3
 8007742:	45a8      	cmp	r8, r5
 8007744:	bf38      	it	cc
 8007746:	2100      	movcc	r1, #0
 8007748:	440b      	add	r3, r1
 800774a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800774e:	b191      	cbz	r1, 8007776 <__mdiff+0x11a>
 8007750:	6117      	str	r7, [r2, #16]
 8007752:	e79d      	b.n	8007690 <__mdiff+0x34>
 8007754:	f854 1b04 	ldr.w	r1, [r4], #4
 8007758:	46e6      	mov	lr, ip
 800775a:	0c08      	lsrs	r0, r1, #16
 800775c:	fa1c fc81 	uxtah	ip, ip, r1
 8007760:	4471      	add	r1, lr
 8007762:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007766:	b289      	uxth	r1, r1
 8007768:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800776c:	f846 1b04 	str.w	r1, [r6], #4
 8007770:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007774:	e7dd      	b.n	8007732 <__mdiff+0xd6>
 8007776:	3f01      	subs	r7, #1
 8007778:	e7e7      	b.n	800774a <__mdiff+0xee>
 800777a:	bf00      	nop
 800777c:	08008480 	.word	0x08008480
 8007780:	08008491 	.word	0x08008491

08007784 <__d2b>:
 8007784:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007788:	460f      	mov	r7, r1
 800778a:	2101      	movs	r1, #1
 800778c:	ec59 8b10 	vmov	r8, r9, d0
 8007790:	4616      	mov	r6, r2
 8007792:	f7ff fcd5 	bl	8007140 <_Balloc>
 8007796:	4604      	mov	r4, r0
 8007798:	b930      	cbnz	r0, 80077a8 <__d2b+0x24>
 800779a:	4602      	mov	r2, r0
 800779c:	4b23      	ldr	r3, [pc, #140]	@ (800782c <__d2b+0xa8>)
 800779e:	4824      	ldr	r0, [pc, #144]	@ (8007830 <__d2b+0xac>)
 80077a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80077a4:	f000 fa74 	bl	8007c90 <__assert_func>
 80077a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077b0:	b10d      	cbz	r5, 80077b6 <__d2b+0x32>
 80077b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077b6:	9301      	str	r3, [sp, #4]
 80077b8:	f1b8 0300 	subs.w	r3, r8, #0
 80077bc:	d023      	beq.n	8007806 <__d2b+0x82>
 80077be:	4668      	mov	r0, sp
 80077c0:	9300      	str	r3, [sp, #0]
 80077c2:	f7ff fd84 	bl	80072ce <__lo0bits>
 80077c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077ca:	b1d0      	cbz	r0, 8007802 <__d2b+0x7e>
 80077cc:	f1c0 0320 	rsb	r3, r0, #32
 80077d0:	fa02 f303 	lsl.w	r3, r2, r3
 80077d4:	430b      	orrs	r3, r1
 80077d6:	40c2      	lsrs	r2, r0
 80077d8:	6163      	str	r3, [r4, #20]
 80077da:	9201      	str	r2, [sp, #4]
 80077dc:	9b01      	ldr	r3, [sp, #4]
 80077de:	61a3      	str	r3, [r4, #24]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	bf0c      	ite	eq
 80077e4:	2201      	moveq	r2, #1
 80077e6:	2202      	movne	r2, #2
 80077e8:	6122      	str	r2, [r4, #16]
 80077ea:	b1a5      	cbz	r5, 8007816 <__d2b+0x92>
 80077ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80077f0:	4405      	add	r5, r0
 80077f2:	603d      	str	r5, [r7, #0]
 80077f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80077f8:	6030      	str	r0, [r6, #0]
 80077fa:	4620      	mov	r0, r4
 80077fc:	b003      	add	sp, #12
 80077fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007802:	6161      	str	r1, [r4, #20]
 8007804:	e7ea      	b.n	80077dc <__d2b+0x58>
 8007806:	a801      	add	r0, sp, #4
 8007808:	f7ff fd61 	bl	80072ce <__lo0bits>
 800780c:	9b01      	ldr	r3, [sp, #4]
 800780e:	6163      	str	r3, [r4, #20]
 8007810:	3020      	adds	r0, #32
 8007812:	2201      	movs	r2, #1
 8007814:	e7e8      	b.n	80077e8 <__d2b+0x64>
 8007816:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800781a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800781e:	6038      	str	r0, [r7, #0]
 8007820:	6918      	ldr	r0, [r3, #16]
 8007822:	f7ff fd35 	bl	8007290 <__hi0bits>
 8007826:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800782a:	e7e5      	b.n	80077f8 <__d2b+0x74>
 800782c:	08008480 	.word	0x08008480
 8007830:	08008491 	.word	0x08008491

08007834 <__ssputs_r>:
 8007834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007838:	688e      	ldr	r6, [r1, #8]
 800783a:	461f      	mov	r7, r3
 800783c:	42be      	cmp	r6, r7
 800783e:	680b      	ldr	r3, [r1, #0]
 8007840:	4682      	mov	sl, r0
 8007842:	460c      	mov	r4, r1
 8007844:	4690      	mov	r8, r2
 8007846:	d82d      	bhi.n	80078a4 <__ssputs_r+0x70>
 8007848:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800784c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007850:	d026      	beq.n	80078a0 <__ssputs_r+0x6c>
 8007852:	6965      	ldr	r5, [r4, #20]
 8007854:	6909      	ldr	r1, [r1, #16]
 8007856:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800785a:	eba3 0901 	sub.w	r9, r3, r1
 800785e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007862:	1c7b      	adds	r3, r7, #1
 8007864:	444b      	add	r3, r9
 8007866:	106d      	asrs	r5, r5, #1
 8007868:	429d      	cmp	r5, r3
 800786a:	bf38      	it	cc
 800786c:	461d      	movcc	r5, r3
 800786e:	0553      	lsls	r3, r2, #21
 8007870:	d527      	bpl.n	80078c2 <__ssputs_r+0x8e>
 8007872:	4629      	mov	r1, r5
 8007874:	f7ff fbd8 	bl	8007028 <_malloc_r>
 8007878:	4606      	mov	r6, r0
 800787a:	b360      	cbz	r0, 80078d6 <__ssputs_r+0xa2>
 800787c:	6921      	ldr	r1, [r4, #16]
 800787e:	464a      	mov	r2, r9
 8007880:	f7fe fcf7 	bl	8006272 <memcpy>
 8007884:	89a3      	ldrh	r3, [r4, #12]
 8007886:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800788a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800788e:	81a3      	strh	r3, [r4, #12]
 8007890:	6126      	str	r6, [r4, #16]
 8007892:	6165      	str	r5, [r4, #20]
 8007894:	444e      	add	r6, r9
 8007896:	eba5 0509 	sub.w	r5, r5, r9
 800789a:	6026      	str	r6, [r4, #0]
 800789c:	60a5      	str	r5, [r4, #8]
 800789e:	463e      	mov	r6, r7
 80078a0:	42be      	cmp	r6, r7
 80078a2:	d900      	bls.n	80078a6 <__ssputs_r+0x72>
 80078a4:	463e      	mov	r6, r7
 80078a6:	6820      	ldr	r0, [r4, #0]
 80078a8:	4632      	mov	r2, r6
 80078aa:	4641      	mov	r1, r8
 80078ac:	f000 f9c6 	bl	8007c3c <memmove>
 80078b0:	68a3      	ldr	r3, [r4, #8]
 80078b2:	1b9b      	subs	r3, r3, r6
 80078b4:	60a3      	str	r3, [r4, #8]
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	4433      	add	r3, r6
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	2000      	movs	r0, #0
 80078be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078c2:	462a      	mov	r2, r5
 80078c4:	f000 fa28 	bl	8007d18 <_realloc_r>
 80078c8:	4606      	mov	r6, r0
 80078ca:	2800      	cmp	r0, #0
 80078cc:	d1e0      	bne.n	8007890 <__ssputs_r+0x5c>
 80078ce:	6921      	ldr	r1, [r4, #16]
 80078d0:	4650      	mov	r0, sl
 80078d2:	f7ff fb35 	bl	8006f40 <_free_r>
 80078d6:	230c      	movs	r3, #12
 80078d8:	f8ca 3000 	str.w	r3, [sl]
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078e2:	81a3      	strh	r3, [r4, #12]
 80078e4:	f04f 30ff 	mov.w	r0, #4294967295
 80078e8:	e7e9      	b.n	80078be <__ssputs_r+0x8a>
	...

080078ec <_svfiprintf_r>:
 80078ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f0:	4698      	mov	r8, r3
 80078f2:	898b      	ldrh	r3, [r1, #12]
 80078f4:	061b      	lsls	r3, r3, #24
 80078f6:	b09d      	sub	sp, #116	@ 0x74
 80078f8:	4607      	mov	r7, r0
 80078fa:	460d      	mov	r5, r1
 80078fc:	4614      	mov	r4, r2
 80078fe:	d510      	bpl.n	8007922 <_svfiprintf_r+0x36>
 8007900:	690b      	ldr	r3, [r1, #16]
 8007902:	b973      	cbnz	r3, 8007922 <_svfiprintf_r+0x36>
 8007904:	2140      	movs	r1, #64	@ 0x40
 8007906:	f7ff fb8f 	bl	8007028 <_malloc_r>
 800790a:	6028      	str	r0, [r5, #0]
 800790c:	6128      	str	r0, [r5, #16]
 800790e:	b930      	cbnz	r0, 800791e <_svfiprintf_r+0x32>
 8007910:	230c      	movs	r3, #12
 8007912:	603b      	str	r3, [r7, #0]
 8007914:	f04f 30ff 	mov.w	r0, #4294967295
 8007918:	b01d      	add	sp, #116	@ 0x74
 800791a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791e:	2340      	movs	r3, #64	@ 0x40
 8007920:	616b      	str	r3, [r5, #20]
 8007922:	2300      	movs	r3, #0
 8007924:	9309      	str	r3, [sp, #36]	@ 0x24
 8007926:	2320      	movs	r3, #32
 8007928:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800792c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007930:	2330      	movs	r3, #48	@ 0x30
 8007932:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ad0 <_svfiprintf_r+0x1e4>
 8007936:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800793a:	f04f 0901 	mov.w	r9, #1
 800793e:	4623      	mov	r3, r4
 8007940:	469a      	mov	sl, r3
 8007942:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007946:	b10a      	cbz	r2, 800794c <_svfiprintf_r+0x60>
 8007948:	2a25      	cmp	r2, #37	@ 0x25
 800794a:	d1f9      	bne.n	8007940 <_svfiprintf_r+0x54>
 800794c:	ebba 0b04 	subs.w	fp, sl, r4
 8007950:	d00b      	beq.n	800796a <_svfiprintf_r+0x7e>
 8007952:	465b      	mov	r3, fp
 8007954:	4622      	mov	r2, r4
 8007956:	4629      	mov	r1, r5
 8007958:	4638      	mov	r0, r7
 800795a:	f7ff ff6b 	bl	8007834 <__ssputs_r>
 800795e:	3001      	adds	r0, #1
 8007960:	f000 80a7 	beq.w	8007ab2 <_svfiprintf_r+0x1c6>
 8007964:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007966:	445a      	add	r2, fp
 8007968:	9209      	str	r2, [sp, #36]	@ 0x24
 800796a:	f89a 3000 	ldrb.w	r3, [sl]
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 809f 	beq.w	8007ab2 <_svfiprintf_r+0x1c6>
 8007974:	2300      	movs	r3, #0
 8007976:	f04f 32ff 	mov.w	r2, #4294967295
 800797a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800797e:	f10a 0a01 	add.w	sl, sl, #1
 8007982:	9304      	str	r3, [sp, #16]
 8007984:	9307      	str	r3, [sp, #28]
 8007986:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800798a:	931a      	str	r3, [sp, #104]	@ 0x68
 800798c:	4654      	mov	r4, sl
 800798e:	2205      	movs	r2, #5
 8007990:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007994:	484e      	ldr	r0, [pc, #312]	@ (8007ad0 <_svfiprintf_r+0x1e4>)
 8007996:	f7f8 fc1b 	bl	80001d0 <memchr>
 800799a:	9a04      	ldr	r2, [sp, #16]
 800799c:	b9d8      	cbnz	r0, 80079d6 <_svfiprintf_r+0xea>
 800799e:	06d0      	lsls	r0, r2, #27
 80079a0:	bf44      	itt	mi
 80079a2:	2320      	movmi	r3, #32
 80079a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079a8:	0711      	lsls	r1, r2, #28
 80079aa:	bf44      	itt	mi
 80079ac:	232b      	movmi	r3, #43	@ 0x2b
 80079ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079b2:	f89a 3000 	ldrb.w	r3, [sl]
 80079b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80079b8:	d015      	beq.n	80079e6 <_svfiprintf_r+0xfa>
 80079ba:	9a07      	ldr	r2, [sp, #28]
 80079bc:	4654      	mov	r4, sl
 80079be:	2000      	movs	r0, #0
 80079c0:	f04f 0c0a 	mov.w	ip, #10
 80079c4:	4621      	mov	r1, r4
 80079c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079ca:	3b30      	subs	r3, #48	@ 0x30
 80079cc:	2b09      	cmp	r3, #9
 80079ce:	d94b      	bls.n	8007a68 <_svfiprintf_r+0x17c>
 80079d0:	b1b0      	cbz	r0, 8007a00 <_svfiprintf_r+0x114>
 80079d2:	9207      	str	r2, [sp, #28]
 80079d4:	e014      	b.n	8007a00 <_svfiprintf_r+0x114>
 80079d6:	eba0 0308 	sub.w	r3, r0, r8
 80079da:	fa09 f303 	lsl.w	r3, r9, r3
 80079de:	4313      	orrs	r3, r2
 80079e0:	9304      	str	r3, [sp, #16]
 80079e2:	46a2      	mov	sl, r4
 80079e4:	e7d2      	b.n	800798c <_svfiprintf_r+0xa0>
 80079e6:	9b03      	ldr	r3, [sp, #12]
 80079e8:	1d19      	adds	r1, r3, #4
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	9103      	str	r1, [sp, #12]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	bfbb      	ittet	lt
 80079f2:	425b      	neglt	r3, r3
 80079f4:	f042 0202 	orrlt.w	r2, r2, #2
 80079f8:	9307      	strge	r3, [sp, #28]
 80079fa:	9307      	strlt	r3, [sp, #28]
 80079fc:	bfb8      	it	lt
 80079fe:	9204      	strlt	r2, [sp, #16]
 8007a00:	7823      	ldrb	r3, [r4, #0]
 8007a02:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a04:	d10a      	bne.n	8007a1c <_svfiprintf_r+0x130>
 8007a06:	7863      	ldrb	r3, [r4, #1]
 8007a08:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a0a:	d132      	bne.n	8007a72 <_svfiprintf_r+0x186>
 8007a0c:	9b03      	ldr	r3, [sp, #12]
 8007a0e:	1d1a      	adds	r2, r3, #4
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	9203      	str	r2, [sp, #12]
 8007a14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a18:	3402      	adds	r4, #2
 8007a1a:	9305      	str	r3, [sp, #20]
 8007a1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ae0 <_svfiprintf_r+0x1f4>
 8007a20:	7821      	ldrb	r1, [r4, #0]
 8007a22:	2203      	movs	r2, #3
 8007a24:	4650      	mov	r0, sl
 8007a26:	f7f8 fbd3 	bl	80001d0 <memchr>
 8007a2a:	b138      	cbz	r0, 8007a3c <_svfiprintf_r+0x150>
 8007a2c:	9b04      	ldr	r3, [sp, #16]
 8007a2e:	eba0 000a 	sub.w	r0, r0, sl
 8007a32:	2240      	movs	r2, #64	@ 0x40
 8007a34:	4082      	lsls	r2, r0
 8007a36:	4313      	orrs	r3, r2
 8007a38:	3401      	adds	r4, #1
 8007a3a:	9304      	str	r3, [sp, #16]
 8007a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a40:	4824      	ldr	r0, [pc, #144]	@ (8007ad4 <_svfiprintf_r+0x1e8>)
 8007a42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a46:	2206      	movs	r2, #6
 8007a48:	f7f8 fbc2 	bl	80001d0 <memchr>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d036      	beq.n	8007abe <_svfiprintf_r+0x1d2>
 8007a50:	4b21      	ldr	r3, [pc, #132]	@ (8007ad8 <_svfiprintf_r+0x1ec>)
 8007a52:	bb1b      	cbnz	r3, 8007a9c <_svfiprintf_r+0x1b0>
 8007a54:	9b03      	ldr	r3, [sp, #12]
 8007a56:	3307      	adds	r3, #7
 8007a58:	f023 0307 	bic.w	r3, r3, #7
 8007a5c:	3308      	adds	r3, #8
 8007a5e:	9303      	str	r3, [sp, #12]
 8007a60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a62:	4433      	add	r3, r6
 8007a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a66:	e76a      	b.n	800793e <_svfiprintf_r+0x52>
 8007a68:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	2001      	movs	r0, #1
 8007a70:	e7a8      	b.n	80079c4 <_svfiprintf_r+0xd8>
 8007a72:	2300      	movs	r3, #0
 8007a74:	3401      	adds	r4, #1
 8007a76:	9305      	str	r3, [sp, #20]
 8007a78:	4619      	mov	r1, r3
 8007a7a:	f04f 0c0a 	mov.w	ip, #10
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a84:	3a30      	subs	r2, #48	@ 0x30
 8007a86:	2a09      	cmp	r2, #9
 8007a88:	d903      	bls.n	8007a92 <_svfiprintf_r+0x1a6>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d0c6      	beq.n	8007a1c <_svfiprintf_r+0x130>
 8007a8e:	9105      	str	r1, [sp, #20]
 8007a90:	e7c4      	b.n	8007a1c <_svfiprintf_r+0x130>
 8007a92:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a96:	4604      	mov	r4, r0
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e7f0      	b.n	8007a7e <_svfiprintf_r+0x192>
 8007a9c:	ab03      	add	r3, sp, #12
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	462a      	mov	r2, r5
 8007aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8007adc <_svfiprintf_r+0x1f0>)
 8007aa4:	a904      	add	r1, sp, #16
 8007aa6:	4638      	mov	r0, r7
 8007aa8:	f7fd fe86 	bl	80057b8 <_printf_float>
 8007aac:	1c42      	adds	r2, r0, #1
 8007aae:	4606      	mov	r6, r0
 8007ab0:	d1d6      	bne.n	8007a60 <_svfiprintf_r+0x174>
 8007ab2:	89ab      	ldrh	r3, [r5, #12]
 8007ab4:	065b      	lsls	r3, r3, #25
 8007ab6:	f53f af2d 	bmi.w	8007914 <_svfiprintf_r+0x28>
 8007aba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007abc:	e72c      	b.n	8007918 <_svfiprintf_r+0x2c>
 8007abe:	ab03      	add	r3, sp, #12
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	462a      	mov	r2, r5
 8007ac4:	4b05      	ldr	r3, [pc, #20]	@ (8007adc <_svfiprintf_r+0x1f0>)
 8007ac6:	a904      	add	r1, sp, #16
 8007ac8:	4638      	mov	r0, r7
 8007aca:	f7fe f90d 	bl	8005ce8 <_printf_i>
 8007ace:	e7ed      	b.n	8007aac <_svfiprintf_r+0x1c0>
 8007ad0:	080084ea 	.word	0x080084ea
 8007ad4:	080084f4 	.word	0x080084f4
 8007ad8:	080057b9 	.word	0x080057b9
 8007adc:	08007835 	.word	0x08007835
 8007ae0:	080084f0 	.word	0x080084f0

08007ae4 <__sflush_r>:
 8007ae4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aec:	0716      	lsls	r6, r2, #28
 8007aee:	4605      	mov	r5, r0
 8007af0:	460c      	mov	r4, r1
 8007af2:	d454      	bmi.n	8007b9e <__sflush_r+0xba>
 8007af4:	684b      	ldr	r3, [r1, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	dc02      	bgt.n	8007b00 <__sflush_r+0x1c>
 8007afa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd48      	ble.n	8007b92 <__sflush_r+0xae>
 8007b00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b02:	2e00      	cmp	r6, #0
 8007b04:	d045      	beq.n	8007b92 <__sflush_r+0xae>
 8007b06:	2300      	movs	r3, #0
 8007b08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b0c:	682f      	ldr	r7, [r5, #0]
 8007b0e:	6a21      	ldr	r1, [r4, #32]
 8007b10:	602b      	str	r3, [r5, #0]
 8007b12:	d030      	beq.n	8007b76 <__sflush_r+0x92>
 8007b14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b16:	89a3      	ldrh	r3, [r4, #12]
 8007b18:	0759      	lsls	r1, r3, #29
 8007b1a:	d505      	bpl.n	8007b28 <__sflush_r+0x44>
 8007b1c:	6863      	ldr	r3, [r4, #4]
 8007b1e:	1ad2      	subs	r2, r2, r3
 8007b20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b22:	b10b      	cbz	r3, 8007b28 <__sflush_r+0x44>
 8007b24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b26:	1ad2      	subs	r2, r2, r3
 8007b28:	2300      	movs	r3, #0
 8007b2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b2c:	6a21      	ldr	r1, [r4, #32]
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b0      	blx	r6
 8007b32:	1c43      	adds	r3, r0, #1
 8007b34:	89a3      	ldrh	r3, [r4, #12]
 8007b36:	d106      	bne.n	8007b46 <__sflush_r+0x62>
 8007b38:	6829      	ldr	r1, [r5, #0]
 8007b3a:	291d      	cmp	r1, #29
 8007b3c:	d82b      	bhi.n	8007b96 <__sflush_r+0xb2>
 8007b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8007be8 <__sflush_r+0x104>)
 8007b40:	40ca      	lsrs	r2, r1
 8007b42:	07d6      	lsls	r6, r2, #31
 8007b44:	d527      	bpl.n	8007b96 <__sflush_r+0xb2>
 8007b46:	2200      	movs	r2, #0
 8007b48:	6062      	str	r2, [r4, #4]
 8007b4a:	04d9      	lsls	r1, r3, #19
 8007b4c:	6922      	ldr	r2, [r4, #16]
 8007b4e:	6022      	str	r2, [r4, #0]
 8007b50:	d504      	bpl.n	8007b5c <__sflush_r+0x78>
 8007b52:	1c42      	adds	r2, r0, #1
 8007b54:	d101      	bne.n	8007b5a <__sflush_r+0x76>
 8007b56:	682b      	ldr	r3, [r5, #0]
 8007b58:	b903      	cbnz	r3, 8007b5c <__sflush_r+0x78>
 8007b5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b5e:	602f      	str	r7, [r5, #0]
 8007b60:	b1b9      	cbz	r1, 8007b92 <__sflush_r+0xae>
 8007b62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b66:	4299      	cmp	r1, r3
 8007b68:	d002      	beq.n	8007b70 <__sflush_r+0x8c>
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	f7ff f9e8 	bl	8006f40 <_free_r>
 8007b70:	2300      	movs	r3, #0
 8007b72:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b74:	e00d      	b.n	8007b92 <__sflush_r+0xae>
 8007b76:	2301      	movs	r3, #1
 8007b78:	4628      	mov	r0, r5
 8007b7a:	47b0      	blx	r6
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	1c50      	adds	r0, r2, #1
 8007b80:	d1c9      	bne.n	8007b16 <__sflush_r+0x32>
 8007b82:	682b      	ldr	r3, [r5, #0]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d0c6      	beq.n	8007b16 <__sflush_r+0x32>
 8007b88:	2b1d      	cmp	r3, #29
 8007b8a:	d001      	beq.n	8007b90 <__sflush_r+0xac>
 8007b8c:	2b16      	cmp	r3, #22
 8007b8e:	d11e      	bne.n	8007bce <__sflush_r+0xea>
 8007b90:	602f      	str	r7, [r5, #0]
 8007b92:	2000      	movs	r0, #0
 8007b94:	e022      	b.n	8007bdc <__sflush_r+0xf8>
 8007b96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b9a:	b21b      	sxth	r3, r3
 8007b9c:	e01b      	b.n	8007bd6 <__sflush_r+0xf2>
 8007b9e:	690f      	ldr	r7, [r1, #16]
 8007ba0:	2f00      	cmp	r7, #0
 8007ba2:	d0f6      	beq.n	8007b92 <__sflush_r+0xae>
 8007ba4:	0793      	lsls	r3, r2, #30
 8007ba6:	680e      	ldr	r6, [r1, #0]
 8007ba8:	bf08      	it	eq
 8007baa:	694b      	ldreq	r3, [r1, #20]
 8007bac:	600f      	str	r7, [r1, #0]
 8007bae:	bf18      	it	ne
 8007bb0:	2300      	movne	r3, #0
 8007bb2:	eba6 0807 	sub.w	r8, r6, r7
 8007bb6:	608b      	str	r3, [r1, #8]
 8007bb8:	f1b8 0f00 	cmp.w	r8, #0
 8007bbc:	dde9      	ble.n	8007b92 <__sflush_r+0xae>
 8007bbe:	6a21      	ldr	r1, [r4, #32]
 8007bc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bc2:	4643      	mov	r3, r8
 8007bc4:	463a      	mov	r2, r7
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b0      	blx	r6
 8007bca:	2800      	cmp	r0, #0
 8007bcc:	dc08      	bgt.n	8007be0 <__sflush_r+0xfc>
 8007bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bd6:	81a3      	strh	r3, [r4, #12]
 8007bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007be0:	4407      	add	r7, r0
 8007be2:	eba8 0800 	sub.w	r8, r8, r0
 8007be6:	e7e7      	b.n	8007bb8 <__sflush_r+0xd4>
 8007be8:	20400001 	.word	0x20400001

08007bec <_fflush_r>:
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	690b      	ldr	r3, [r1, #16]
 8007bf0:	4605      	mov	r5, r0
 8007bf2:	460c      	mov	r4, r1
 8007bf4:	b913      	cbnz	r3, 8007bfc <_fflush_r+0x10>
 8007bf6:	2500      	movs	r5, #0
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	b118      	cbz	r0, 8007c06 <_fflush_r+0x1a>
 8007bfe:	6a03      	ldr	r3, [r0, #32]
 8007c00:	b90b      	cbnz	r3, 8007c06 <_fflush_r+0x1a>
 8007c02:	f7fe fa1b 	bl	800603c <__sinit>
 8007c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0f3      	beq.n	8007bf6 <_fflush_r+0xa>
 8007c0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c10:	07d0      	lsls	r0, r2, #31
 8007c12:	d404      	bmi.n	8007c1e <_fflush_r+0x32>
 8007c14:	0599      	lsls	r1, r3, #22
 8007c16:	d402      	bmi.n	8007c1e <_fflush_r+0x32>
 8007c18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c1a:	f7fe fb28 	bl	800626e <__retarget_lock_acquire_recursive>
 8007c1e:	4628      	mov	r0, r5
 8007c20:	4621      	mov	r1, r4
 8007c22:	f7ff ff5f 	bl	8007ae4 <__sflush_r>
 8007c26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c28:	07da      	lsls	r2, r3, #31
 8007c2a:	4605      	mov	r5, r0
 8007c2c:	d4e4      	bmi.n	8007bf8 <_fflush_r+0xc>
 8007c2e:	89a3      	ldrh	r3, [r4, #12]
 8007c30:	059b      	lsls	r3, r3, #22
 8007c32:	d4e1      	bmi.n	8007bf8 <_fflush_r+0xc>
 8007c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c36:	f7fe fb1b 	bl	8006270 <__retarget_lock_release_recursive>
 8007c3a:	e7dd      	b.n	8007bf8 <_fflush_r+0xc>

08007c3c <memmove>:
 8007c3c:	4288      	cmp	r0, r1
 8007c3e:	b510      	push	{r4, lr}
 8007c40:	eb01 0402 	add.w	r4, r1, r2
 8007c44:	d902      	bls.n	8007c4c <memmove+0x10>
 8007c46:	4284      	cmp	r4, r0
 8007c48:	4623      	mov	r3, r4
 8007c4a:	d807      	bhi.n	8007c5c <memmove+0x20>
 8007c4c:	1e43      	subs	r3, r0, #1
 8007c4e:	42a1      	cmp	r1, r4
 8007c50:	d008      	beq.n	8007c64 <memmove+0x28>
 8007c52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c5a:	e7f8      	b.n	8007c4e <memmove+0x12>
 8007c5c:	4402      	add	r2, r0
 8007c5e:	4601      	mov	r1, r0
 8007c60:	428a      	cmp	r2, r1
 8007c62:	d100      	bne.n	8007c66 <memmove+0x2a>
 8007c64:	bd10      	pop	{r4, pc}
 8007c66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c6e:	e7f7      	b.n	8007c60 <memmove+0x24>

08007c70 <_sbrk_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4d06      	ldr	r5, [pc, #24]	@ (8007c8c <_sbrk_r+0x1c>)
 8007c74:	2300      	movs	r3, #0
 8007c76:	4604      	mov	r4, r0
 8007c78:	4608      	mov	r0, r1
 8007c7a:	602b      	str	r3, [r5, #0]
 8007c7c:	f7f9 ff7c 	bl	8001b78 <_sbrk>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d102      	bne.n	8007c8a <_sbrk_r+0x1a>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b103      	cbz	r3, 8007c8a <_sbrk_r+0x1a>
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	20000560 	.word	0x20000560

08007c90 <__assert_func>:
 8007c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c92:	4614      	mov	r4, r2
 8007c94:	461a      	mov	r2, r3
 8007c96:	4b09      	ldr	r3, [pc, #36]	@ (8007cbc <__assert_func+0x2c>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	68d8      	ldr	r0, [r3, #12]
 8007c9e:	b14c      	cbz	r4, 8007cb4 <__assert_func+0x24>
 8007ca0:	4b07      	ldr	r3, [pc, #28]	@ (8007cc0 <__assert_func+0x30>)
 8007ca2:	9100      	str	r1, [sp, #0]
 8007ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ca8:	4906      	ldr	r1, [pc, #24]	@ (8007cc4 <__assert_func+0x34>)
 8007caa:	462b      	mov	r3, r5
 8007cac:	f000 f870 	bl	8007d90 <fiprintf>
 8007cb0:	f000 f880 	bl	8007db4 <abort>
 8007cb4:	4b04      	ldr	r3, [pc, #16]	@ (8007cc8 <__assert_func+0x38>)
 8007cb6:	461c      	mov	r4, r3
 8007cb8:	e7f3      	b.n	8007ca2 <__assert_func+0x12>
 8007cba:	bf00      	nop
 8007cbc:	2000001c 	.word	0x2000001c
 8007cc0:	08008505 	.word	0x08008505
 8007cc4:	08008512 	.word	0x08008512
 8007cc8:	08008540 	.word	0x08008540

08007ccc <_calloc_r>:
 8007ccc:	b570      	push	{r4, r5, r6, lr}
 8007cce:	fba1 5402 	umull	r5, r4, r1, r2
 8007cd2:	b934      	cbnz	r4, 8007ce2 <_calloc_r+0x16>
 8007cd4:	4629      	mov	r1, r5
 8007cd6:	f7ff f9a7 	bl	8007028 <_malloc_r>
 8007cda:	4606      	mov	r6, r0
 8007cdc:	b928      	cbnz	r0, 8007cea <_calloc_r+0x1e>
 8007cde:	4630      	mov	r0, r6
 8007ce0:	bd70      	pop	{r4, r5, r6, pc}
 8007ce2:	220c      	movs	r2, #12
 8007ce4:	6002      	str	r2, [r0, #0]
 8007ce6:	2600      	movs	r6, #0
 8007ce8:	e7f9      	b.n	8007cde <_calloc_r+0x12>
 8007cea:	462a      	mov	r2, r5
 8007cec:	4621      	mov	r1, r4
 8007cee:	f7fe fa40 	bl	8006172 <memset>
 8007cf2:	e7f4      	b.n	8007cde <_calloc_r+0x12>

08007cf4 <__ascii_mbtowc>:
 8007cf4:	b082      	sub	sp, #8
 8007cf6:	b901      	cbnz	r1, 8007cfa <__ascii_mbtowc+0x6>
 8007cf8:	a901      	add	r1, sp, #4
 8007cfa:	b142      	cbz	r2, 8007d0e <__ascii_mbtowc+0x1a>
 8007cfc:	b14b      	cbz	r3, 8007d12 <__ascii_mbtowc+0x1e>
 8007cfe:	7813      	ldrb	r3, [r2, #0]
 8007d00:	600b      	str	r3, [r1, #0]
 8007d02:	7812      	ldrb	r2, [r2, #0]
 8007d04:	1e10      	subs	r0, r2, #0
 8007d06:	bf18      	it	ne
 8007d08:	2001      	movne	r0, #1
 8007d0a:	b002      	add	sp, #8
 8007d0c:	4770      	bx	lr
 8007d0e:	4610      	mov	r0, r2
 8007d10:	e7fb      	b.n	8007d0a <__ascii_mbtowc+0x16>
 8007d12:	f06f 0001 	mvn.w	r0, #1
 8007d16:	e7f8      	b.n	8007d0a <__ascii_mbtowc+0x16>

08007d18 <_realloc_r>:
 8007d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1c:	4607      	mov	r7, r0
 8007d1e:	4614      	mov	r4, r2
 8007d20:	460d      	mov	r5, r1
 8007d22:	b921      	cbnz	r1, 8007d2e <_realloc_r+0x16>
 8007d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d28:	4611      	mov	r1, r2
 8007d2a:	f7ff b97d 	b.w	8007028 <_malloc_r>
 8007d2e:	b92a      	cbnz	r2, 8007d3c <_realloc_r+0x24>
 8007d30:	f7ff f906 	bl	8006f40 <_free_r>
 8007d34:	4625      	mov	r5, r4
 8007d36:	4628      	mov	r0, r5
 8007d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d3c:	f000 f841 	bl	8007dc2 <_malloc_usable_size_r>
 8007d40:	4284      	cmp	r4, r0
 8007d42:	4606      	mov	r6, r0
 8007d44:	d802      	bhi.n	8007d4c <_realloc_r+0x34>
 8007d46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d4a:	d8f4      	bhi.n	8007d36 <_realloc_r+0x1e>
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	4638      	mov	r0, r7
 8007d50:	f7ff f96a 	bl	8007028 <_malloc_r>
 8007d54:	4680      	mov	r8, r0
 8007d56:	b908      	cbnz	r0, 8007d5c <_realloc_r+0x44>
 8007d58:	4645      	mov	r5, r8
 8007d5a:	e7ec      	b.n	8007d36 <_realloc_r+0x1e>
 8007d5c:	42b4      	cmp	r4, r6
 8007d5e:	4622      	mov	r2, r4
 8007d60:	4629      	mov	r1, r5
 8007d62:	bf28      	it	cs
 8007d64:	4632      	movcs	r2, r6
 8007d66:	f7fe fa84 	bl	8006272 <memcpy>
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	f7ff f8e7 	bl	8006f40 <_free_r>
 8007d72:	e7f1      	b.n	8007d58 <_realloc_r+0x40>

08007d74 <__ascii_wctomb>:
 8007d74:	4603      	mov	r3, r0
 8007d76:	4608      	mov	r0, r1
 8007d78:	b141      	cbz	r1, 8007d8c <__ascii_wctomb+0x18>
 8007d7a:	2aff      	cmp	r2, #255	@ 0xff
 8007d7c:	d904      	bls.n	8007d88 <__ascii_wctomb+0x14>
 8007d7e:	228a      	movs	r2, #138	@ 0x8a
 8007d80:	601a      	str	r2, [r3, #0]
 8007d82:	f04f 30ff 	mov.w	r0, #4294967295
 8007d86:	4770      	bx	lr
 8007d88:	700a      	strb	r2, [r1, #0]
 8007d8a:	2001      	movs	r0, #1
 8007d8c:	4770      	bx	lr
	...

08007d90 <fiprintf>:
 8007d90:	b40e      	push	{r1, r2, r3}
 8007d92:	b503      	push	{r0, r1, lr}
 8007d94:	4601      	mov	r1, r0
 8007d96:	ab03      	add	r3, sp, #12
 8007d98:	4805      	ldr	r0, [pc, #20]	@ (8007db0 <fiprintf+0x20>)
 8007d9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d9e:	6800      	ldr	r0, [r0, #0]
 8007da0:	9301      	str	r3, [sp, #4]
 8007da2:	f000 f83f 	bl	8007e24 <_vfiprintf_r>
 8007da6:	b002      	add	sp, #8
 8007da8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007dac:	b003      	add	sp, #12
 8007dae:	4770      	bx	lr
 8007db0:	2000001c 	.word	0x2000001c

08007db4 <abort>:
 8007db4:	b508      	push	{r3, lr}
 8007db6:	2006      	movs	r0, #6
 8007db8:	f000 fa08 	bl	80081cc <raise>
 8007dbc:	2001      	movs	r0, #1
 8007dbe:	f7f9 fe63 	bl	8001a88 <_exit>

08007dc2 <_malloc_usable_size_r>:
 8007dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dc6:	1f18      	subs	r0, r3, #4
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bfbc      	itt	lt
 8007dcc:	580b      	ldrlt	r3, [r1, r0]
 8007dce:	18c0      	addlt	r0, r0, r3
 8007dd0:	4770      	bx	lr

08007dd2 <__sfputc_r>:
 8007dd2:	6893      	ldr	r3, [r2, #8]
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	b410      	push	{r4}
 8007dda:	6093      	str	r3, [r2, #8]
 8007ddc:	da08      	bge.n	8007df0 <__sfputc_r+0x1e>
 8007dde:	6994      	ldr	r4, [r2, #24]
 8007de0:	42a3      	cmp	r3, r4
 8007de2:	db01      	blt.n	8007de8 <__sfputc_r+0x16>
 8007de4:	290a      	cmp	r1, #10
 8007de6:	d103      	bne.n	8007df0 <__sfputc_r+0x1e>
 8007de8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dec:	f000 b932 	b.w	8008054 <__swbuf_r>
 8007df0:	6813      	ldr	r3, [r2, #0]
 8007df2:	1c58      	adds	r0, r3, #1
 8007df4:	6010      	str	r0, [r2, #0]
 8007df6:	7019      	strb	r1, [r3, #0]
 8007df8:	4608      	mov	r0, r1
 8007dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <__sfputs_r>:
 8007e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e02:	4606      	mov	r6, r0
 8007e04:	460f      	mov	r7, r1
 8007e06:	4614      	mov	r4, r2
 8007e08:	18d5      	adds	r5, r2, r3
 8007e0a:	42ac      	cmp	r4, r5
 8007e0c:	d101      	bne.n	8007e12 <__sfputs_r+0x12>
 8007e0e:	2000      	movs	r0, #0
 8007e10:	e007      	b.n	8007e22 <__sfputs_r+0x22>
 8007e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e16:	463a      	mov	r2, r7
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f7ff ffda 	bl	8007dd2 <__sfputc_r>
 8007e1e:	1c43      	adds	r3, r0, #1
 8007e20:	d1f3      	bne.n	8007e0a <__sfputs_r+0xa>
 8007e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e24 <_vfiprintf_r>:
 8007e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e28:	460d      	mov	r5, r1
 8007e2a:	b09d      	sub	sp, #116	@ 0x74
 8007e2c:	4614      	mov	r4, r2
 8007e2e:	4698      	mov	r8, r3
 8007e30:	4606      	mov	r6, r0
 8007e32:	b118      	cbz	r0, 8007e3c <_vfiprintf_r+0x18>
 8007e34:	6a03      	ldr	r3, [r0, #32]
 8007e36:	b90b      	cbnz	r3, 8007e3c <_vfiprintf_r+0x18>
 8007e38:	f7fe f900 	bl	800603c <__sinit>
 8007e3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e3e:	07d9      	lsls	r1, r3, #31
 8007e40:	d405      	bmi.n	8007e4e <_vfiprintf_r+0x2a>
 8007e42:	89ab      	ldrh	r3, [r5, #12]
 8007e44:	059a      	lsls	r2, r3, #22
 8007e46:	d402      	bmi.n	8007e4e <_vfiprintf_r+0x2a>
 8007e48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e4a:	f7fe fa10 	bl	800626e <__retarget_lock_acquire_recursive>
 8007e4e:	89ab      	ldrh	r3, [r5, #12]
 8007e50:	071b      	lsls	r3, r3, #28
 8007e52:	d501      	bpl.n	8007e58 <_vfiprintf_r+0x34>
 8007e54:	692b      	ldr	r3, [r5, #16]
 8007e56:	b99b      	cbnz	r3, 8007e80 <_vfiprintf_r+0x5c>
 8007e58:	4629      	mov	r1, r5
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	f000 f938 	bl	80080d0 <__swsetup_r>
 8007e60:	b170      	cbz	r0, 8007e80 <_vfiprintf_r+0x5c>
 8007e62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e64:	07dc      	lsls	r4, r3, #31
 8007e66:	d504      	bpl.n	8007e72 <_vfiprintf_r+0x4e>
 8007e68:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6c:	b01d      	add	sp, #116	@ 0x74
 8007e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	0598      	lsls	r0, r3, #22
 8007e76:	d4f7      	bmi.n	8007e68 <_vfiprintf_r+0x44>
 8007e78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e7a:	f7fe f9f9 	bl	8006270 <__retarget_lock_release_recursive>
 8007e7e:	e7f3      	b.n	8007e68 <_vfiprintf_r+0x44>
 8007e80:	2300      	movs	r3, #0
 8007e82:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e84:	2320      	movs	r3, #32
 8007e86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e8e:	2330      	movs	r3, #48	@ 0x30
 8007e90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008040 <_vfiprintf_r+0x21c>
 8007e94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e98:	f04f 0901 	mov.w	r9, #1
 8007e9c:	4623      	mov	r3, r4
 8007e9e:	469a      	mov	sl, r3
 8007ea0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ea4:	b10a      	cbz	r2, 8007eaa <_vfiprintf_r+0x86>
 8007ea6:	2a25      	cmp	r2, #37	@ 0x25
 8007ea8:	d1f9      	bne.n	8007e9e <_vfiprintf_r+0x7a>
 8007eaa:	ebba 0b04 	subs.w	fp, sl, r4
 8007eae:	d00b      	beq.n	8007ec8 <_vfiprintf_r+0xa4>
 8007eb0:	465b      	mov	r3, fp
 8007eb2:	4622      	mov	r2, r4
 8007eb4:	4629      	mov	r1, r5
 8007eb6:	4630      	mov	r0, r6
 8007eb8:	f7ff ffa2 	bl	8007e00 <__sfputs_r>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	f000 80a7 	beq.w	8008010 <_vfiprintf_r+0x1ec>
 8007ec2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ec4:	445a      	add	r2, fp
 8007ec6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ec8:	f89a 3000 	ldrb.w	r3, [sl]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 809f 	beq.w	8008010 <_vfiprintf_r+0x1ec>
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007edc:	f10a 0a01 	add.w	sl, sl, #1
 8007ee0:	9304      	str	r3, [sp, #16]
 8007ee2:	9307      	str	r3, [sp, #28]
 8007ee4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ee8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eea:	4654      	mov	r4, sl
 8007eec:	2205      	movs	r2, #5
 8007eee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef2:	4853      	ldr	r0, [pc, #332]	@ (8008040 <_vfiprintf_r+0x21c>)
 8007ef4:	f7f8 f96c 	bl	80001d0 <memchr>
 8007ef8:	9a04      	ldr	r2, [sp, #16]
 8007efa:	b9d8      	cbnz	r0, 8007f34 <_vfiprintf_r+0x110>
 8007efc:	06d1      	lsls	r1, r2, #27
 8007efe:	bf44      	itt	mi
 8007f00:	2320      	movmi	r3, #32
 8007f02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f06:	0713      	lsls	r3, r2, #28
 8007f08:	bf44      	itt	mi
 8007f0a:	232b      	movmi	r3, #43	@ 0x2b
 8007f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f10:	f89a 3000 	ldrb.w	r3, [sl]
 8007f14:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f16:	d015      	beq.n	8007f44 <_vfiprintf_r+0x120>
 8007f18:	9a07      	ldr	r2, [sp, #28]
 8007f1a:	4654      	mov	r4, sl
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	f04f 0c0a 	mov.w	ip, #10
 8007f22:	4621      	mov	r1, r4
 8007f24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f28:	3b30      	subs	r3, #48	@ 0x30
 8007f2a:	2b09      	cmp	r3, #9
 8007f2c:	d94b      	bls.n	8007fc6 <_vfiprintf_r+0x1a2>
 8007f2e:	b1b0      	cbz	r0, 8007f5e <_vfiprintf_r+0x13a>
 8007f30:	9207      	str	r2, [sp, #28]
 8007f32:	e014      	b.n	8007f5e <_vfiprintf_r+0x13a>
 8007f34:	eba0 0308 	sub.w	r3, r0, r8
 8007f38:	fa09 f303 	lsl.w	r3, r9, r3
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	9304      	str	r3, [sp, #16]
 8007f40:	46a2      	mov	sl, r4
 8007f42:	e7d2      	b.n	8007eea <_vfiprintf_r+0xc6>
 8007f44:	9b03      	ldr	r3, [sp, #12]
 8007f46:	1d19      	adds	r1, r3, #4
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	9103      	str	r1, [sp, #12]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	bfbb      	ittet	lt
 8007f50:	425b      	neglt	r3, r3
 8007f52:	f042 0202 	orrlt.w	r2, r2, #2
 8007f56:	9307      	strge	r3, [sp, #28]
 8007f58:	9307      	strlt	r3, [sp, #28]
 8007f5a:	bfb8      	it	lt
 8007f5c:	9204      	strlt	r2, [sp, #16]
 8007f5e:	7823      	ldrb	r3, [r4, #0]
 8007f60:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f62:	d10a      	bne.n	8007f7a <_vfiprintf_r+0x156>
 8007f64:	7863      	ldrb	r3, [r4, #1]
 8007f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f68:	d132      	bne.n	8007fd0 <_vfiprintf_r+0x1ac>
 8007f6a:	9b03      	ldr	r3, [sp, #12]
 8007f6c:	1d1a      	adds	r2, r3, #4
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	9203      	str	r2, [sp, #12]
 8007f72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f76:	3402      	adds	r4, #2
 8007f78:	9305      	str	r3, [sp, #20]
 8007f7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008050 <_vfiprintf_r+0x22c>
 8007f7e:	7821      	ldrb	r1, [r4, #0]
 8007f80:	2203      	movs	r2, #3
 8007f82:	4650      	mov	r0, sl
 8007f84:	f7f8 f924 	bl	80001d0 <memchr>
 8007f88:	b138      	cbz	r0, 8007f9a <_vfiprintf_r+0x176>
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	eba0 000a 	sub.w	r0, r0, sl
 8007f90:	2240      	movs	r2, #64	@ 0x40
 8007f92:	4082      	lsls	r2, r0
 8007f94:	4313      	orrs	r3, r2
 8007f96:	3401      	adds	r4, #1
 8007f98:	9304      	str	r3, [sp, #16]
 8007f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f9e:	4829      	ldr	r0, [pc, #164]	@ (8008044 <_vfiprintf_r+0x220>)
 8007fa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fa4:	2206      	movs	r2, #6
 8007fa6:	f7f8 f913 	bl	80001d0 <memchr>
 8007faa:	2800      	cmp	r0, #0
 8007fac:	d03f      	beq.n	800802e <_vfiprintf_r+0x20a>
 8007fae:	4b26      	ldr	r3, [pc, #152]	@ (8008048 <_vfiprintf_r+0x224>)
 8007fb0:	bb1b      	cbnz	r3, 8007ffa <_vfiprintf_r+0x1d6>
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	3307      	adds	r3, #7
 8007fb6:	f023 0307 	bic.w	r3, r3, #7
 8007fba:	3308      	adds	r3, #8
 8007fbc:	9303      	str	r3, [sp, #12]
 8007fbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc0:	443b      	add	r3, r7
 8007fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fc4:	e76a      	b.n	8007e9c <_vfiprintf_r+0x78>
 8007fc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fca:	460c      	mov	r4, r1
 8007fcc:	2001      	movs	r0, #1
 8007fce:	e7a8      	b.n	8007f22 <_vfiprintf_r+0xfe>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	3401      	adds	r4, #1
 8007fd4:	9305      	str	r3, [sp, #20]
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	f04f 0c0a 	mov.w	ip, #10
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fe2:	3a30      	subs	r2, #48	@ 0x30
 8007fe4:	2a09      	cmp	r2, #9
 8007fe6:	d903      	bls.n	8007ff0 <_vfiprintf_r+0x1cc>
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0c6      	beq.n	8007f7a <_vfiprintf_r+0x156>
 8007fec:	9105      	str	r1, [sp, #20]
 8007fee:	e7c4      	b.n	8007f7a <_vfiprintf_r+0x156>
 8007ff0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ff4:	4604      	mov	r4, r0
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e7f0      	b.n	8007fdc <_vfiprintf_r+0x1b8>
 8007ffa:	ab03      	add	r3, sp, #12
 8007ffc:	9300      	str	r3, [sp, #0]
 8007ffe:	462a      	mov	r2, r5
 8008000:	4b12      	ldr	r3, [pc, #72]	@ (800804c <_vfiprintf_r+0x228>)
 8008002:	a904      	add	r1, sp, #16
 8008004:	4630      	mov	r0, r6
 8008006:	f7fd fbd7 	bl	80057b8 <_printf_float>
 800800a:	4607      	mov	r7, r0
 800800c:	1c78      	adds	r0, r7, #1
 800800e:	d1d6      	bne.n	8007fbe <_vfiprintf_r+0x19a>
 8008010:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008012:	07d9      	lsls	r1, r3, #31
 8008014:	d405      	bmi.n	8008022 <_vfiprintf_r+0x1fe>
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	059a      	lsls	r2, r3, #22
 800801a:	d402      	bmi.n	8008022 <_vfiprintf_r+0x1fe>
 800801c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800801e:	f7fe f927 	bl	8006270 <__retarget_lock_release_recursive>
 8008022:	89ab      	ldrh	r3, [r5, #12]
 8008024:	065b      	lsls	r3, r3, #25
 8008026:	f53f af1f 	bmi.w	8007e68 <_vfiprintf_r+0x44>
 800802a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800802c:	e71e      	b.n	8007e6c <_vfiprintf_r+0x48>
 800802e:	ab03      	add	r3, sp, #12
 8008030:	9300      	str	r3, [sp, #0]
 8008032:	462a      	mov	r2, r5
 8008034:	4b05      	ldr	r3, [pc, #20]	@ (800804c <_vfiprintf_r+0x228>)
 8008036:	a904      	add	r1, sp, #16
 8008038:	4630      	mov	r0, r6
 800803a:	f7fd fe55 	bl	8005ce8 <_printf_i>
 800803e:	e7e4      	b.n	800800a <_vfiprintf_r+0x1e6>
 8008040:	080084ea 	.word	0x080084ea
 8008044:	080084f4 	.word	0x080084f4
 8008048:	080057b9 	.word	0x080057b9
 800804c:	08007e01 	.word	0x08007e01
 8008050:	080084f0 	.word	0x080084f0

08008054 <__swbuf_r>:
 8008054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008056:	460e      	mov	r6, r1
 8008058:	4614      	mov	r4, r2
 800805a:	4605      	mov	r5, r0
 800805c:	b118      	cbz	r0, 8008066 <__swbuf_r+0x12>
 800805e:	6a03      	ldr	r3, [r0, #32]
 8008060:	b90b      	cbnz	r3, 8008066 <__swbuf_r+0x12>
 8008062:	f7fd ffeb 	bl	800603c <__sinit>
 8008066:	69a3      	ldr	r3, [r4, #24]
 8008068:	60a3      	str	r3, [r4, #8]
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	071a      	lsls	r2, r3, #28
 800806e:	d501      	bpl.n	8008074 <__swbuf_r+0x20>
 8008070:	6923      	ldr	r3, [r4, #16]
 8008072:	b943      	cbnz	r3, 8008086 <__swbuf_r+0x32>
 8008074:	4621      	mov	r1, r4
 8008076:	4628      	mov	r0, r5
 8008078:	f000 f82a 	bl	80080d0 <__swsetup_r>
 800807c:	b118      	cbz	r0, 8008086 <__swbuf_r+0x32>
 800807e:	f04f 37ff 	mov.w	r7, #4294967295
 8008082:	4638      	mov	r0, r7
 8008084:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	6922      	ldr	r2, [r4, #16]
 800808a:	1a98      	subs	r0, r3, r2
 800808c:	6963      	ldr	r3, [r4, #20]
 800808e:	b2f6      	uxtb	r6, r6
 8008090:	4283      	cmp	r3, r0
 8008092:	4637      	mov	r7, r6
 8008094:	dc05      	bgt.n	80080a2 <__swbuf_r+0x4e>
 8008096:	4621      	mov	r1, r4
 8008098:	4628      	mov	r0, r5
 800809a:	f7ff fda7 	bl	8007bec <_fflush_r>
 800809e:	2800      	cmp	r0, #0
 80080a0:	d1ed      	bne.n	800807e <__swbuf_r+0x2a>
 80080a2:	68a3      	ldr	r3, [r4, #8]
 80080a4:	3b01      	subs	r3, #1
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	6823      	ldr	r3, [r4, #0]
 80080aa:	1c5a      	adds	r2, r3, #1
 80080ac:	6022      	str	r2, [r4, #0]
 80080ae:	701e      	strb	r6, [r3, #0]
 80080b0:	6962      	ldr	r2, [r4, #20]
 80080b2:	1c43      	adds	r3, r0, #1
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d004      	beq.n	80080c2 <__swbuf_r+0x6e>
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	07db      	lsls	r3, r3, #31
 80080bc:	d5e1      	bpl.n	8008082 <__swbuf_r+0x2e>
 80080be:	2e0a      	cmp	r6, #10
 80080c0:	d1df      	bne.n	8008082 <__swbuf_r+0x2e>
 80080c2:	4621      	mov	r1, r4
 80080c4:	4628      	mov	r0, r5
 80080c6:	f7ff fd91 	bl	8007bec <_fflush_r>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d0d9      	beq.n	8008082 <__swbuf_r+0x2e>
 80080ce:	e7d6      	b.n	800807e <__swbuf_r+0x2a>

080080d0 <__swsetup_r>:
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	4b29      	ldr	r3, [pc, #164]	@ (8008178 <__swsetup_r+0xa8>)
 80080d4:	4605      	mov	r5, r0
 80080d6:	6818      	ldr	r0, [r3, #0]
 80080d8:	460c      	mov	r4, r1
 80080da:	b118      	cbz	r0, 80080e4 <__swsetup_r+0x14>
 80080dc:	6a03      	ldr	r3, [r0, #32]
 80080de:	b90b      	cbnz	r3, 80080e4 <__swsetup_r+0x14>
 80080e0:	f7fd ffac 	bl	800603c <__sinit>
 80080e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080e8:	0719      	lsls	r1, r3, #28
 80080ea:	d422      	bmi.n	8008132 <__swsetup_r+0x62>
 80080ec:	06da      	lsls	r2, r3, #27
 80080ee:	d407      	bmi.n	8008100 <__swsetup_r+0x30>
 80080f0:	2209      	movs	r2, #9
 80080f2:	602a      	str	r2, [r5, #0]
 80080f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080f8:	81a3      	strh	r3, [r4, #12]
 80080fa:	f04f 30ff 	mov.w	r0, #4294967295
 80080fe:	e033      	b.n	8008168 <__swsetup_r+0x98>
 8008100:	0758      	lsls	r0, r3, #29
 8008102:	d512      	bpl.n	800812a <__swsetup_r+0x5a>
 8008104:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008106:	b141      	cbz	r1, 800811a <__swsetup_r+0x4a>
 8008108:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800810c:	4299      	cmp	r1, r3
 800810e:	d002      	beq.n	8008116 <__swsetup_r+0x46>
 8008110:	4628      	mov	r0, r5
 8008112:	f7fe ff15 	bl	8006f40 <_free_r>
 8008116:	2300      	movs	r3, #0
 8008118:	6363      	str	r3, [r4, #52]	@ 0x34
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008120:	81a3      	strh	r3, [r4, #12]
 8008122:	2300      	movs	r3, #0
 8008124:	6063      	str	r3, [r4, #4]
 8008126:	6923      	ldr	r3, [r4, #16]
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f043 0308 	orr.w	r3, r3, #8
 8008130:	81a3      	strh	r3, [r4, #12]
 8008132:	6923      	ldr	r3, [r4, #16]
 8008134:	b94b      	cbnz	r3, 800814a <__swsetup_r+0x7a>
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800813c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008140:	d003      	beq.n	800814a <__swsetup_r+0x7a>
 8008142:	4621      	mov	r1, r4
 8008144:	4628      	mov	r0, r5
 8008146:	f000 f883 	bl	8008250 <__smakebuf_r>
 800814a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800814e:	f013 0201 	ands.w	r2, r3, #1
 8008152:	d00a      	beq.n	800816a <__swsetup_r+0x9a>
 8008154:	2200      	movs	r2, #0
 8008156:	60a2      	str	r2, [r4, #8]
 8008158:	6962      	ldr	r2, [r4, #20]
 800815a:	4252      	negs	r2, r2
 800815c:	61a2      	str	r2, [r4, #24]
 800815e:	6922      	ldr	r2, [r4, #16]
 8008160:	b942      	cbnz	r2, 8008174 <__swsetup_r+0xa4>
 8008162:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008166:	d1c5      	bne.n	80080f4 <__swsetup_r+0x24>
 8008168:	bd38      	pop	{r3, r4, r5, pc}
 800816a:	0799      	lsls	r1, r3, #30
 800816c:	bf58      	it	pl
 800816e:	6962      	ldrpl	r2, [r4, #20]
 8008170:	60a2      	str	r2, [r4, #8]
 8008172:	e7f4      	b.n	800815e <__swsetup_r+0x8e>
 8008174:	2000      	movs	r0, #0
 8008176:	e7f7      	b.n	8008168 <__swsetup_r+0x98>
 8008178:	2000001c 	.word	0x2000001c

0800817c <_raise_r>:
 800817c:	291f      	cmp	r1, #31
 800817e:	b538      	push	{r3, r4, r5, lr}
 8008180:	4605      	mov	r5, r0
 8008182:	460c      	mov	r4, r1
 8008184:	d904      	bls.n	8008190 <_raise_r+0x14>
 8008186:	2316      	movs	r3, #22
 8008188:	6003      	str	r3, [r0, #0]
 800818a:	f04f 30ff 	mov.w	r0, #4294967295
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008192:	b112      	cbz	r2, 800819a <_raise_r+0x1e>
 8008194:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008198:	b94b      	cbnz	r3, 80081ae <_raise_r+0x32>
 800819a:	4628      	mov	r0, r5
 800819c:	f000 f830 	bl	8008200 <_getpid_r>
 80081a0:	4622      	mov	r2, r4
 80081a2:	4601      	mov	r1, r0
 80081a4:	4628      	mov	r0, r5
 80081a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081aa:	f000 b817 	b.w	80081dc <_kill_r>
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d00a      	beq.n	80081c8 <_raise_r+0x4c>
 80081b2:	1c59      	adds	r1, r3, #1
 80081b4:	d103      	bne.n	80081be <_raise_r+0x42>
 80081b6:	2316      	movs	r3, #22
 80081b8:	6003      	str	r3, [r0, #0]
 80081ba:	2001      	movs	r0, #1
 80081bc:	e7e7      	b.n	800818e <_raise_r+0x12>
 80081be:	2100      	movs	r1, #0
 80081c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80081c4:	4620      	mov	r0, r4
 80081c6:	4798      	blx	r3
 80081c8:	2000      	movs	r0, #0
 80081ca:	e7e0      	b.n	800818e <_raise_r+0x12>

080081cc <raise>:
 80081cc:	4b02      	ldr	r3, [pc, #8]	@ (80081d8 <raise+0xc>)
 80081ce:	4601      	mov	r1, r0
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	f7ff bfd3 	b.w	800817c <_raise_r>
 80081d6:	bf00      	nop
 80081d8:	2000001c 	.word	0x2000001c

080081dc <_kill_r>:
 80081dc:	b538      	push	{r3, r4, r5, lr}
 80081de:	4d07      	ldr	r5, [pc, #28]	@ (80081fc <_kill_r+0x20>)
 80081e0:	2300      	movs	r3, #0
 80081e2:	4604      	mov	r4, r0
 80081e4:	4608      	mov	r0, r1
 80081e6:	4611      	mov	r1, r2
 80081e8:	602b      	str	r3, [r5, #0]
 80081ea:	f7f9 fc3d 	bl	8001a68 <_kill>
 80081ee:	1c43      	adds	r3, r0, #1
 80081f0:	d102      	bne.n	80081f8 <_kill_r+0x1c>
 80081f2:	682b      	ldr	r3, [r5, #0]
 80081f4:	b103      	cbz	r3, 80081f8 <_kill_r+0x1c>
 80081f6:	6023      	str	r3, [r4, #0]
 80081f8:	bd38      	pop	{r3, r4, r5, pc}
 80081fa:	bf00      	nop
 80081fc:	20000560 	.word	0x20000560

08008200 <_getpid_r>:
 8008200:	f7f9 bc2a 	b.w	8001a58 <_getpid>

08008204 <__swhatbuf_r>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	460c      	mov	r4, r1
 8008208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800820c:	2900      	cmp	r1, #0
 800820e:	b096      	sub	sp, #88	@ 0x58
 8008210:	4615      	mov	r5, r2
 8008212:	461e      	mov	r6, r3
 8008214:	da0d      	bge.n	8008232 <__swhatbuf_r+0x2e>
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800821c:	f04f 0100 	mov.w	r1, #0
 8008220:	bf14      	ite	ne
 8008222:	2340      	movne	r3, #64	@ 0x40
 8008224:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008228:	2000      	movs	r0, #0
 800822a:	6031      	str	r1, [r6, #0]
 800822c:	602b      	str	r3, [r5, #0]
 800822e:	b016      	add	sp, #88	@ 0x58
 8008230:	bd70      	pop	{r4, r5, r6, pc}
 8008232:	466a      	mov	r2, sp
 8008234:	f000 f848 	bl	80082c8 <_fstat_r>
 8008238:	2800      	cmp	r0, #0
 800823a:	dbec      	blt.n	8008216 <__swhatbuf_r+0x12>
 800823c:	9901      	ldr	r1, [sp, #4]
 800823e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008242:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008246:	4259      	negs	r1, r3
 8008248:	4159      	adcs	r1, r3
 800824a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800824e:	e7eb      	b.n	8008228 <__swhatbuf_r+0x24>

08008250 <__smakebuf_r>:
 8008250:	898b      	ldrh	r3, [r1, #12]
 8008252:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008254:	079d      	lsls	r5, r3, #30
 8008256:	4606      	mov	r6, r0
 8008258:	460c      	mov	r4, r1
 800825a:	d507      	bpl.n	800826c <__smakebuf_r+0x1c>
 800825c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	6123      	str	r3, [r4, #16]
 8008264:	2301      	movs	r3, #1
 8008266:	6163      	str	r3, [r4, #20]
 8008268:	b003      	add	sp, #12
 800826a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800826c:	ab01      	add	r3, sp, #4
 800826e:	466a      	mov	r2, sp
 8008270:	f7ff ffc8 	bl	8008204 <__swhatbuf_r>
 8008274:	9f00      	ldr	r7, [sp, #0]
 8008276:	4605      	mov	r5, r0
 8008278:	4639      	mov	r1, r7
 800827a:	4630      	mov	r0, r6
 800827c:	f7fe fed4 	bl	8007028 <_malloc_r>
 8008280:	b948      	cbnz	r0, 8008296 <__smakebuf_r+0x46>
 8008282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008286:	059a      	lsls	r2, r3, #22
 8008288:	d4ee      	bmi.n	8008268 <__smakebuf_r+0x18>
 800828a:	f023 0303 	bic.w	r3, r3, #3
 800828e:	f043 0302 	orr.w	r3, r3, #2
 8008292:	81a3      	strh	r3, [r4, #12]
 8008294:	e7e2      	b.n	800825c <__smakebuf_r+0xc>
 8008296:	89a3      	ldrh	r3, [r4, #12]
 8008298:	6020      	str	r0, [r4, #0]
 800829a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800829e:	81a3      	strh	r3, [r4, #12]
 80082a0:	9b01      	ldr	r3, [sp, #4]
 80082a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082a6:	b15b      	cbz	r3, 80082c0 <__smakebuf_r+0x70>
 80082a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082ac:	4630      	mov	r0, r6
 80082ae:	f000 f81d 	bl	80082ec <_isatty_r>
 80082b2:	b128      	cbz	r0, 80082c0 <__smakebuf_r+0x70>
 80082b4:	89a3      	ldrh	r3, [r4, #12]
 80082b6:	f023 0303 	bic.w	r3, r3, #3
 80082ba:	f043 0301 	orr.w	r3, r3, #1
 80082be:	81a3      	strh	r3, [r4, #12]
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	431d      	orrs	r5, r3
 80082c4:	81a5      	strh	r5, [r4, #12]
 80082c6:	e7cf      	b.n	8008268 <__smakebuf_r+0x18>

080082c8 <_fstat_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	4d07      	ldr	r5, [pc, #28]	@ (80082e8 <_fstat_r+0x20>)
 80082cc:	2300      	movs	r3, #0
 80082ce:	4604      	mov	r4, r0
 80082d0:	4608      	mov	r0, r1
 80082d2:	4611      	mov	r1, r2
 80082d4:	602b      	str	r3, [r5, #0]
 80082d6:	f7f9 fc27 	bl	8001b28 <_fstat>
 80082da:	1c43      	adds	r3, r0, #1
 80082dc:	d102      	bne.n	80082e4 <_fstat_r+0x1c>
 80082de:	682b      	ldr	r3, [r5, #0]
 80082e0:	b103      	cbz	r3, 80082e4 <_fstat_r+0x1c>
 80082e2:	6023      	str	r3, [r4, #0]
 80082e4:	bd38      	pop	{r3, r4, r5, pc}
 80082e6:	bf00      	nop
 80082e8:	20000560 	.word	0x20000560

080082ec <_isatty_r>:
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4d06      	ldr	r5, [pc, #24]	@ (8008308 <_isatty_r+0x1c>)
 80082f0:	2300      	movs	r3, #0
 80082f2:	4604      	mov	r4, r0
 80082f4:	4608      	mov	r0, r1
 80082f6:	602b      	str	r3, [r5, #0]
 80082f8:	f7f9 fc26 	bl	8001b48 <_isatty>
 80082fc:	1c43      	adds	r3, r0, #1
 80082fe:	d102      	bne.n	8008306 <_isatty_r+0x1a>
 8008300:	682b      	ldr	r3, [r5, #0]
 8008302:	b103      	cbz	r3, 8008306 <_isatty_r+0x1a>
 8008304:	6023      	str	r3, [r4, #0]
 8008306:	bd38      	pop	{r3, r4, r5, pc}
 8008308:	20000560 	.word	0x20000560

0800830c <_init>:
 800830c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800830e:	bf00      	nop
 8008310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008312:	bc08      	pop	{r3}
 8008314:	469e      	mov	lr, r3
 8008316:	4770      	bx	lr

08008318 <_fini>:
 8008318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831a:	bf00      	nop
 800831c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800831e:	bc08      	pop	{r3}
 8008320:	469e      	mov	lr, r3
 8008322:	4770      	bx	lr
