Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port iVol [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:89]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port iMusicSel [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v:90]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:158]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:160]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 14 for port addra [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/mp3.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.speed_control
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.VGA_display
Compiling module xil_defaultlib.game_control
Compiling module xil_defaultlib.sound_control
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.music_lose_bindec
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_lose_blk_mem_gen_mux
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_wrap...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_prim_widt...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_generic_c...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_top
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3_sy...
Compiling module xil_defaultlib.music_lose_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_lose
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.music_win_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_win_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_win_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_win_blk_mem_gen_top
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_win_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_win
Compiling module xil_defaultlib.music_get_bindec
Compiling module xil_defaultlib.music_get_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.music_get_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.music_get_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.music_get_blk_mem_gen_top
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3_syn...
Compiling module xil_defaultlib.music_get_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_get
Compiling module xil_defaultlib.music_crash_bindec
Compiling module xil_defaultlib.music_crash_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_top
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_crash_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_crash
Compiling module xil_defaultlib.Top_module_of_mp3
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
