/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.28
Hash     : 67fa7a4
Date     : Jul 14 2024
Type     : Engineering
Log Time   : Fri Jul 19 13:10:02 2024 GMT

[ 18:10:03 ] Analysis has started
[ 18:10:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/tiny_tate_bilinear_pairing/results_dir/tiny_tate_bilinear_pairing/run_1/synth_1_1/analysis/tiny_tate_bilinear_pairing_analyzer.cmd
[ 18:10:03 ] Duration: 615 ms. Max utilization: 86 MB
[ 18:10:03 ] Synthesize has started
[ 18:10:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s tiny_tate_bilinear_pairing.ys -l tiny_tate_bilinear_pairing_synth.log
[ 19:48:12 ] Duration: 5888305 ms. Max utilization: 18955 MB
