// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [5:0] data_0_val;
input  [5:0] data_1_val;
input  [5:0] data_2_val;
input  [5:0] data_3_val;
input  [5:0] data_4_val;
input  [5:0] data_5_val;
output  [11:0] ap_return;
input   ap_rst;

wire   [5:0] mul_ln73_fu_82_p0;
wire  signed [4:0] mul_ln73_fu_82_p1;
wire   [8:0] tmp_fu_99_p3;
wire   [9:0] zext_ln73_fu_107_p1;
wire   [9:0] zext_ln70_fu_95_p1;
wire   [7:0] p_shl11_fu_121_p3;
wire   [7:0] zext_ln70_9_fu_117_p1;
wire   [7:0] sub_ln73_fu_129_p2;
wire   [7:0] tmp_440_fu_139_p3;
wire   [8:0] zext_ln73_678_fu_147_p1;
wire   [8:0] sub_ln73_657_fu_151_p2;
wire   [8:0] tmp_441_fu_161_p3;
wire   [6:0] tmp_442_fu_173_p3;
wire   [9:0] zext_ln73_679_fu_169_p1;
wire   [9:0] zext_ln73_680_fu_181_p1;
wire   [9:0] add_ln73_39_fu_185_p2;
wire   [7:0] tmp_443_fu_204_p3;
wire   [9:0] zext_ln73_681_fu_212_p1;
wire   [9:0] sub_ln73_658_fu_216_p2;
wire   [9:0] zext_ln70_12_fu_200_p1;
wire   [9:0] sub_ln73_659_fu_222_p2;
wire   [9:0] add_ln73_fu_111_p2;
wire   [9:0] mul_ln73_548_cast_fu_135_p1;
wire   [9:0] add_ln58_fu_232_p2;
wire   [10:0] zext_ln58_fu_238_p1;
wire  signed [10:0] mul_ln73_549_cast_fu_157_p1;
wire   [10:0] add_ln58_1117_fu_242_p2;
wire   [10:0] mul_ln73_fu_82_p2;
wire   [10:0] add_ln58_1118_fu_248_p2;
wire   [10:0] zext_ln70_10_fu_191_p1;
wire  signed [10:0] sext_ln58_fu_228_p1;
wire   [10:0] add_ln58_1119_fu_258_p2;
wire  signed [11:0] sext_ln58_606_fu_264_p1;
wire  signed [11:0] sext_ln58_605_fu_254_p1;
wire   [10:0] mul_ln73_fu_82_p00;

myproject_mul_6ns_5s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
mul_6ns_5s_11_1_1_U616(
    .din0(mul_ln73_fu_82_p0),
    .din1(mul_ln73_fu_82_p1),
    .dout(mul_ln73_fu_82_p2)
);

assign add_ln58_1117_fu_242_p2 = ($signed(zext_ln58_fu_238_p1) + $signed(mul_ln73_549_cast_fu_157_p1));

assign add_ln58_1118_fu_248_p2 = (add_ln58_1117_fu_242_p2 + mul_ln73_fu_82_p2);

assign add_ln58_1119_fu_258_p2 = ($signed(zext_ln70_10_fu_191_p1) + $signed(sext_ln58_fu_228_p1));

assign add_ln58_fu_232_p2 = (add_ln73_fu_111_p2 + mul_ln73_548_cast_fu_135_p1);

assign add_ln73_39_fu_185_p2 = (zext_ln73_679_fu_169_p1 + zext_ln73_680_fu_181_p1);

assign add_ln73_fu_111_p2 = (zext_ln73_fu_107_p1 + zext_ln70_fu_95_p1);

assign ap_ready = 1'b1;

assign mul_ln73_548_cast_fu_135_p1 = sub_ln73_fu_129_p2;

assign mul_ln73_549_cast_fu_157_p1 = $signed(sub_ln73_657_fu_151_p2);

assign mul_ln73_fu_82_p00 = data_4_val;

assign p_shl11_fu_121_p3 = {{data_1_val}, {2'd0}};

assign sext_ln58_605_fu_254_p1 = $signed(add_ln58_1118_fu_248_p2);

assign sext_ln58_606_fu_264_p1 = $signed(add_ln58_1119_fu_258_p2);

assign sext_ln58_fu_228_p1 = $signed(sub_ln73_659_fu_222_p2);

assign sub_ln73_657_fu_151_p2 = (9'd0 - zext_ln73_678_fu_147_p1);

assign sub_ln73_658_fu_216_p2 = (10'd0 - zext_ln73_681_fu_212_p1);

assign sub_ln73_659_fu_222_p2 = (sub_ln73_658_fu_216_p2 - zext_ln70_12_fu_200_p1);

assign sub_ln73_fu_129_p2 = (p_shl11_fu_121_p3 - zext_ln70_9_fu_117_p1);

assign tmp_440_fu_139_p3 = {{data_2_val}, {2'd0}};

assign tmp_441_fu_161_p3 = {{data_3_val}, {3'd0}};

assign tmp_442_fu_173_p3 = {{data_3_val}, {1'd0}};

assign tmp_443_fu_204_p3 = {{data_5_val}, {2'd0}};

assign tmp_fu_99_p3 = {{data_0_val}, {3'd0}};

assign zext_ln58_fu_238_p1 = add_ln58_fu_232_p2;

assign zext_ln70_10_fu_191_p1 = add_ln73_39_fu_185_p2;

assign zext_ln70_12_fu_200_p1 = data_5_val;

assign zext_ln70_9_fu_117_p1 = data_1_val;

assign zext_ln70_fu_95_p1 = data_0_val;

assign zext_ln73_678_fu_147_p1 = tmp_440_fu_139_p3;

assign zext_ln73_679_fu_169_p1 = tmp_441_fu_161_p3;

assign zext_ln73_680_fu_181_p1 = tmp_442_fu_173_p3;

assign zext_ln73_681_fu_212_p1 = tmp_443_fu_204_p3;

assign zext_ln73_fu_107_p1 = tmp_fu_99_p3;

assign ap_return = ($signed(sext_ln58_606_fu_264_p1) + $signed(sext_ln58_605_fu_254_p1));

assign mul_ln73_fu_82_p0 = mul_ln73_fu_82_p00;

assign mul_ln73_fu_82_p1 = 11'd2037;

endmodule //myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s
