[INF:CM0023] Creating log file ../../build/regression/ImplicitPorts2/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<106> s<105> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<implicit> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:16>
n<> u<3> t<Port> p<4> l<1:17> el<1:17>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:16> el<1:18>
n<> u<5> t<Module_nonansi_header> p<51> c<1> s<18> l<1:1> el<1:19>
n<> u<6> t<IntVec_TypeReg> p<7> l<2:3> el<2:6>
n<> u<7> t<Data_type> p<11> c<6> s<10> l<2:3> el<2:6>
n<clk> u<8> t<StringConst> p<9> l<2:7> el<2:10>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:7> el<2:10>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:7> el<2:10>
n<> u<11> t<Variable_declaration> p<12> c<7> l<2:3> el<2:11>
n<> u<12> t<Data_declaration> p<13> c<11> l<2:3> el<2:11>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:3> el<2:11>
n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:3> el<2:11>
n<> u<15> t<Module_common_item> p<16> c<14> l<2:3> el<2:11>
n<> u<16> t<Module_or_generate_item> p<17> c<15> l<2:3> el<2:11>
n<> u<17> t<Non_port_module_item> p<18> c<16> l<2:3> el<2:11>
n<> u<18> t<Module_item> p<51> c<17> s<30> l<2:3> el<2:11>
n<> u<19> t<NetType_Wire> p<24> s<20> l<3:3> el<3:7>
n<> u<20> t<Data_type_or_implicit> p<24> s<23> l<3:8> el<3:8>
n<q> u<21> t<StringConst> p<22> l<3:8> el<3:9>
n<> u<22> t<Net_decl_assignment> p<23> c<21> l<3:8> el<3:9>
n<> u<23> t<List_of_net_decl_assignments> p<24> c<22> l<3:8> el<3:9>
n<> u<24> t<Net_declaration> p<25> c<19> l<3:3> el<3:10>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:3> el<3:10>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<3:3> el<3:10>
n<> u<27> t<Module_common_item> p<28> c<26> l<3:3> el<3:10>
n<> u<28> t<Module_or_generate_item> p<29> c<27> l<3:3> el<3:10>
n<> u<29> t<Non_port_module_item> p<30> c<28> l<3:3> el<3:10>
n<> u<30> t<Module_item> p<51> c<29> s<50> l<3:3> el<3:10>
n<dff> u<31> t<StringConst> p<47> s<46> l<6:3> el<6:6>
n<u0> u<32> t<StringConst> p<33> l<6:7> el<6:9>
n<> u<33> t<Name_of_instance> p<46> c<32> s<45> l<6:7> el<6:9>
n<q> u<34> t<StringConst> p<35> l<6:12> el<6:13>
n<> u<35> t<Primary_literal> p<36> c<34> l<6:12> el<6:13>
n<> u<36> t<Primary> p<37> c<35> l<6:12> el<6:13>
n<> u<37> t<Expression> p<38> c<36> l<6:12> el<6:13>
n<> u<38> t<Ordered_port_connection> p<45> c<37> s<39> l<6:12> el<6:13>
n<> u<39> t<Ordered_port_connection> p<45> s<44> l<6:14> el<6:14>
n<clk> u<40> t<StringConst> p<41> l<6:15> el<6:18>
n<> u<41> t<Primary_literal> p<42> c<40> l<6:15> el<6:18>
n<> u<42> t<Primary> p<43> c<41> l<6:15> el<6:18>
n<> u<43> t<Expression> p<44> c<42> l<6:15> el<6:18>
n<> u<44> t<Ordered_port_connection> p<45> c<43> l<6:15> el<6:18>
n<> u<45> t<List_of_port_connections> p<46> c<38> l<6:12> el<6:18>
n<> u<46> t<Hierarchical_instance> p<47> c<33> l<6:7> el<6:19>
n<> u<47> t<Module_instantiation> p<48> c<31> l<6:3> el<6:20>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<6:3> el<6:20>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<6:3> el<6:20>
n<> u<50> t<Module_item> p<51> c<49> l<6:3> el<6:20>
n<> u<51> t<Module_declaration> p<52> c<5> l<1:1> el<8:10>
n<> u<52> t<Description> p<105> c<51> s<104> l<1:1> el<8:10>
n<> u<53> t<Module_keyword> p<74> s<54> l<11:1> el<11:7>
n<dff> u<54> t<StringConst> p<74> s<73> l<11:8> el<11:11>
n<q> u<55> t<StringConst> p<58> s<57> l<11:13> el<11:14>
n<> u<56> t<Constant_bit_select> p<57> l<11:14> el<11:14>
n<> u<57> t<Constant_select> p<58> c<56> l<11:14> el<11:14>
n<> u<58> t<Port_reference> p<59> c<55> l<11:13> el<11:14>
n<> u<59> t<Port_expression> p<60> c<58> l<11:13> el<11:14>
n<> u<60> t<Port> p<73> c<59> s<66> l<11:13> el<11:14>
n<q_bar> u<61> t<StringConst> p<64> s<63> l<11:16> el<11:21>
n<> u<62> t<Constant_bit_select> p<63> l<11:21> el<11:21>
n<> u<63> t<Constant_select> p<64> c<62> l<11:21> el<11:21>
n<> u<64> t<Port_reference> p<65> c<61> l<11:16> el<11:21>
n<> u<65> t<Port_expression> p<66> c<64> l<11:16> el<11:21>
n<> u<66> t<Port> p<73> c<65> s<72> l<11:16> el<11:21>
n<clk> u<67> t<StringConst> p<70> s<69> l<11:23> el<11:26>
n<> u<68> t<Constant_bit_select> p<69> l<11:26> el<11:26>
n<> u<69> t<Constant_select> p<70> c<68> l<11:26> el<11:26>
n<> u<70> t<Port_reference> p<71> c<67> l<11:23> el<11:26>
n<> u<71> t<Port_expression> p<72> c<70> l<11:23> el<11:26>
n<> u<72> t<Port> p<73> c<71> l<11:23> el<11:26>
n<> u<73> t<List_of_ports> p<74> c<60> l<11:12> el<11:27>
n<> u<74> t<Module_nonansi_header> p<103> c<53> s<81> l<11:1> el<11:28>
n<> u<75> t<Data_type_or_implicit> p<76> l<12:9> el<12:9>
n<> u<76> t<Net_port_type> p<79> c<75> s<78> l<12:9> el<12:9>
n<clk> u<77> t<StringConst> p<78> l<12:9> el<12:12>
n<> u<78> t<List_of_port_identifiers> p<79> c<77> l<12:9> el<12:12>
n<> u<79> t<Input_declaration> p<80> c<76> l<12:3> el<12:12>
n<> u<80> t<Port_declaration> p<81> c<79> l<12:3> el<12:12>
n<> u<81> t<Module_item> p<103> c<80> s<89> l<12:3> el<12:13>
n<> u<82> t<Data_type_or_implicit> p<83> l<13:10> el<13:10>
n<> u<83> t<Net_port_type> p<87> c<82> s<86> l<13:10> el<13:10>
n<q> u<84> t<StringConst> p<86> s<85> l<13:10> el<13:11>
n<q_bar> u<85> t<StringConst> p<86> l<13:13> el<13:18>
n<> u<86> t<List_of_port_identifiers> p<87> c<84> l<13:10> el<13:18>
n<> u<87> t<Output_declaration> p<88> c<83> l<13:3> el<13:18>
n<> u<88> t<Port_declaration> p<89> c<87> l<13:3> el<13:18>
n<> u<89> t<Module_item> p<103> c<88> s<102> l<13:3> el<13:19>
n<> u<90> t<IntVec_TypeReg> p<91> l<14:3> el<14:6>
n<> u<91> t<Data_type> p<95> c<90> s<94> l<14:3> el<14:6>
n<q> u<92> t<StringConst> p<93> l<14:7> el<14:8>
n<> u<93> t<Variable_decl_assignment> p<94> c<92> l<14:7> el<14:8>
n<> u<94> t<List_of_variable_decl_assignments> p<95> c<93> l<14:7> el<14:8>
n<> u<95> t<Variable_declaration> p<96> c<91> l<14:3> el<14:9>
n<> u<96> t<Data_declaration> p<97> c<95> l<14:3> el<14:9>
n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<14:3> el<14:9>
n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<14:3> el<14:9>
n<> u<99> t<Module_common_item> p<100> c<98> l<14:3> el<14:9>
n<> u<100> t<Module_or_generate_item> p<101> c<99> l<14:3> el<14:9>
n<> u<101> t<Non_port_module_item> p<102> c<100> l<14:3> el<14:9>
n<> u<102> t<Module_item> p<103> c<101> l<14:3> el<14:9>
n<> u<103> t<Module_declaration> p<104> c<74> l<11:1> el<15:10>
n<> u<104> t<Description> p<105> c<103> l<11:1> el<15:10>
n<> u<105> t<Source_text> p<106> c<52> l<1:1> el<15:10>
n<> u<106> t<Top_level_rule> l<1:1> el<16:1>
[WRN:PA0205] dut.sv:1: No timescale set for "implicit".

[WRN:PA0205] dut.sv:11: No timescale set for "dff".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:11: Compile module "work@dff".

[INF:CP0303] dut.sv:1: Compile module "work@implicit".

[NTE:CP0309] dut.sv:11:16: Implicit port type (wire) for "q_bar".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@implicit".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ImplicitPorts2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ImplicitPorts2/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ImplicitPorts2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@implicit)
|vpiElaborated:1
|vpiName:work@implicit
|uhdmallModules:
\_module: work@dff (work@dff) dut.sv:11:1: , endln:15:10, parent:work@implicit
  |vpiFullName:work@dff
  |vpiDefName:work@dff
  |vpiNet:
  \_logic_net: (work@dff.q), line:14:7, endln:14:8, parent:work@dff
    |vpiName:q
    |vpiFullName:work@dff.q
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dff.q_bar), line:11:16, endln:11:21, parent:work@dff
    |vpiName:q_bar
    |vpiFullName:work@dff.q_bar
  |vpiNet:
  \_logic_net: (work@dff.clk), line:11:23, endln:11:26, parent:work@dff
    |vpiName:clk
    |vpiFullName:work@dff.clk
  |vpiPort:
  \_port: (q), line:11:13, endln:11:14, parent:work@dff
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.q), line:14:7, endln:14:8, parent:work@dff
  |vpiPort:
  \_port: (q_bar), line:11:16, endln:11:21, parent:work@dff
    |vpiName:q_bar
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.q_bar), line:11:16, endln:11:21, parent:work@dff
  |vpiPort:
  \_port: (clk), line:11:23, endln:11:26, parent:work@dff
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff.clk), line:11:23, endln:11:26, parent:work@dff
|uhdmallModules:
\_module: work@implicit (work@implicit) dut.sv:1:1: , endln:8:10, parent:work@implicit
  |vpiFullName:work@implicit
  |vpiDefName:work@implicit
  |vpiNet:
  \_logic_net: (work@implicit.clk), line:2:7, endln:2:10, parent:work@implicit
    |vpiName:clk
    |vpiFullName:work@implicit.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@implicit.q), line:3:8, endln:3:9, parent:work@implicit
    |vpiName:q
    |vpiFullName:work@implicit.q
    |vpiNetType:1
|uhdmtopModules:
\_module: work@implicit (work@implicit) dut.sv:1:1: , endln:8:10
  |vpiName:work@implicit
  |vpiDefName:work@implicit
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@implicit.clk), line:2:7, endln:2:10, parent:work@implicit
    |vpiTypespec:
    \_logic_typespec: , line:2:3, endln:2:6
    |vpiName:clk
    |vpiFullName:work@implicit.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@implicit.q), line:3:8, endln:3:9, parent:work@implicit
    |vpiTypespec:
    \_logic_typespec: , line:3:3, endln:3:7
    |vpiName:q
    |vpiFullName:work@implicit.q
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dff (work@implicit.u0) dut.sv:6:3: , endln:6:20, parent:work@implicit
    |vpiName:u0
    |vpiFullName:work@implicit.u0
    |vpiDefName:work@dff
    |vpiDefFile:dut.sv
    |vpiDefLineNo:11
    |vpiNet:
    \_logic_net: (work@implicit.u0.q), line:14:7, endln:14:8, parent:work@implicit.u0
      |vpiTypespec:
      \_logic_typespec: , line:14:3, endln:14:6
      |vpiName:q
      |vpiFullName:work@implicit.u0.q
      |vpiNetType:48
    |vpiNet:
    \_logic_net: (work@implicit.u0.q_bar), line:11:16, endln:11:21, parent:work@implicit.u0
      |vpiName:q_bar
      |vpiFullName:work@implicit.u0.q_bar
    |vpiNet:
    \_logic_net: (work@implicit.u0.clk), line:11:23, endln:11:26, parent:work@implicit.u0
      |vpiName:clk
      |vpiFullName:work@implicit.u0.clk
    |vpiInstance:
    \_module: work@implicit (work@implicit) dut.sv:1:1: , endln:8:10
    |vpiPort:
    \_port: (q), line:11:13, endln:11:14, parent:work@implicit.u0
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@implicit.q), line:6:12, endln:6:13, parent:q
        |vpiName:q
        |vpiFullName:work@implicit.q
        |vpiActual:
        \_logic_net: (work@implicit.u0.q), line:14:7, endln:14:8, parent:work@implicit.u0
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.q), line:6:12, endln:6:13, parent:q
        |vpiName:q
        |vpiFullName:work@implicit.u0.q
        |vpiActual:
        \_logic_net: (work@implicit.u0.q), line:14:7, endln:14:8, parent:work@implicit.u0
      |vpiInstance:
      \_module: work@dff (work@implicit.u0) dut.sv:6:3: , endln:6:20, parent:work@implicit
    |vpiPort:
    \_port: (q_bar), line:11:16, endln:11:21, parent:work@implicit.u0
      |vpiName:q_bar
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.q_bar), line:11:16, endln:11:21, parent:q_bar
        |vpiName:q_bar
        |vpiFullName:work@implicit.u0.q_bar
        |vpiActual:
        \_logic_net: (work@implicit.u0.q_bar), line:11:16, endln:11:21, parent:work@implicit.u0
      |vpiInstance:
      \_module: work@dff (work@implicit.u0) dut.sv:6:3: , endln:6:20, parent:work@implicit
    |vpiPort:
    \_port: (clk), line:11:23, endln:11:26, parent:work@implicit.u0
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@implicit.clk), line:6:15, endln:6:18, parent:clk
        |vpiName:clk
        |vpiFullName:work@implicit.clk
        |vpiActual:
        \_logic_net: (work@implicit.u0.clk), line:11:23, endln:11:26, parent:work@implicit.u0
      |vpiLowConn:
      \_ref_obj: (work@implicit.u0.clk), line:6:15, endln:6:18, parent:clk
        |vpiName:clk
        |vpiFullName:work@implicit.u0.clk
        |vpiActual:
        \_logic_net: (work@implicit.u0.clk), line:11:23, endln:11:26, parent:work@implicit.u0
      |vpiInstance:
      \_module: work@dff (work@implicit.u0) dut.sv:6:3: , endln:6:20, parent:work@implicit
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitPorts2/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitPorts2/roundtrip/dut_000.sv | 6 | 15 | 

