Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep  7 00:11:35 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file State_machine_timing_summary_routed.rpt -pb State_machine_timing_summary_routed.pb -rpx State_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : State_machine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.755        0.000                      0                  342        0.162        0.000                      0                  342        3.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.755        0.000                      0                  342        0.162        0.000                      0                  342        3.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 2.387ns (56.034%)  route 1.873ns (43.966%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y53         FDRE                                         r  warning_state/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/counter1_reg[6]/Q
                         net (fo=2, routed)           0.763     6.588    warning_state/counter1[6]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.437 r  warning_state/counter10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    warning_state/counter10_inferred__0/i__carry__0_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  warning_state/counter10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.551    warning_state/counter10_inferred__0/i__carry__1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  warning_state/counter10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.665    warning_state/counter10_inferred__0/i__carry__2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  warning_state/counter10_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.779    warning_state/counter10_inferred__0/i__carry__3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  warning_state/counter10_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.893    warning_state/counter10_inferred__0/i__carry__4_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  warning_state/counter10_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.007    warning_state/counter10_inferred__0/i__carry__5_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.229 r  warning_state/counter10_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           1.110     9.339    warning_state/counter10_inferred__0/i__carry__6_n_7
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.327     9.666 r  warning_state/counter1[29]_i_1/O
                         net (fo=1, routed)           0.000     9.666    warning_state/counter1_0[29]
    SLICE_X36Y55         FDRE                                         r  warning_state/counter1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y55         FDRE                                         r  warning_state/counter1_reg[29]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.075    13.421    warning_state/counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.087ns (26.594%)  route 3.000ns (73.406%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.858     9.370    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.494 r  warning_state/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000     9.494    warning_state/counter1_0[15]
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[15]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDSE (Setup_fdse_C_D)        0.029    13.375    warning_state/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 2.409ns (58.326%)  route 1.721ns (41.674%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y53         FDRE                                         r  warning_state/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/counter1_reg[6]/Q
                         net (fo=2, routed)           0.763     6.588    warning_state/counter1[6]
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     7.437 r  warning_state/counter10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    warning_state/counter10_inferred__0/i__carry__0_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  warning_state/counter10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.551    warning_state/counter10_inferred__0/i__carry__1_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  warning_state/counter10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.665    warning_state/counter10_inferred__0/i__carry__2_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  warning_state/counter10_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.779    warning_state/counter10_inferred__0/i__carry__3_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  warning_state/counter10_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.893    warning_state/counter10_inferred__0/i__carry__4_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  warning_state/counter10_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.007    warning_state/counter10_inferred__0/i__carry__5_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.246 r  warning_state/counter10_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.958     9.205    warning_state/counter10_inferred__0/i__carry__6_n_5
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.332     9.537 r  warning_state/counter1[31]_i_3/O
                         net (fo=1, routed)           0.000     9.537    warning_state/counter1_0[31]
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[31]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.075    13.421    warning_state/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.087ns (26.609%)  route 2.998ns (73.391%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.856     9.367    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.491 r  warning_state/counter1[28]_i_1/O
                         net (fo=1, routed)           0.000     9.491    warning_state/counter1_0[28]
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[28]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.031    13.377    warning_state/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.087ns (26.638%)  route 2.994ns (73.362%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.852     9.363    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.487 r  warning_state/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000     9.487    warning_state/counter1_0[17]
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[17]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.031    13.377    warning_state/counter1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.087ns (26.667%)  route 2.989ns (73.333%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.847     9.358    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.482 r  warning_state/counter1[16]_i_1/O
                         net (fo=1, routed)           0.000     9.482    warning_state/counter1_0[16]
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[16]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDSE (Setup_fdse_C_D)        0.031    13.377    warning_state/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.087ns (26.666%)  route 2.989ns (73.334%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.847     9.359    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.483 r  warning_state/counter1[18]_i_1/O
                         net (fo=1, routed)           0.000     9.483    warning_state/counter1_0[18]
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDRE                                         r  warning_state/counter1_reg[18]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.032    13.378    warning_state/counter1_reg[18]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.117ns (27.144%)  route 2.998ns (72.856%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.856     9.367    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.154     9.521 r  warning_state/counter1[8]_i_1/O
                         net (fo=1, routed)           0.000     9.521    warning_state/counter1_0[8]
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[8]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.075    13.421    warning_state/counter1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.113ns (27.058%)  route 3.000ns (72.942%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.858     9.370    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.150     9.520 r  warning_state/counter1[24]_i_1/O
                         net (fo=1, routed)           0.000     9.520    warning_state/counter1_0[24]
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[24]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDSE (Setup_fdse_C_D)        0.075    13.421    warning_state/counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.113ns (27.132%)  route 2.989ns (72.868%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y55         FDSE                                         r  warning_state/counter1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[20]/Q
                         net (fo=2, routed)           0.847     6.673    warning_state/counter1[20]
    SLICE_X38Y56         LUT4 (Prop_lut4_I3_O)        0.296     6.969 r  warning_state/counter1[0]_i_8/O
                         net (fo=1, routed)           0.670     7.639    warning_state/counter1[0]_i_8_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.625     8.387    warning_state/counter1[0]_i_4_n_0
    SLICE_X38Y54         LUT4 (Prop_lut4_I0_O)        0.124     8.511 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.847     9.358    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I0_O)        0.150     9.508 r  warning_state/counter1[25]_i_1/O
                         net (fo=1, routed)           0.000     9.508    warning_state/counter1_0[25]
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y56         FDSE                                         r  warning_state/counter1_reg[25]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y56         FDSE (Setup_fdse_C_D)        0.075    13.421    warning_state/counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 warning_state/ff3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y55         FDRE                                         r  warning_state/ff3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/ff3_reg[0]/Q
                         net (fo=2, routed)           0.129     1.768    warning_state/ff3_reg_n_0_[0]
    SLICE_X40Y55         FDRE                                         r  warning_state/ff3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     2.017    warning_state/CLK
    SLICE_X40Y55         FDRE                                         r  warning_state/ff3_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.070     1.606    warning_state/ff3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debounce_switch_state/ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_switch_state/ff2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.858%)  route 0.188ns (57.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.497    debounce_switch_state/CLK
    SLICE_X37Y57         FDRE                                         r  debounce_switch_state/ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  debounce_switch_state/ff2_reg[0]/Q
                         net (fo=3, routed)           0.188     1.826    debounce_switch_state/Q[0]
    SLICE_X40Y57         FDRE                                         r  debounce_switch_state/ff2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.857     2.016    debounce_switch_state/CLK
    SLICE_X40Y57         FDRE                                         r  debounce_switch_state/ff2_reg[1]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.066     1.601    debounce_switch_state/ff2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 warning_state/ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Buff_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.213%)  route 0.092ns (28.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.588     1.500    warning_state/CLK
    SLICE_X40Y55         FDRE                                         r  warning_state/ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  warning_state/ff2_reg[0]/Q
                         net (fo=3, routed)           0.092     1.720    warning_state/ff2_reg_n_0_[0]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.099     1.819 r  warning_state/Buff_out_i_1/O
                         net (fo=1, routed)           0.000     1.819    warning_state/Buff_out_i_1_n_0
    SLICE_X40Y55         FDRE                                         r  warning_state/Buff_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     2.017    warning_state/CLK
    SLICE_X40Y55         FDRE                                         r  warning_state/Buff_out_reg/C
                         clock pessimism             -0.517     1.500    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.091     1.591    warning_state/Buff_out_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 warning_state/en2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/en2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.498    warning_state/CLK
    SLICE_X38Y55         FDRE                                         r  warning_state/en2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  warning_state/en2_reg[0]/Q
                         net (fo=2, routed)           0.149     1.811    warning_state/en2
    SLICE_X38Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  warning_state/en2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    warning_state/en2[0]_i_1_n_0
    SLICE_X38Y55         FDRE                                         r  warning_state/en2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     2.015    warning_state/CLK
    SLICE_X38Y55         FDRE                                         r  warning_state/en2_reg[0]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.121     1.619    warning_state/en2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 trigger_state/ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.032%)  route 0.211ns (59.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.498    trigger_state/CLK
    SLICE_X39Y55         FDRE                                         r  trigger_state/ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  trigger_state/ff_reg[1]/Q
                         net (fo=5, routed)           0.211     1.850    warning_state/ff_reg[1]
    SLICE_X40Y55         FDRE                                         r  warning_state/ff2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.858     2.017    warning_state/CLK
    SLICE_X40Y55         FDRE                                         r  warning_state/ff2_reg[0]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.075     1.611    warning_state/ff2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 press_state/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.586     1.498    press_state/CLK
    SLICE_X39Y56         FDRE                                         r  press_state/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  press_state/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.747    press_state/counter_reg_n_0_[3]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  press_state/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.855    press_state/counter_reg[0]_i_2_n_4
    SLICE_X39Y56         FDRE                                         r  press_state/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.856     2.015    press_state/CLK
    SLICE_X39Y56         FDRE                                         r  press_state/counter_reg[3]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.105     1.603    press_state/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 press_state/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.497    press_state/CLK
    SLICE_X39Y58         FDRE                                         r  press_state/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  press_state/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.746    press_state/counter_reg_n_0_[11]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  press_state/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    press_state/counter_reg[8]_i_1__0_n_4
    SLICE_X39Y58         FDRE                                         r  press_state/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.014    press_state/CLK
    SLICE_X39Y58         FDRE                                         r  press_state/counter_reg[11]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.105     1.602    press_state/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 press_state/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.497    press_state/CLK
    SLICE_X39Y59         FDRE                                         r  press_state/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  press_state/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.746    press_state/counter_reg_n_0_[15]
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  press_state/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    press_state/counter_reg[12]_i_1__0_n_4
    SLICE_X39Y59         FDRE                                         r  press_state/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.014    press_state/CLK
    SLICE_X39Y59         FDRE                                         r  press_state/counter_reg[15]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.105     1.602    press_state/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 press_state/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.497    press_state/CLK
    SLICE_X39Y57         FDRE                                         r  press_state/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  press_state/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.746    press_state/counter_reg_n_0_[7]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  press_state/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.854    press_state/counter_reg[4]_i_1__0_n_4
    SLICE_X39Y57         FDRE                                         r  press_state/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.014    press_state/CLK
    SLICE_X39Y57         FDRE                                         r  press_state/counter_reg[7]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.105     1.602    press_state/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 press_state/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.496    press_state/CLK
    SLICE_X39Y60         FDRE                                         r  press_state/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  press_state/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.745    press_state/counter_reg_n_0_[19]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  press_state/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.853    press_state/counter_reg[16]_i_1__0_n_4
    SLICE_X39Y60         FDRE                                         r  press_state/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.854     2.013    press_state/CLK
    SLICE_X39Y60         FDRE                                         r  press_state/counter_reg[19]/C
                         clock pessimism             -0.517     1.496    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.105     1.601    press_state/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y57    debounce_switch_state/ff2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y57    debounce_switch_state/ff2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y50    debounce_switch_state/ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y54    debounce_switch_state/ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y56    press_state/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y58    press_state/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y58    press_state/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y59    press_state/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y59    press_state/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    press_state/led_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    trigger_state/ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/Buff_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/ff2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/ff2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/ff3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    debounce_switch_state/ff2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    debounce_switch_state/ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y54    debounce_switch_state/ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56    press_state/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57    debounce_switch_state/ff2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y50    debounce_switch_state/ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y54    debounce_switch_state/ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y56    press_state/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y59    press_state/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y59    press_state/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y59    press_state/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y59    press_state/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y60    press_state/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y60    press_state/counter_reg[17]/C



