// Seed: 839831091
module module_0 #(
    parameter id_19 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      _id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24;
  reg id_25;
  initial begin : LABEL_0
    id_25 <= id_8[-1 : id_19];
  end
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  uwire id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_0 = id_2;
  parameter id_5 = 1'd0;
  wire id_6;
endmodule
