Analysis & Synthesis report for calibration
Wed Aug 23 18:59:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |cail_param_control|state
 10. State Machine - |cail_param_control|iic_ctrl:iic_ctrl|state
 11. State Machine - |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |cail_param_control
 19. Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift
 20. Parameter Settings for User Entity Instance: cail_param:cail_param|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "cail_param:cail_param"
 23. Port Connectivity Checks: "iic_ctrl:iic_ctrl"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 23 18:59:57 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; calibration                                     ;
; Top-level Entity Name              ; cail_param_control                              ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 199                                             ;
;     Total combinational functions  ; 198                                             ;
;     Dedicated logic registers      ; 88                                              ;
; Total registers                    ; 88                                              ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; cail_param_control ; calibration        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../rtl/iic_bit_shift.v           ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v                      ;         ;
; ../rtl/iic_ctrl.v                ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v                           ;         ;
; ip/cail_param.v                  ; yes             ; User Wizard-Generated File   ; H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v                      ;         ;
; ../rtl/cail_param_control.v      ; yes             ; User Verilog HDL File        ; H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ln1.tdf           ; yes             ; Auto-Generated Megafunction  ; H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf               ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 199       ;
;                                             ;           ;
; Total combinational functions               ; 198       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 81        ;
;     -- 3 input functions                    ; 34        ;
;     -- <=2 input functions                  ; 83        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 145       ;
;     -- arithmetic mode                      ; 53        ;
;                                             ;           ;
; Total registers                             ; 88        ;
;     -- Dedicated logic registers            ; 88        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 88        ;
; Total fan-out                               ; 954       ;
; Average fan-out                             ; 2.81      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                               ; Entity Name        ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------------+--------------+
; |cail_param_control                 ; 198 (33)            ; 88 (23)                   ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |cail_param_control                                               ; cail_param_control ; work         ;
;    |iic_ctrl:iic_ctrl|              ; 165 (70)            ; 65 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cail_param_control|iic_ctrl:iic_ctrl                             ; iic_ctrl           ; work         ;
;       |iic_bit_shift:iic_bit_shift| ; 95 (95)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift ; iic_bit_shift      ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |cail_param_control|cail_param:cail_param ; ip/cail_param.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |cail_param_control|state ;
+------------+------------------------------+
; Name       ; state.INIT                   ;
+------------+------------------------------+
; state.IDLE ; 0                            ;
; state.INIT ; 1                            ;
+------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |cail_param_control|iic_ctrl:iic_ctrl|state                                             ;
+--------------------+--------------------+--------------+--------------------+--------------+------------+
; Name               ; state.WAIT_RD_DONE ; state.RD_REG ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+--------------------+--------------------+--------------+--------------------+--------------+------------+
; state.IDLE         ; 0                  ; 0            ; 0                  ; 0            ; 0          ;
; state.WR_REG       ; 0                  ; 0            ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE ; 0                  ; 0            ; 1                  ; 0            ; 1          ;
; state.RD_REG       ; 0                  ; 1            ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE ; 1                  ; 0            ; 0                  ; 0            ; 1          ;
+--------------------+--------------------+--------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state                                         ;
+-----------------+----------------+---------------+-----------------+---------------+---------------+---------------+------------+
; Name            ; state.GEN_STOP ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE ;
+-----------------+----------------+---------------+-----------------+---------------+---------------+---------------+------------+
; state.IDLE      ; 0              ; 0             ; 0               ; 0             ; 0             ; 0             ; 0          ;
; state.GEN_STA   ; 0              ; 0             ; 0               ; 0             ; 0             ; 1             ; 1          ;
; state.WR_DATA   ; 0              ; 0             ; 0               ; 0             ; 1             ; 0             ; 1          ;
; state.RD_DATA   ; 0              ; 0             ; 0               ; 1             ; 0             ; 0             ; 1          ;
; state.CHECK_ACK ; 0              ; 0             ; 1               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_ACK   ; 0              ; 1             ; 0               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_STOP  ; 1              ; 0             ; 0               ; 0             ; 0             ; 0             ; 1          ;
+-----------------+----------------+---------------+-----------------+---------------+---------------+---------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-------------------------------------------------------------+------------------------------------------+
; Register name                                               ; Reason for Removal                       ;
+-------------------------------------------------------------+------------------------------------------+
; ee_rvalid_dly                                               ; Lost fanout                              ;
; ee_r_data_dly[1..7]                                         ; Lost fanout                              ;
; ram_wr                                                      ; Lost fanout                              ;
; ee_r_data_dly[0]                                            ; Lost fanout                              ;
; ram_w_data[1..7]                                            ; Lost fanout                              ;
; ram_w_addr_dly[0..9]                                        ; Lost fanout                              ;
; ram_w_addr[0..9]                                            ; Lost fanout                              ;
; ram_w_data[0]                                               ; Lost fanout                              ;
; iic_ctrl:iic_ctrl|rd_data[0..7]                             ; Lost fanout                              ;
; iic_ctrl:iic_ctrl|r_valid                                   ; Lost fanout                              ;
; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|rx_data[0..7] ; Lost fanout                              ;
; ee_r_num[0,3..15]                                           ; Stuck at GND due to stuck port data_in   ;
; iic_ctrl:iic_ctrl|w_cnt[0..5]                               ; Lost fanout                              ;
; ee_r_num[2]                                                 ; Merged with ee_r_num[1]                  ;
; iic_ctrl:iic_ctrl|tx_data[2..4,6]                           ; Merged with iic_ctrl:iic_ctrl|tx_data[1] ;
; iic_ctrl:iic_ctrl|tx_data[7]                                ; Merged with iic_ctrl:iic_ctrl|tx_data[5] ;
; iic_ctrl:iic_ctrl|tx_data[1]                                ; Stuck at GND due to stuck port data_in   ;
; state~7                                                     ; Lost fanout                              ;
; state~8                                                     ; Lost fanout                              ;
; state~9                                                     ; Lost fanout                              ;
; state~10                                                    ; Lost fanout                              ;
; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state~18      ; Lost fanout                              ;
; Total Number of Removed Registers = 87                      ;                                          ;
+-------------------------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                    ;
+------------------+--------------------+----------------------------------------+
; Register name    ; Reason for Removal ; Registers Removed due to This Register ;
+------------------+--------------------+----------------------------------------+
; ee_rvalid_dly    ; Lost Fanouts       ; iic_ctrl:iic_ctrl|r_valid              ;
; ee_r_data_dly[7] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[7]           ;
; ee_r_data_dly[6] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[6]           ;
; ee_r_data_dly[5] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[5]           ;
; ee_r_data_dly[4] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[4]           ;
; ee_r_data_dly[3] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[3]           ;
; ee_r_data_dly[2] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[2]           ;
; ee_r_data_dly[1] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[1]           ;
; ee_r_data_dly[0] ; Lost Fanouts       ; iic_ctrl:iic_ctrl|rd_data[0]           ;
+------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 88    ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk    ; 5       ;
; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od ; 4       ;
; Total number of inverted registers = 2                   ;         ;
+----------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |cail_param_control|iic_ctrl:iic_ctrl|r_cnt[5]                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |cail_param_control|iic_ctrl:iic_ctrl|cnt[5]                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |cail_param_control|iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|Selector11  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cail_param_control ;
+----------------+--------------------+----------------------------------------------+
; Parameter Name ; Value              ; Type                                         ;
+----------------+--------------------+----------------------------------------------+
; RST_TIME       ; 111101000010001111 ; Unsigned Binary                              ;
+----------------+--------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                 ;
; SCL_CLOCK      ; 100000   ; Signed Integer                                                 ;
; SCL_CNT_M      ; 124      ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cail_param:cail_param|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                         ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_4ln1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; cail_param:cail_param|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cail_param:cail_param"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rdaddress ; Input  ; Info     ; Stuck at GND                                                                        ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "iic_ctrl:iic_ctrl"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; w_req           ; Input  ; Info     ; Stuck at GND                                                                        ;
; device_id[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; device_id[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; device_id[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; device_id[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_addr        ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_mode       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack             ; Output ; Info     ; Explicitly unconnected                                                              ;
; w_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w_num           ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_data         ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 88                          ;
;     CLR               ; 23                          ;
;     CLR SCLR          ; 20                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 12                          ;
;     ENA CLR SCLR      ; 11                          ;
;     ENA SLD           ; 2                           ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 199                         ;
;     arith             ; 53                          ;
;         2 data inputs ; 53                          ;
;     normal            ; 146                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 81                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 23 18:59:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_bit_shift.v
    Info (12023): Found entity 1: iic_bit_shift File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_ctrl.v
    Info (12023): Found entity 1: iic_ctrl File: H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v
    Info (12023): Found entity 1: iic_ctrl_tb File: H:/FPGA/cyclone source/10_cail/testbench/iic_ctrl_tb.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/m24lc04b.v
    Info (12023): Found entity 1: M24LC04B File: H:/FPGA/cyclone source/10_cail/testbench/M24LC04B.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file ip/cail_param.v
    Info (12023): Found entity 1: cail_param File: H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_tb.v
    Info (12023): Found entity 1: cail_param_tb File: H:/FPGA/cyclone source/10_cail/testbench/cail_param_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/cail_param_control.v
    Info (12023): Found entity 1: cail_param_control File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 1
Warning (10463): Verilog HDL Declaration warning at cail_param_control_tb.v(10): "type" is SystemVerilog-2005 keyword File: H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/cail_param_control_tb.v
    Info (12023): Found entity 1: cail_param_control_tb File: H:/FPGA/cyclone source/10_cail/testbench/cail_param_control_tb.v Line: 2
Info (12127): Elaborating entity "cail_param_control" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cail_param_control.v(39): object "ee_wvalid_dly" assigned a value but never read File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable "ee_w_req", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable "ram_r_addr", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable "ee_w_num", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Warning (10240): Verilog HDL Always Construct warning at cail_param_control.v(93): inferring latch(es) for variable "ee_w_data", which holds its previous value in one or more paths through the always construct File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[0]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[1]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[2]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[3]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[4]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[5]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[6]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_data[7]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[0]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[1]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[2]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[3]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[4]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[5]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[6]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[7]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[8]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[9]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[10]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[11]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[12]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[13]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[14]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_num[15]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[0]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[1]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[2]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[3]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[4]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[5]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[6]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[7]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[8]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ram_r_addr[9]" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (10041): Inferred latch for "ee_w_req" at cail_param_control.v(93) File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 93
Info (12128): Elaborating entity "iic_ctrl" for hierarchy "iic_ctrl:iic_ctrl" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 161
Info (12128): Elaborating entity "iic_bit_shift" for hierarchy "iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift" File: H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v Line: 291
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 96
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 125
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 127
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 152
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 170
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 195
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 213
Warning (10230): Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5) File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 243
Info (12128): Elaborating entity "cail_param" for hierarchy "cail_param:cail_param" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "cail_param:cail_param|altsyncram:altsyncram_component" File: H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v Line: 88
Info (12130): Elaborated megafunction instantiation "cail_param:cail_param|altsyncram:altsyncram_component" File: H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v Line: 88
Info (12133): Instantiated megafunction "cail_param:cail_param|altsyncram:altsyncram_component" with the following parameter: File: H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ln1.tdf
    Info (12023): Found entity 1: altsyncram_4ln1 File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4ln1" for hierarchy "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated" File: h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[0]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 37
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[1]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 70
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[2]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 103
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[3]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 136
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[4]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 169
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[5]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 202
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[6]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 235
        Warning (14320): Synthesized away node "cail_param:cail_param|altsyncram:altsyncram_component|altsyncram_4ln1:auto_generated|q_b[7]" File: H:/FPGA/cyclone source/10_cail/prj/db/altsyncram_4ln1.tdf Line: 268
Info (13000): Registers with preset signals will power-up high File: H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v Line: 28
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wr_req" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 18
    Warning (15610): No output dependent on input pin "rd_req" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 19
    Warning (15610): No output dependent on input pin "wr_addr[0]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[1]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[2]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[3]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[4]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[5]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[6]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[7]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[8]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "wr_addr[9]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 21
    Warning (15610): No output dependent on input pin "rd_addr[0]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[1]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[2]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[3]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[4]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[5]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[6]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[7]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[8]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
    Warning (15610): No output dependent on input pin "rd_addr[9]" File: H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v Line: 22
Info (21057): Implemented 226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 200 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Wed Aug 23 18:59:57 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg.


