Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Lustig, D., Sethi, G., Bhattacharjee, A., Martonosi, M.","Transistency Models: Memory Ordering at the Hardware-OS Interface",2017,"IEEE Micro",,,,"","",,,10.1109/MM.2017.265090228,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023640755&doi=10.1109%2fMM.2017.265090228&partnerID=40&md5=cf8c619ae1964b45cb44b71cd718bdd7",Article in Press,Scopus,2-s2.0-85023640755
"Trippel, C., Manerkar, Y.A., Lustig, D., Pellauer, M., Martonosi, M.","TriCheck: Memory model verification at the trisection of software, hardware, and ISA",2017,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","Part F127193",,,"119","133",,,10.1145/3037697.3037719,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022007771&doi=10.1145%2f3037697.3037719&partnerID=40&md5=8db16ed5f04887c6fb967ed29e4937c4",Conference Paper,Scopus,2-s2.0-85022007771
"Golnari, P.A., Yetim, Y., Martonosi, M., Vizel, Y., Malik, S.","PPU: A control error-tolerant processor for streaming applications with formal guarantees",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","3", 43,"","",,,10.1145/2990502,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018509705&doi=10.1145%2f2990502&partnerID=40&md5=5dfbe2da5ccfd372d1b4f37e9c941ba8",Article,Scopus,2-s2.0-85018509705
"Lustig, D., Sethi, G., Bhattacharjee, A., Martonosi, M.","Transistency Models: Memory Ordering at the Hardware-OS Interface",2017,"IEEE Micro","37","3", 7948679,"88","97",,,10.1109/MM.2017.69,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021095445&doi=10.1109%2fMM.2017.69&partnerID=40&md5=c0f03ff5ebcbde81a0617fe83757ff3d",Article,Scopus,2-s2.0-85021095445
"Ham, T.J., Wu, L., Sundaram, N., Satish, N., Martonosi, M.","Graphicionado: A high-performance and energy-efficient accelerator for graph analytics",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783759,"","",,1,10.1109/MICRO.2016.7783759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009380806&doi=10.1109%2fMICRO.2016.7783759&partnerID=40&md5=f66f3d8a8059da9df7d4e9d62ac0bdfb",Conference Paper,Scopus,2-s2.0-85009380806
"Lustig, D., Sethi, G., Martonosi, M., Bhattacharjee, A.","COATCheck: Verifying memory ordering at the hardware-OS interface",2016,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","02-06-April-2016",,,"233","247",,7,10.1145/2872362.2872399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975284983&doi=10.1145%2f2872362.2872399&partnerID=40&md5=96e61f83f9b88049781d289c8650f871",Conference Paper,Scopus,2-s2.0-84975284983
"Ham, T.J., Aragón, J.L., Martonosi, M.","DeSC: Decoupled supply-compute communication management for heterogeneous architectures",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"191","203",,3,10.1145/2830772.2830800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959886175&doi=10.1145%2f2830772.2830800&partnerID=40&md5=db2e9694778b5bb93fb1dacf3125ae7d",Conference Paper,Scopus,2-s2.0-84959886175
"Manerkar, Y.A., Lustig, D., Pellauer, M., Martonosi, M.","CCICheck: Using νhb graphs to verify the coherence-consistency interface",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"26","37",,6,10.1145/2830772.2830782,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959860022&doi=10.1145%2f2830772.2830782&partnerID=40&md5=c45f05c00aec6c6b19e464fae7ec1ab9",Conference Paper,Scopus,2-s2.0-84959860022
"Yetim, O.B., Martonosi, M.","Dynamic adaptive techniques for learning application delay tolerance for mobile data offloading",2015,"Proceedings - IEEE INFOCOM","26",, 7218571,"1885","1893",,6,10.1109/INFOCOM.2015.7218571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84954243092&doi=10.1109%2fINFOCOM.2015.7218571&partnerID=40&md5=9b806fbca1da1f631d93e119de4cf447",Conference Paper,Scopus,2-s2.0-84954243092
"Lustig, D., Trippel, C., Pellauer, M., Martonosi, M.","ArMOR: Defending against memory consistency model mismatches in heterogeneous architectures",2015,"Proceedings - International Symposium on Computer Architecture","13-17-June-2015",,,"388","400",,9,10.1145/2749469.2750378,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960088471&doi=10.1145%2f2749469.2750378&partnerID=40&md5=05f78497682c44dd72cc15a65179f725",Conference Paper,Scopus,2-s2.0-84960088471
"Yetim, Y., Malik, S., Martonosi, M.","CommGuard: Mitigating communication errors in error-prone parallel execution",2015,"ACM SIGPLAN Notices","50","4",,"311","323",,1,10.1145/2694344.2694354,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951077461&doi=10.1145%2f2694344.2694354&partnerID=40&md5=34c18f283dc8d3b62b02703a70c1d6b8",Conference Paper,Scopus,2-s2.0-84951077461
"Heckey, J., Patil, S., JavadiAbhari, A., Holmes, A., Kudrow, D., Brown, K.R., Franklin, D., Chong, F.T., Martonosi, M.","Compiler management of communication and parallelism for quantum computation",2015,"ACM SIGPLAN Notices","50","4",,"445","456",,3,10.1145/2694344.2694357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951035582&doi=10.1145%2f2694344.2694357&partnerID=40&md5=159afdd9edcaf25b4904a397ae7668c5",Conference Paper,Scopus,2-s2.0-84951035582
"Yetim, Y., Malik, S., Martonosi, M.","CommGuard: Mitigating communication errors in error-prone parallel execution",2015,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","2015-January",,,"311","323",,3,10.1145/2694344.2694354,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939141072&doi=10.1145%2f2694344.2694354&partnerID=40&md5=6f972706e8353030c8c7928372071fff",Conference Paper,Scopus,2-s2.0-84939141072
"Oka, K., Jia, W., Martonosi, M., Inoue, K.","Characterization and cross-platform analysis of high-throughput accelerators",2015,"ISPASS 2015 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 7095797,"161","162",,,10.1109/ISPASS.2015.7095797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937510965&doi=10.1109%2fISPASS.2015.7095797&partnerID=40&md5=d734c4f690bcc3caa56bcd77031784aa",Conference Paper,Scopus,2-s2.0-84937510965
"Jia, W., Garza, E., Shaw, K.A., Martonosi, M.","GPU performance and power tuning using regression trees",2015,"ACM Transactions on Architecture and Code Optimization","12","2", 13,"","",,1,10.1145/2736287,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930165583&doi=10.1145%2f2736287&partnerID=40&md5=e771f2ea375e9c93278803f842449717",Article,Scopus,2-s2.0-84930165583
"Lustig, D., Pellauer, M., Martonosi, M.","Pipe Check: Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011423,"635","646",,5,10.1109/MICRO.2014.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937708853&doi=10.1109%2fMICRO.2014.38&partnerID=40&md5=0bd6504d24894532b8645176043fe351",Conference Paper,Scopus,2-s2.0-84937708853
"Heckey, J., Patil, S., JavadiAbhari, A., Holmes, A., Kudrow, D., Brown, K.R., Franklin, D., Chong, F.T., Martonosi, M.","Compiler management of communication and parallelism for quantum computation",2015,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","2015-January",,,"445","456",,3,10.1145/2694344.2694357,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939174494&doi=10.1145%2f2694344.2694357&partnerID=40&md5=77e642cab849906f7e2ab4d299d0e1a7",Conference Paper,Scopus,2-s2.0-84939174494
"Yetim, O.B., Martonosi, M.","Adaptive delay-tolerant scheduling for efficient cellular and WiFi usage",2014,"Proceeding of IEEE International Symposium on a World of Wireless, Mobile and Multimedia Networks 2014, WoWMoM 2014",,, 6918945,"","",,4,10.1109/WoWMoM.2014.6918945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908892394&doi=10.1109%2fWoWMoM.2014.6918945&partnerID=40&md5=c305069505f0da1c41eae7ce293c436a",Conference Paper,Scopus,2-s2.0-84908892394
"Själander, M., Martonosi, M., Kaxiras, S.","Power-efficient computer architectures: Recent advances",2014,"Synthesis Lectures on Computer Architecture","30",,,"1","96",,6,10.2200/S00611ED1V01Y201411CAC030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924008232&doi=10.2200%2fS00611ED1V01Y201411CAC030&partnerID=40&md5=47830fb7e9cee8a59b4c7c55117a9893",Article,Scopus,2-s2.0-84924008232
"Patil, S., Javadiabhari, A., Chiang, C.-F., Heckey, J., Martonosi, M., Chong, F.T.","Characterizing the performance effect of trials and rotations in applications that use Quantum Phase Estimation",2014,"IISWC 2014 - IEEE International Symposium on Workload Characterization",,, 6983057,"181","190",,1,10.1109/IISWC.2014.6983057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946035033&doi=10.1109%2fIISWC.2014.6983057&partnerID=40&md5=938f422acf837fe459599875f7bae48c",Conference Paper,Scopus,2-s2.0-84946035033
"Yetim, Y., Martonosi, M., Malik, S.","Extracting useful computation from error-prone processors for streaming applications",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513501,"202","207",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885678945&partnerID=40&md5=83b7b8cd38f47e4669aedb034bcc54e1",Conference Paper,Scopus,2-s2.0-84885678945
"Seznec, A., Emer, J., O'Boyle, M., Martonosi, M.","Lecture Notes in Computer Science: Preface",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5409 LNCS",,,"V","VI",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59049095400&partnerID=40&md5=402b26be3e0fa3d91ddd5ce8b571ae09",Editorial,Scopus,2-s2.0-59049095400
"Bhattacharjee, A., Contreras, G., Martonosi, M.","Full-system chip multiprocessor power evaluations using FPGA-based emulation",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"335","340",,30,10.1145/1393921.1394010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549094474&doi=10.1145%2f1393921.1394010&partnerID=40&md5=98c9811e009e458882475afc509e9507",Conference Paper,Scopus,2-s2.0-57549094474
"Isaacman, S., Martonosi, M.","Potential for collaborative caching and prefetching in largely-disconnected villages",2008,"Proceedings of the Annual International Conference on Mobile Computing and Networking, MOBICOM",,,,"23","29",,9,10.1145/1410064.1410070,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650759450&doi=10.1145%2f1410064.1410070&partnerID=40&md5=5676113f7a2a3f9edbc7dbbc30142042",Conference Paper,Scopus,2-s2.0-78650759450
"Lenders, V., Koukoumidis, E., Zhang, P., Martonosi, M.","Location-based trust for mobile user-generated content: Applications, challenges and implementations",2008,"HotMobile 2008: 9th Workshop on Mobile Computing Systems and Applications",,,,"60","64",,62,10.1145/1411759.1411775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59249084348&doi=10.1145%2f1411759.1411775&partnerID=40&md5=92c049f3a6536e3c5c13eba11d455575",Conference Paper,Scopus,2-s2.0-59249084348
"Zhong, P., Martonosi, M., Malik, S.","Boolean Satisfiability. Creating Solvers Optimized for Specific Problem Instances.",2008,"Reconfigurable Computing",,,,"613","636",,,10.1016/B978-012370522-8.50038-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882508914&doi=10.1016%2fB978-012370522-8.50038-8&partnerID=40&md5=e7c06456f8e11b286419154b12a9011c",Book Chapter,Scopus,2-s2.0-84882508914
"Contreras, G., Martonosi, M.","Characterizing and improving the performance of Intel Threading Building Blocks",2008,"2008 IEEE International Symposium on Workload Characterization, IISWC'08",,, 4636091,"57","66",,53,10.1109/IISWC.2008.4636091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56449089553&doi=10.1109%2fIISWC.2008.4636091&partnerID=40&md5=a53fb3ff4b45159689a9a12ab7de538d",Conference Paper,Scopus,2-s2.0-56449089553
"Hari, P., Ko, K., Koukoumidis, E., Kremer, U., Martonosi, M., Ottoni, D., Peh, L.-S., Zhang, P.","SARANA: Language, compiler and run-time system support for spatially aware and resource-aware mobile computing",2008,"Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences","366","1881",,"3699","3708",,4,10.1098/rsta.2008.0127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849130441&doi=10.1098%2frsta.2008.0127&partnerID=40&md5=71dd8523450ff53726fa4ef5e1e8ad54",Article,Scopus,2-s2.0-51849130441
"Zhang, P., Martonosi, M.","LOCALE: Collaborative localization estimation for sparse mobile sensor networks",2008,"Proceedings - 2008 International Conference on Information Processing in Sensor Networks, IPSN 2008",,, 4505474,"195","206",,49,10.1109/IPSN.2008.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449099283&doi=10.1109%2fIPSN.2008.63&partnerID=40&md5=99cd4155c936c3095f566f7ec3c65e83",Conference Paper,Scopus,2-s2.0-51449099283
"Chi, E., Lyon, S.A., Martonosi, M.","Deterministic error model for quantum computer simulation",2008,"Physical Review A - Atomic, Molecular, and Optical Physics","77","5", 052315,"","",,1,10.1103/PhysRevA.77.052315,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749084374&doi=10.1103%2fPhysRevA.77.052315&partnerID=40&md5=89dd280716b0b3583f68708dbc918478",Article,Scopus,2-s2.0-43749084374
"Srivastava, M.B., Bagchi, S., Corner, M., Jha, S.K., Krishnamachari, B., Martonosi, M., Poovendran, R., Raghunathan, A., Ramanathan, R., Santi, P., Rosing, T.Š., Snoeren, A.C., Trappe, W., Venkatasubramanian, N.","EIC Editorial",2008,"IEEE Transactions on Mobile Computing","7","5", 4475870,"529","532",,,10.1109/TMC.2008.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-41449091524&doi=10.1109%2fTMC.2008.45&partnerID=40&md5=062cb609e6bea919e50c74f71a194677",Editorial,Scopus,2-s2.0-41449091524
"Kaxiras, S., Martonosi, M.","Computer architecture techniques for power-efficiency",2008,"Synthesis Lectures on Computer Architecture","4",,,"1","218",,25,10.2200/S00119ED1V01Y200805CAC004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649098676&doi=10.2200%2fS00119ED1V01Y200805CAC004&partnerID=40&md5=b4782c6aed9b8544d86d57c61b5c8c8d",Article,Scopus,2-s2.0-46649098676
"Wang, Y., Martonosi, M., Peh, L.-S.","Supervised learning in sensor networks: New approaches with routing, reliability optimizations",2007,"2006 3rd Annual IEEE Communications Society on Sensor and Adhoc Communications and Networks, Secon 2006","1",, 4068128,"256","265",,1,10.1109/SAHCN.2006.288430,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43849090343&doi=10.1109%2fSAHCN.2006.288430&partnerID=40&md5=946a182ef9f1403c5507ff99af8a2c18",Conference Paper,Scopus,2-s2.0-43849090343
"Sadler, C.M., Martonosi, M.","DALi: A communication-centric data abstraction layer for energy-constrained devices in mobile sensor networks",2007,"MobiSys'07: Proceedings of the 5th International Conference on Mobile Systems, Applications and Services",,,,"99","112",,8,10.1145/1247660.1247674,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35448938073&doi=10.1145%2f1247660.1247674&partnerID=40&md5=0bb376cd0b056af40aa1c5f365e26728",Conference Paper,Scopus,2-s2.0-35448938073
"Chi, E., Lyon, S.A., Martonosi, M.","Tailoring quantum architectures to implementation style: A quantum computer for mobile and persistent qubits",2007,"Proceedings - International Symposium on Computer Architecture",,,,"198","209",,6,10.1145/1250662.1250687,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348854361&doi=10.1145%2f1250662.1250687&partnerID=40&md5=3e51b0dc969866ff00d46fba25fd1d36",Conference Paper,Scopus,2-s2.0-35348854361
"Contreras, G., Martonosi, M., Peng, J., Lueh, G.-Y., Ju, R.","The XTREM Power and Performance Simulator for the Intel XScale Core: Design and Experiences",2007,"ACM Transactions on Embedded Computing Systems","6","1",,"4","",,24,10.1145/1210268.1210272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015272442&doi=10.1145%2f1210268.1210272&partnerID=40&md5=5abceaa8358de42e3be85207c9e3687b",Article,Scopus,2-s2.0-85015272442
"Zhang, P., Martonosi, M.","Energy adaptation techniques to optimize data delivery in store-and-forward sensor networks",2006,"SenSys'06: Proceedings of the Fourth International Conference on Embedded Networked Sensor Systems",,,,"405","406",,1,10.1145/1182807.1182878,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547481859&doi=10.1145%2f1182807.1182878&partnerID=40&md5=a39551ca2a636aee20406e7bb12f5b43",Conference Paper,Scopus,2-s2.0-34547481859
"Donald, J., Martonosi, M.","Power efficiency for variation-tolerant multicore processors",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"304","309",,48,10.1145/1165573.1165645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247281020&doi=10.1145%2f1165573.1165645&partnerID=40&md5=7df3f5e956056439414122095e075ce7",Conference Paper,Scopus,2-s2.0-34247281020
"Sadler, C.M., Martonosi, M.","Data compression algorithms for energy-constrained devices in delay tolerant networks",2006,"SenSys'06: Proceedings of the Fourth International Conference on Embedded Networked Sensor Systems",,,,"265","278",,150,10.1145/1182807.1182834,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547441351&doi=10.1145%2f1182807.1182834&partnerID=40&md5=09a8fa6948b8b28d48e3812ec9f8208b",Conference Paper,Scopus,2-s2.0-34547441351
"Donald, J., Martonosi, M.","Techniques for multicore thermal management: Classification and new exploration",2006,"Proceedings - International Symposium on Computer Architecture","2006",, 1635942,"78","88",,302,10.1109/ISCA.2006.39,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845904113&doi=10.1109%2fISCA.2006.39&partnerID=40&md5=4282784a1e73dd638cbcdb421a4c86f8",Conference Paper,Scopus,2-s2.0-33845904113
"Contreras, G., Martonosi, M.","Techniques for real-system characterization of Java virtual machine energy and power behavior",2006,"Proceedings of the 2006 IEEE International Symposium on Workload Characterization, IISWC - 2006",,, 4086131,"29","38",,4,10.1109/IISWC.2006.302727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48449086426&doi=10.1109%2fIISWC.2006.302727&partnerID=40&md5=a38737a44267a346874dd34c0c1ef5ca",Conference Paper,Scopus,2-s2.0-48449086426
"Wang, Y., Want, C.-Y., Martonosi, M., Peh, L.-S.","Transport layer approaches for improving idle energy in challenged sensor networks",2006,"Proceedings of ACM SIGCOMM 2006 - Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication","2006",,,"253","260",,8,10.1145/1162654.1162663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247369381&doi=10.1145%2f1162654.1162663&partnerID=40&md5=78eae9882d6fa4cd198417df004a1693",Conference Paper,Scopus,2-s2.0-34247369381
"Isci, C., Contreras, G., Martonosi, M.","Live, runtime phase monitoring and prediction on real systems with application to dynamic power management",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041860,"359","370",,164,10.1109/MICRO.2006.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949023020&doi=10.1109%2fMICRO.2006.30&partnerID=40&md5=a5a4fe079f739b89d932eee5bcc5153d",Conference Paper,Scopus,2-s2.0-36949023020
"Zhang, P., Sadler, C.M., Martonosi, M.","Middleware for long-term deployment of delay-tolerant sensor networks",2006,"ACM International Conference Proceeding Series","218",,,"13","18",,2,10.1145/1176866.1176869,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547342517&doi=10.1145%2f1176866.1176869&partnerID=40&md5=6b60c633d6d3c67644685f2792c4aa93",Conference Paper,Scopus,2-s2.0-34547342517
"Isci, C., Buyuktosunoglu, A., Cher, C.-Y., Bose, P., Martonosi, M.","An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041859,"347","358",,338,10.1109/MICRO.2006.8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949001469&doi=10.1109%2fMICRO.2006.8&partnerID=40&md5=854e1c72d2d49417d0dabd4ac3c853e4",Conference Paper,Scopus,2-s2.0-36949001469
"Martonosi, M.R.","Message from the program chair",2006,"ACM SIGPLAN Notices","41","11",,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846477166&partnerID=40&md5=c4d15faf42e4ac9c98bb887827b5ef63",Editorial,Scopus,2-s2.0-33846477166
"Martonosi, M.","Embedded systems in the wild: ZebraNet software, hardware, and deployment experiences",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"1","",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746096980&partnerID=40&md5=e4d7d96877db71129233b5f93fd83466",Conference Paper,Scopus,2-s2.0-33746096980
"Wang, Y., Martonosi, M., Peh, L.-S.","A supervised learning approach for routing optimizations in wireless sensor networks",2006,"REALMAN 2006 - Proceedings of Second International Workshop on Multi-hop Ad Hoc Networks: from Theory to Reality","2006",,,"79","86",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745933058&partnerID=40&md5=ccb428226489fdeb0ecc11319287c490",Conference Paper,Scopus,2-s2.0-33745933058
"Martonosi, M.","Embedded systems in the wild: ZebraNet software, hardware, and deployment experiences",2006,"ACM SIGPLAN Notices","41","7",,"1","",,14,10.1145/1159974.1134651,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748990148&doi=10.1145%2f1159974.1134651&partnerID=40&md5=401b6096c86fcb2c91c50753febd60b9",Review,Scopus,2-s2.0-33748990148
"Donald, J., Martonosi, M.","An efficient, practical parallelization methodology for multicore architecture simulation",2006,"IEEE Computer Architecture Letters","5","2",,"","",,25,10.1109/L-CA.2006.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846698814&doi=10.1109%2fL-CA.2006.14&partnerID=40&md5=c85b0b23d0da3031c85dc71b963c2847",Article,Scopus,2-s2.0-33846698814
"Wu, Q., Martonosi, M., Clark, D.W., Reddi, V.J., Connors, D., Wu, Y., Lee, J., Brooks, D.","Dynamic-compiler-driven control for microprocessor energy and performance",2006,"IEEE Micro","26","1",,"119","129",,21,10.1109/MM.2006.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644926093&doi=10.1109%2fMM.2006.9&partnerID=40&md5=f0840a923b3218f65e14f24a2e3373a5",Article,Scopus,2-s2.0-33644926093
"Wang, Y., Jain, S., Martonosi, M., Fall, K.","Erasure-coding based routing for opportunistic networks",2005,"Proceedings of ACM SIGCOMM 2005 Workshops: Conference on Computer Communications",,,,"229","236",,138,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244484256&partnerID=40&md5=ec7b8deb66c02591cac6eab873b35989",Conference Paper,Scopus,2-s2.0-29244484256
"Contreras, G., Martonosi, M.","Power prediction for intel XScale® processors using performance monitoring unit events",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"221","226",,176,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444464524&partnerID=40&md5=d22873d70ada92dd833c22cf5aeee3ba",Conference Paper,Scopus,2-s2.0-28444464524
"Xie, F., Martonosi, M., Malik, S.","Bounds on power savings using runtime dynamic voltage scaling: An exact algorithm and a linear-time heuristic approximation",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"287","292",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444433830&partnerID=40&md5=5d548c401e413ccdfe66df14ca6d1c26",Conference Paper,Scopus,2-s2.0-28444433830
"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.","Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"178","189",,36,10.1109/HPCA.2005.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244473719&doi=10.1109%2fHPCA.2005.43&partnerID=40&md5=cdc7a58cc0efb2c90c8e6e5fab29657c",Conference Paper,Scopus,2-s2.0-28244473719
"Juang, P., Wu, Q., Peh, L.-S., Martonosi, M., Clark, D.W.","Coordinated, distributed, formal energy management of chip multiprocessors",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"127","130",,47,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244452976&partnerID=40&md5=9a49575584dedb7829245408b201ea72",Conference Paper,Scopus,2-s2.0-28244452976
"Isci, C., Martonosi, M.","Detecting recurrent phase behavior under real-system variability",2005,"Proceedings of the 2005 IEEE International Symposium on Workload Characterization, IISWC-2005","2005",, 1525997,"13","23",,7,10.1109/IISWC.2005.1525997,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749052085&doi=10.1109%2fIISWC.2005.1525997&partnerID=40&md5=2018dc2e1c22364c46bbb32d8562dc51",Conference Paper,Scopus,2-s2.0-33749052085
"Wu, Q., Reddi, V.J., Wu, Y., Lee, J., Connors, D., Brooks, D., Martonosi, M., Clark, D.W.","A dynamic compilation framework for controlling microprocessor energy and performance",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540966,"271","282",,109,10.1109/MICRO.2005.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644928947&doi=10.1109%2fMICRO.2005.7&partnerID=40&md5=0c08ce30cc37b6a952ec730fda14f4ec",Conference Paper,Scopus,2-s2.0-33644928947
"Xie, F., Martonosi, M., Malik, S.","Efficient behavior-driven runtime dynamic voltage scaling policies",2005,"CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",,,,"105","110",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644536618&partnerID=40&md5=d428a9116a656859b81093b4ace338d6",Conference Paper,Scopus,2-s2.0-27644536618
"Isci, C., Buyuktosunoglu, A., Martonosi, M.","Long-term workload phases: Duration predictions and applications to DVFS",2005,"IEEE Micro","25","5",,"39","51",,44,10.1109/MM.2005.93,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244444057&doi=10.1109%2fMM.2005.93&partnerID=40&md5=b777ea14589a030c18f164dfc027524f",Article,Scopus,2-s2.0-28244444057
"Wu, Q., Juang, P., Martonosi, M., Peh, L.-S., Clark, D.W.","Formal control techniques for power-performance management",2005,"IEEE Micro","25","5",,"52","62",,66,10.1109/MM.2005.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244458007&doi=10.1109%2fMM.2005.87&partnerID=40&md5=aa1fbcdfd7b13c3b9e5df1b327ec061a",Article,Scopus,2-s2.0-28244458007
"Zhang, P., Sadler, C.M., Lyon, S.A., Martonosi, M.","Hardware design experiences in ZebraNet",2004,"SenSys'04 - Proceedings of the Second International Conference on Embedded Networked Sensor Systems",,,,"227","238",,257,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644529341&partnerID=40&md5=5bf700d256af992f6ff08c0cffd84972",Conference Paper,Scopus,2-s2.0-27644529341
"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.","Formal online methods for voltage/frequency control in multiple clock domain microprocessors",2004,"11th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XI",,,,"248","259",,77,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12844283854&partnerID=40&md5=b8be33d5be732304eff2b0d522709a17",Conference Paper,Scopus,2-s2.0-12844283854
"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.","Formal online methods for voltage/frequency control in multiple clock domain microprocessors",2004,"Operating Systems Review (ACM)","38","5",,"248","259",,10,10.1145/1037949.1024423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845385146&doi=10.1145%2f1037949.1024423&partnerID=40&md5=12dc98b2a69e0397dc10cb73d2a833c9",Conference Paper,Scopus,2-s2.0-33845385146
"Wu, Q., Juang, P., Martonosi, M., Clark, D.W.","Formal online methods for voltage/frequency control in multiple clock domain microprocessors",2004,"ACM SIGPLAN Notices","39","11",,"248","259",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12344269163&partnerID=40&md5=4db67983fad700a8a11bcc405b0bd094",Conference Paper,Scopus,2-s2.0-12344269163
"Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.-Y.","XTREM: A power simulator for the intel Xscale® core",2004,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"115","125",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544372203&partnerID=40&md5=686e857ab47104db118cc0101dd37dfd",Conference Paper,Scopus,2-s2.0-4544372203
"Liu, T., Sadler, C.M., Zhang, P., Martonosi, M.","Implementing software on resource-constrained mobile sensors: Experiences with Impala and ZebraNet",2004,"MobiSys 2004 - Second International Conference on Mobile Systems, Applications and Services",,,,"256","269",,96,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544225018&partnerID=40&md5=8d475d3fa73e94ee533d7fd3cb70cc82",Conference Paper,Scopus,2-s2.0-4544225018
"Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.-Y.","XTREM: A power simulator for the intel XScale® core",2004,"ACM SIGPLAN Notices","39","7",,"115","125",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544333836&partnerID=40&md5=69b048d59628460a3eeea53f62160425",Conference Paper,Scopus,2-s2.0-4544333836
"Joseph, R., Martonosi, M., Hu, Z.","Spectral analysis for characterizing program power and performance",2004,"2004 IEEE International Symposium on Performance Analysis of Systems and Software",,,,"151","160",,9,10.1109/ISPASS.2004.1291367,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2642517302&doi=10.1109%2fISPASS.2004.1291367&partnerID=40&md5=70d3d3655a0796e88326cea10b576a00",Conference Paper,Scopus,2-s2.0-2642517302
"Joseph, R., Hu, Z., Martonosi, M.","Wavelet analysis for microprocessor design: Experiences with wavelet-based dI/dt characterization",2004,"IEEE High-Performance Computer Architecture Symposium Proceedings","10",,,"36","46",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342531622&partnerID=40&md5=8a4c1cece752094b893f7b301f1c9a4d",Conference Paper,Scopus,2-s2.0-2342531622
"Brooks, D., Bose, P., Martonosi, M.","Power-performance simulation: Design and validation strategies",2004,"Performance Evaluation Review","31","4",,"13","18",,9,10.1145/1054907.1054911,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645780644&doi=10.1145%2f1054907.1054911&partnerID=40&md5=fd2e604fa1bf8aa602f38cde97c534a3",Conference Paper,Scopus,2-s2.0-33645780644
"Xie, F., Martonosi, M., Malik, S.","Intraprogram Dynamic Voltage Scaling: Bounding Opportunities with Analytic Modeling",2004,"ACM Transactions on Architecture and Code Optimization","1","3",,"323","367",,29,10.1145/1022969.1022973,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84982859985&doi=10.1145%2f1022969.1022973&partnerID=40&md5=37ccbbed61e34547c7c1c2a037a4787f",Article,Scopus,2-s2.0-84982859985
"Juang, P., Martonosi, M., Clark, D.W., Skadron, K., Hu, Z., Diodato, P.W., Kaxiras, S.","Implementing Branch-Predictor Decay Using Quasi-Static Memory Cells",2004,"ACM Transactions on Architecture and Code Optimization","1","2",,"180","219",,12,10.1145/1011528.1011531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349094363&doi=10.1145%2f1011528.1011531&partnerID=40&md5=fd19633b2e3aba6a93abf406211d083b",Article,Scopus,2-s2.0-47349094363
"Liu, T., Martonosi, M.","Impala: A middleware system for managing autonomic, parallel sensor systems",2003,"ACM SIGPLAN Notices","38","10",,"107","118",,24,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442337671&partnerID=40&md5=87621254acd0f3f87a9ff00e5f598205",Article,Scopus,2-s2.0-1442337671
"Skadron, K., Martonosi, M., August, D.I., Hill, M.D., Lilja, D.J., Pai, V.S.","Challenges in computer architecture evaluation",2003,"Computer","36","8",,"30","36",,59,10.1109/MC.2003.1220579,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0043065551&doi=10.1109%2fMC.2003.1220579&partnerID=40&md5=a715cda055be83b854d5e821c83eeca7",Article,Scopus,2-s2.0-0043065551
"Liu, T., Martonosi, M.","Impala: A middleware system for managing autonomic, parallel sensor systems",2003,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",,,,"107","118",,130,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038040081&partnerID=40&md5=bfc2d844b8fa117a890668d09a04ad8b",Conference Paper,Scopus,2-s2.0-0038040081
"Xie, F., Martonosi, M., Malik, S.","Compile-time dynamic voltage scaling settings: Opportunities and limits",2003,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"49","62",,65,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037702246&partnerID=40&md5=5809db4fc639ee201eb41269ef686a11",Conference Paper,Scopus,2-s2.0-0037702246
"Hu, Z., Kaxiras, S., Martonosi, M.","Timekeeping techniques for predicting and optimizing memory behavior",2003,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"157+166","167+485",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037969187&partnerID=40&md5=45fcae37978e40f4a4333f2bbea03c5c",Conference Paper,Scopus,2-s2.0-0037969187
"Xie, F., Martonosi, M., Malik, S.","Compile-time dynamic voltage scaling settings: Opportunities and limits",2003,"ACM SIGPLAN Notices","38","5",,"49","62",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442313460&partnerID=40&md5=c8cba667ddd678ae8c2c647f44e419ea",Conference Paper,Scopus,2-s2.0-1442313460
"Isci, C., Martonosi, M.","Runtime power monitoring in high-end processors: Methodology and empirical data",2003,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2003-January",, 1253186,"93","104",,206,10.1109/MICRO.2003.1253186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944414165&doi=10.1109%2fMICRO.2003.1253186&partnerID=40&md5=99f5cf447bd12c523bf066899b63992d",Conference Paper,Scopus,2-s2.0-84944414165
"Joseph, R., Brooks, D., Martonosi, M.","Control techniques to eliminate voltage emergencies in high performance processors",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183526,"79","90",,90,10.1109/HPCA.2003.1183526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244397252&doi=10.1109%2fHPCA.2003.1183526&partnerID=40&md5=502d4f1f7ab776f0e341a17ae06f0403",Conference Paper,Scopus,2-s2.0-16244397252
"Hu, Z., Martonosi, M., Kaxiras, S.","TCP: Tag correlating prefetchers",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183549,"317","326",,36,10.1109/HPCA.2003.1183549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951763686&doi=10.1109%2fHPCA.2003.1183549&partnerID=40&md5=0ef940f768617099028c9a4a8bdb943e",Conference Paper,Scopus,2-s2.0-79951763686
"Juang, P., Oki, H., Wang, Y., Martonosi, M., Peh, L.-S., Rubenstein, D.","Energy-efficient computing for wildlife tracking: Design tradeoffs and early experiences with ZebraNet",2002,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"96","107",,1095,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036949534&partnerID=40&md5=b5de2c03710d8724ed43616b9b6b1735",Conference Paper,Scopus,2-s2.0-0036949534
"Hu, Z., Juang, P., Diodato, P., Kaxiras, S., Skadron, K., Martonosi, M., Clark, D.W.","Managing leakage for transient data: Decay and quasi-static 4T memory cells",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"52","55",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036953963&partnerID=40&md5=ae62f74e657cda4ce46df72e9e89e49e",Conference Paper,Scopus,2-s2.0-0036953963
"Hu, Z., Kaxiras, S., Martonosi, M.","Let Caches Decay: Reducing Leakage Energy via Exploitation of Cache Generational Behavior",2002,"ACM Transactions on Computer Systems","20","2",,"161","190",,33,10.1145/507052.507055,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0345757132&doi=10.1145%2f507052.507055&partnerID=40&md5=45f27c3308e2d96930b17eb4f12ed459",Article,Scopus,2-s2.0-0345757132
"Hu, Z., Kaxiras, S., Martonosi, M.","Timekeeping in the memory system: Predicting and optimizing memory behaviour",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"209","220",,92,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036290538&partnerID=40&md5=2b1be9e41b672ea3500073467096456a",Conference Paper,Scopus,2-s2.0-0036290538
"Juangt, P., Hu, Z., Martonosi, M., Clark, D.","Implementing decay techniques using 4t quasi-static memory cells",2002,"IEEE Computer Architecture Letters","1","1",,"10","",,1,10.1109/L-CA.2002.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008026157&doi=10.1109%2fL-CA.2002.5&partnerID=40&md5=bbea5129be9a53ef071a97c826dae745",Article,Scopus,2-s2.0-85008026157
"Hu, Z., Juang, P., Skadron, K., Clark, D., Martonosi, M.","Applying decay strategies to branch predictors for leakage energy savings",2002,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"442","445",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036398350&partnerID=40&md5=f0ec64edee11a3abc1e3b4d6e2f628bc",Conference Paper,Scopus,2-s2.0-0036398350
"Joseph, R., Martonosi, M.","Run-time power estimation in high performance microprocessors",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"135","140",,146,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034863954&partnerID=40&md5=7facbf62e1162e624cc9ad79359ae195",Conference Paper,Scopus,2-s2.0-0034863954
"Brooks, David, Martonosi, Margaret","Dynamic thermal management for high-performance microprocessors",2001,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"171","182",,475,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034836755&partnerID=40&md5=765fe46b8e9e93be5fe60b8412187f5c",Conference Paper,Scopus,2-s2.0-0034836755
"Brooks, D., Martonosi, M., Wellman, J.-D., Bose, P.","Power-performance modeling and tradeo analysis for a high end microprocessor",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2008",,,"126","136",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347345913&partnerID=40&md5=c436d52782bf31d5d36e06bee69eebb0",Conference Paper,Scopus,2-s2.0-0347345913
"Kaxiras, S., Hu, Z., Martonosi, M.","Cache decay: Exploiting generational behavior to reduce cache leakage power",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"240","251",,462,10.1109/ISCA.2001.937453,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034856732&doi=10.1109%2fISCA.2001.937453&partnerID=40&md5=039924004b9856309a56211fa72a50ac",Article,Scopus,2-s2.0-0034856732
"Luo, Z., Martonosi, M.","Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques",2000,"IEEE Transactions on Computers","49","3",,"208","218",,43,10.1109/12.841125,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033733825&doi=10.1109%2f12.841125&partnerID=40&md5=aede3a6f4bda05235b577e112103a4c2",Article,Scopus,2-s2.0-0033733825
"Zhou, X., Martonosi, M.","Augmenting modern superscalar architectures with configurable extended instructions",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1800 LNCS",,,"941","950",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876385227&partnerID=40&md5=e31c119b079af7a2750c886ba9bafdef",Conference Paper,Scopus,2-s2.0-84876385227
"Skadron, K., Martonosi, M., Clark, D.W.","Speculative updates of local and global branch history: A quantitative analysis",2000,"Journal of Instruction-Level Parallelism","2",,,"","",23,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0009582811&partnerID=40&md5=bf352eef102d2878904bbf8775330eee",Review,Scopus,2-s2.0-0009582811
"Skadron, Kevin, Martonosi, Margaret, Clark, Douglas W.","Taxonomy of branch mispredictions, and alloyed prediction as a robust solution to wrong-history mispredictions",2000,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"199","206",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034510496&partnerID=40&md5=1fbfa78226de505e242e58de31933a4e",Conference Paper,Scopus,2-s2.0-0034510496
"Brooks, D., Martonosi, M.","Value-based clock gating and operation packing: Dynamic strategies to improving processor power and performance",2000,"ACM Transactions on Computer Systems","18","2",,"89","126",,44,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0002525825&partnerID=40&md5=bda57d62cce95a93d1022cdcf2fbdda4",Article,Scopus,2-s2.0-0002525825
"Zhong, P., Martonosi, M., Ashar, P.","FPGA-based SAT solver architecture with near-zero synthesis and layout overhead",2000,"IEE Proceedings: Computers and Digital Techniques","147","3",,"135","141",,18,10.1049/ip-cdt:20000482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034187507&doi=10.1049%2fip-cdt%3a20000482&partnerID=40&md5=6dbb01f9af19f64250e659c3187821ef",Article,Scopus,2-s2.0-0034187507
"Stefanović, D., Martonosi, M.","On availability of bit-narrow operations in general-purpose applications",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1896",,,"412","422",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947577213&partnerID=40&md5=3eb54c288cbed0ca77c6d05fcb34312b",Conference Paper,Scopus,2-s2.0-84947577213
"Ghosh, Somnath, Martonosi, Margaret, Malik, Sharad","Automated cache optimizations using CME driven diagnosis",2000,"Proceedings of the International Conference on Supercomputing",,,,"316","326",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033689722&partnerID=40&md5=f77471cf4accbe4c92ab3ac848f837d5",Conference Paper,Scopus,2-s2.0-0033689722
"Brooks, David, Tiwari, Vivek, Martonosi, Margaret","Wattch: A framework for architectural-level power analysis and optimizations",2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"83","94",,1885,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033719421&partnerID=40&md5=9a7e6964789900cd69a4e73c6ed9d7c9",Conference Paper,Scopus,2-s2.0-0033719421
"Luo, Z., Martonosi, M., Ashar, P.","Edge-endpoint-based configurable hardware architecture for VLSI layout Design Rule Checking",2000,"VLSI Design","10","3",,"249","263",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033879248&partnerID=40&md5=6ff9312f75a9be40329347ba38b1ed70",Article,Scopus,2-s2.0-0033879248
"Luo, Z., Martonosi, M., Ashar, P.","An edge-endpoint-based configurable hardware architecture for VLSI CAD layout design rule checking",1999,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings",,,,"158","167",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033488518&partnerID=40&md5=46d37d31e84c437ed959ae19b2bd2302",Conference Paper,Scopus,2-s2.0-0033488518
"Martonosi, M., Karlin, S., Liao, C., Clark, D.W.","Performance monitoring infrastructure in Shrimp multicomputers",1999,"International Journal of Parallel and Distributed Systems and Networks","2","3",,"126","133",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033308862&partnerID=40&md5=af29e8b17bc601621c26ab4f56a48594",Article,Scopus,2-s2.0-0033308862
"Skadron, K., Ahuja, P.S., Martonosi, M., Clark, D.W.","Branch prediction, instruction-window size, and cache size: Performance trade-offs and simulation techniques",1999,"IEEE Transactions on Computers","48","11",,"1260","1281",,58,10.1109/12.811115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033220924&doi=10.1109%2f12.811115&partnerID=40&md5=5e0456b6571c739883c1864cb2d5a396",Article,Scopus,2-s2.0-0033220924
"Ghosh, S., Martonosi, M., Malik, S.","Cache miss equations: A compiler framework for analyzing and tuning memory behavior",1999,"ACM Transactions on Programming Languages and Systems","21","4",,"703","746",,153,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0001714824&partnerID=40&md5=c3e18536c93922682760da3aad3ef8a0",Article,Scopus,2-s2.0-0001714824
"Liao, C., Martonosi, M., Clark, D.W.","Adaptive globally-synchronizing clock algorithm and its implementation on a Myrinet-based PC cluster",1999,"Performance Evaluation Review","27","1",,"200","201",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032666384&partnerID=40&md5=ea9acbde78c202578cd2ff211bd636e7",Article,Scopus,2-s2.0-0032666384
"Brooks, D., Martonosi, M.","Implementing application-specific cache-coherence protocols in configurable hardware",1999,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1602",,,"181","195",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947938437&partnerID=40&md5=c783cb7bd242dd80d2948f06bb2b9429",Conference Paper,Scopus,2-s2.0-84947938437
"Brooks, David, Martonosi, Margaret","Dynamically exploiting narrow width operands to improve processor power and performance",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"13","22",,161,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032778066&partnerID=40&md5=0b1ccd8bef3ba89bb87f8558c5d6e61a",Conference Paper,Scopus,2-s2.0-0032778066
"Liao, Cheng, Martonosi, Margaret, Clark, Douglas W.","Experience with an adaptive globally-synchronizing clock algorithm",1999,"Annual ACM Symposium on Parallel Algorithms and Architectures",,,,"106","114",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032639272&partnerID=40&md5=6e1ebcff79ecc4a6c057c0325dfcc85b",Article,Scopus,2-s2.0-0032639272
"Zhong, P., Martonosi, M., Ashar, P., Malik, S.","Using configurable computing to accelerate Boolean satisfiability",1999,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","18","6",,"861","868",,27,10.1109/43.766733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032671229&doi=10.1109%2f43.766733&partnerID=40&md5=d44a5bb158faed5629180bd971d14a58",Article,Scopus,2-s2.0-0032671229
"Hall, M.W., Martonosi, M.","Adaptive parallelism in compiler-parallelized code",1998,"Concurrency Practice and Experience","10","14",,"1235","1250",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032276282&partnerID=40&md5=f14965c55bbf175cdeb6221306a9e5fd",Article,Scopus,2-s2.0-0032276282
"Luo, Z., Martonosi, M.","Using delayed addition techniques to accelerate integer and floating-point calculations in configurable hardware",1998,"Proceedings of SPIE - The International Society for Optical Engineering","3526",,,"202","211",,2,10.1117/12.327033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038636476&doi=10.1117%2f12.327033&partnerID=40&md5=f462f24f5f8c8a0fb6c9733ee27d7349",Conference Paper,Scopus,2-s2.0-0038636476
"Ghosh, S., Martonosi, M., Malik, S.","Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity",1998,"Operating Systems Review (ACM)","32","5",,"228","239",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0542404060&partnerID=40&md5=2ce7dbcae3b5532cd931bc66047ad23b",Article,Scopus,2-s2.0-0542404060
"Skadron, Kevin, Ahuja, Pritpal S., Martonosi, Margaret, Clark, Douglas W.","Improving prediction for procedure returns with return-address-stack repair mechanisms",1998,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"259","271",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032309658&partnerID=40&md5=5051458539a6a28aecb72190151fe20e",Conference Paper,Scopus,2-s2.0-0032309658
"Ghosh, S., Martonosi, M., Malik, S.","Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity",1998,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","33","11",,"228","239",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347468637&partnerID=40&md5=62012a869abe31a0dfe66e6b951962d5",Article,Scopus,2-s2.0-0347468637
"Horowitz, M., Martonosi, M., Mowry, T.C., Smith, M.D.","Informing Memory Operations: Memory Performance Feedback Mechanisms and Their Applications",1998,"ACM Transactions on Computer Systems","16","2",,"170","205",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032058458&partnerID=40&md5=4941bbb1d8aae148bc429e872451df76",Article,Scopus,2-s2.0-0032058458
"Liao, Cheng, Martonosi, Margaret, Clark, Douglas W.","Performance monitoring in a Myrinet-connected shrimp cluster",1998,"Proceedings of the SPDT: SIGMETRICS Symposium on Parallel and Distributed Tools",,,,"21","29",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031642621&partnerID=40&md5=6cbd628b23611302c79a272abf3e805b",Conference Paper,Scopus,2-s2.0-0031642621
"Zhong, Peixin, Ashar, Pranav, Malik, Sharad, Martonosi, Margaret","Using reconfigurable computing techniques to accelerate problems in the CAD domain: A case study with Boolean satisfiability",1998,"Proceedings - Design Automation Conference",,,,"194","199",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031624029&partnerID=40&md5=58addc497a3eaeba656c75eb0cf4c848",Conference Paper,Scopus,2-s2.0-0031624029
"Ghosh, Somnath, Martonosi, Margaret, Malik, Sharad","Precise miss analysis for program transformations with caches of arbitrary associativity",1998,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"228","239",,56,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031611719&partnerID=40&md5=69712e155131ecf322016c4d0ff98a78",Conference Paper,Scopus,2-s2.0-0031611719
"Zhong, P., Martonosi, M., Ashar, P., Malik, S.","Solving boolean satisfiability with dynamic hardware configurations",1998,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1482",,,"326","335",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846027103&partnerID=40&md5=f0d73c77939ad0d851fb4db8e3d48000",Conference Paper,Scopus,2-s2.0-33846027103
"Ahuja, Pritpal S., Skadron, Kevin, Martonosi, Margaret, Clark, Douglas W.","Multipath execution: opportunities and limits",1998,"Proceedings of the International Conference on Supercomputing",,,,"101","108",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031618881&partnerID=40&md5=278f30ed24520b4be174dab3bfded455",Conference Paper,Scopus,2-s2.0-0031618881
"Liao, Cheng, Jiang, Dongming, Iftode, Liviu, Martonosi, Margaret, Clark, Douglas W.","Monitoring shared virtual memory performance on a Myrinet-based PC cluster",1998,"Proceedings of the International Conference on Supercomputing",,,,"251","258",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031622038&partnerID=40&md5=96ca47b7d9ddbd1d3732fa05f8764d91",Conference Paper,Scopus,2-s2.0-0031622038
"Blumrich, Matthias A., Alpert, Richard D., Chen, Yuqun, Clark, Douglas W., Damianakis, Stefanos N., Dubnicki, Cezary, Felten, Edward W., Iftode, Liviu, Li, Kai, Martonosi, Margaret, Shillner, Robert A.","Design choices in the SHRIMP system: an empirical study",1998,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"330","341",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031593998&partnerID=40&md5=00fed5eb7792e125e6915b89341e3fbc",Conference Paper,Scopus,2-s2.0-0031593998
"Stenström, P., Hagersten, E., Lilja, D.J., Martonosi, M., Venugopal, M.","Trends in shared memory multiprocessing",1997,"Computer","30","12",,"44","50",,20,10.1109/2.642814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031338702&doi=10.1109%2f2.642814&partnerID=40&md5=440a7a126178bdf6e5527321b64a6f55",Review,Scopus,2-s2.0-0031338702
"Ghosh, Somnath, Martonosi, Margaret, Malik, Sharad","Cache miss equations: an analytical representation of cache misses",1997,"Proceedings of the International Conference on Supercomputing",,,,"317","324",,95,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030675463&partnerID=40&md5=20bd18a5f767d4a7d1b0fbe304877995",Conference Paper,Scopus,2-s2.0-0030675463
"Malik, Sharad, Martonosi, Margaret, Li, Yau-Tsun Steven","Static timing analysis of embedded software",1997,"Proceedings - Design Automation Conference",,,,"147","152",,61,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030679977&partnerID=40&md5=cb068e8b0adbb3554c8f9a0d7b7db214",Conference Paper,Scopus,2-s2.0-0030679977
"Zhong, Peixin, Martonosi, Margaret","Using reconfigurable hardware to customize memory hierarchies",1996,"Proceedings of SPIE - The International Society for Optical Engineering","2914",,,"237","248",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030373696&partnerID=40&md5=8ee220bc07ab88cdd7443a34e256a6c1",Article,Scopus,2-s2.0-0030373696
"Torrie, E., Martonosi, M., Tseng, C.-W., Hall, M.W.","Characterizing the memory behavior of compiler-parallelized applications",1996,"IEEE Transactions on Parallel and Distributed Systems","7","12",,"1224","1237",,11,10.1109/71.553272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030403093&doi=10.1109%2f71.553272&partnerID=40&md5=15b401840665337adeafa627a2c40f61",Article,Scopus,2-s2.0-0030403093
"Torrie, E., Martonosi, M., Hall, M.W.","Memory referencing behavior in compiler-parallelized applications",1996,"International Journal of Parallel Programming","24","4",,"349","376",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030211437&partnerID=40&md5=8a7fa7a9ad014003946825af5f73a737",Article,Scopus,2-s2.0-0030211437
"Martonosi, M., Ofelt, D., Heinrich, M.","Integrating performance monitoring and communication in parallel computers",1996,"Performance Evaluation Review","24","1",,"138","147",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030146187&partnerID=40&md5=690d8945d306415d1e8b58f2d342d598",Article,Scopus,2-s2.0-0030146187
"Martonosi, Margaret, Clark, Douglas W., Mesarina, Malena","SHRIMP performance monitor: design and applications",1996,"Proceedings of the SPDT: SIGMETRICS Symposium on Parallel and Distributed Tools",,,,"61","69",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029706594&partnerID=40&md5=43de0ceb91d2ed6ad80b538d0b688e9c",Conference Paper,Scopus,2-s2.0-0029706594
"Horowitz, Mark, Martonosi, Margaret, Mowry, Todd C., Smith, Michael D.","Informing memory operations: providing memory performance feedback in modern processors",1996,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"260","270",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029666630&partnerID=40&md5=10ab0dd06a1c9507dc2ed0c4c1273162",Conference Paper,Scopus,2-s2.0-0029666630
"Torrie, Evan, Tseng, Chau-Wen, Martonosi, Margaret, Hall, Mary W.","Evaluating the impact of advanced memory systems on compiler-parallelized codes",1995,"Parallel Architectures and Compilation Techniques - Conference Proceedings",,,,"204","213",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029194338&partnerID=40&md5=6a5db92485b47565166d6c7e6cdb4df5",Conference Paper,Scopus,2-s2.0-0029194338
"Martonosi, M., Gupta, A., Anderson, T.E.","Tuning Memory Performance of Sequential and Parallel Programs",1995,"Computer","28","4",,"32","40",,16,10.1109/2.375175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029290849&doi=10.1109%2f2.375175&partnerID=40&md5=c6b3a8fce41a6e715e8493a0bc87674a",Article,Scopus,2-s2.0-0029290849
"Martonosi, Margaret, Gupta, Anoop","Tradeoffs in message passing and shared memory implementations of a standard cell router",1989,"Proceedings of the International Conference on Parallel Processing","3",,,"88","96",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024910422&partnerID=40&md5=823a0b9f6378c6cb29dc75d76e7b975f",Conference Paper,Scopus,2-s2.0-0024910422
