{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500690083697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500690083703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 21 20:21:23 2017 " "Processing started: Fri Jul 21 20:21:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500690083703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690083703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690083703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500690084035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500690084035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hyperram_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram_types " "Found design unit 1: hyperram_types" {  } { { "hyperram_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500690091771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690091771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500690091776 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500690091776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690091776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hyperram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram-rtl " "Found design unit 1: hyperram-rtl" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500690091780 ""} { "Info" "ISGN_ENTITY_NAME" "1 hyperram " "Found entity 1: hyperram" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500690091780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690091780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500690091802 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ram_strobe_prev master.vhd(194) " "VHDL Variable Declaration warning at master.vhd(194): used initial value expression for variable \"ram_strobe_prev\" because variable was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 194 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500690091803 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_rst ram_rst master.vhd(32) " "Bidirectional port \"ram_rst\" at master.vhd(32) has a one-way connection to bidirectional port \"t_ram_rst\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 32 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_cs_n ram_cs_n master.vhd(33) " "Bidirectional port \"ram_cs_n\" at master.vhd(33) has a one-way connection to bidirectional port \"t_ram_cs_n\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_ck_p ram_ck_p master.vhd(34) " "Bidirectional port \"ram_ck_p\" at master.vhd(34) has a one-way connection to bidirectional port \"t_ram_ck_p\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 34 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_ck_n ram_ck_n master.vhd(35) " "Bidirectional port \"ram_ck_n\" at master.vhd(35) has a one-way connection to bidirectional port \"t_ram_ck_n\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 35 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_rwds ram_rwds master.vhd(36) " "Bidirectional port \"ram_rwds\" at master.vhd(36) has a one-way connection to bidirectional port \"t_ram_rwds\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 36 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[7\] ram_dq\[7\] master.vhd(37) " "Bidirectional port \"ram_dq\[7\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[7\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[6\] ram_dq\[6\] master.vhd(37) " "Bidirectional port \"ram_dq\[6\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[6\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091805 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[5\] ram_dq\[5\] master.vhd(37) " "Bidirectional port \"ram_dq\[5\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[5\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[4\] ram_dq\[4\] master.vhd(37) " "Bidirectional port \"ram_dq\[4\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[4\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[3\] ram_dq\[3\] master.vhd(37) " "Bidirectional port \"ram_dq\[3\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[3\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[2\] ram_dq\[2\] master.vhd(37) " "Bidirectional port \"ram_dq\[2\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[2\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[1\] ram_dq\[1\] master.vhd(37) " "Bidirectional port \"ram_dq\[1\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[1\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "t_ram_dq\[0\] ram_dq\[0\] master.vhd(37) " "Bidirectional port \"ram_dq\[0\]\" at master.vhd(37) has a one-way connection to bidirectional port \"t_ram_dq\[0\]\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 37 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091806 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hyperram hyperram:hyperram_0 " "Elaborating entity \"hyperram\" for hierarchy \"hyperram:hyperram_0\"" {  } { { "master.vhd" "hyperram_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690091816 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_mask hyperram.vhd(77) " "VHDL Signal Declaration warning at hyperram.vhd(77): used explicit default value for signal \"internal_mask\" because signal was never assigned a value" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500690091818 "|master|hyperram:hyperram_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500690092183 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "A " "Inserted always-enabled tri-state buffer between \"A\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500690092221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "B " "Inserted always-enabled tri-state buffer between \"B\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500690092221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_cs_n " "Inserted always-enabled tri-state buffer between \"ram_cs_n\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500690092221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_ck_p " "Inserted always-enabled tri-state buffer between \"ram_ck_p\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500690092221 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_ck_n " "Inserted always-enabled tri-state buffer between \"ram_ck_n\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500690092221 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1500690092221 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ram_rst " "bidirectional pin \"ram_rst\" has no driver" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1500690092221 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1500690092221 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_cs_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_cs_n\" is moved to its source" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1500690092221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_ck_p " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_ck_p\" is moved to its source" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 34 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1500690092221 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_ck_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_ck_n\" is moved to its source" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 35 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1500690092221 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1500690092221 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "A~synth " "Node \"A~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "B~synth " "Node \"B~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_cs_n~synth " "Node \"ram_cs_n~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_ck_p~synth " "Node \"ram_ck_p~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ram_ck_n~synth " "Node \"ram_ck_n~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_rst~synth " "Node \"t_ram_rst~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_cs_n~synth " "Node \"t_ram_cs_n~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_ck_p~synth " "Node \"t_ram_ck_p~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_ck_n~synth " "Node \"t_ram_ck_n~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_rwds~synth " "Node \"t_ram_rwds~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[0\]~synth " "Node \"t_ram_dq\[0\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[1\]~synth " "Node \"t_ram_dq\[1\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[2\]~synth " "Node \"t_ram_dq\[2\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[3\]~synth " "Node \"t_ram_dq\[3\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[4\]~synth " "Node \"t_ram_dq\[4\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[5\]~synth " "Node \"t_ram_dq\[5\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[6\]~synth " "Node \"t_ram_dq\[6\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_dq\[7\]~synth " "Node \"t_ram_dq\[7\]~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500690092257 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1500690092257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500690092309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500690092721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500690092721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500690092777 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500690092777 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500690092777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500690092777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500690092777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500690092795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 21 20:21:32 2017 " "Processing ended: Fri Jul 21 20:21:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500690092795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500690092795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500690092795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500690092795 ""}
