
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026113                       # Number of seconds simulated
sim_ticks                                 26112930000                       # Number of ticks simulated
final_tick                                26112930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110064                       # Simulator instruction rate (inst/s)
host_op_rate                                   214967                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110885576                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706292                       # Number of bytes of host memory used
host_seconds                                   235.49                       # Real time elapsed on the host
sim_insts                                    25919367                       # Number of instructions simulated
sim_ops                                      50623600                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           97152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          135104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              232256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        97152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          97152                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1518                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2111                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3629                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3720456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5173835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8894291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3720456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3720456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3720456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5173835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               8894291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1518.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2111.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9794                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3629                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  232256                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   232256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                339                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                372                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                203                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    26098807500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3629                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3000                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      520                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1993                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     116.535876                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     84.316197                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    160.058153                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1568     78.68%     78.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          251     12.59%     91.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59      2.96%     94.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           28      1.40%     95.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           22      1.10%     96.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      1.05%     97.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      0.40%     98.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.45%     98.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1993                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        97152                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       135104                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3720455.728254163638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5173835.337512872182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1518                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2111                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62604750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    604415250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     41241.60                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    286317.03                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     598976250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                667020000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18145000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     165052.70                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                183802.70                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          8.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       8.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1636                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  45.08                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     7191735.33                       # Average gap between requests
system.mem_ctrl.pageHitRate                     45.08                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8725080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4637490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15650880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          998175360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             214397520                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              84450240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2746735950                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2349064320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3547725780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9970167900                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             381.809621                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           23723500750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     185502500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      422240000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13280591750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6117357750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       83687250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6023550750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5504940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2925945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10260180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          591898320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             129665310                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              47820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1686044040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1342764960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4641709440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8458909395                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             323.935667                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           25697587500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     103655000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      250380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   18509087500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3496786500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       55539500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3697481500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8009930                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8009930                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            820653                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3398125                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2393484                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             379301                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3398125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2281162                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1116963                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       351055                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9540787                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7690415                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         17521                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2156                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7156425                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2977                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         52225861                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             902541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       41441998                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8009930                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4674646                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50416235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1655178                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         22716                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          262                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7153587                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2030                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           52170626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.556434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.779319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9404359     18.03%     18.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4332409      8.30%     26.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 38433858     73.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             52170626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.153371                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.793515                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5022700                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7774306                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34320791                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4225240                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 827589                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               72889071                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2891314                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 827589                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9361956                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1246877                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1680                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34056177                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6676347                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               69898027                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1433191                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   695                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2566808                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    315                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2419131                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2165                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            62341761                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             169037823                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        123641538                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             51860                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              44727014                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17614717                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5879736                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             11780181                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9100811                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1241839                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           389481                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   67055792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 683                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  56626943                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1835265                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16432839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     29405107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            659                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      52170626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.085418                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.717587                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11394308     21.84%     21.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24925693     47.78%     69.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15850625     30.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        52170626                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                17686367     76.17%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    286      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3813298     16.42%     92.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1720999      7.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            185001      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38589315     68.15%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21790      0.04%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1521      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  726      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  356      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9999631     17.66%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7793949     13.76%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           23979      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          10376      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               56626943                       # Type of FU issued
system.cpu.iq.rate                           1.084270                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    23220992                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.410070                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          190403083                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          83375911                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54587837                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               77683                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             120246                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        24382                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               79626862                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   36072                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3939192                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3142952                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11036                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7232                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1647189                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          301                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           473                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 827589                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  647656                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 44391                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            67056475                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            650689                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              11780181                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9100811                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                253                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  16158                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 20969                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7232                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         398724                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       474801                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               873525                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              54933125                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9539576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1693815                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17228170                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5146179                       # Number of branches executed
system.cpu.iew.exec_stores                    7688594                       # Number of stores executed
system.cpu.iew.exec_rate                     1.051838                       # Inst execution rate
system.cpu.iew.wb_sent                       54679818                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      54612219                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38144122                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70148781                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.045693                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.543760                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        15026022                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            821930                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     50774018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997038                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.902370                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20747337     40.86%     40.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9429762     18.57%     59.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20596919     40.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     50774018                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             25919367                       # Number of instructions committed
system.cpu.commit.committedOps               50623600                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16090839                       # Number of memory references committed
system.cpu.commit.loads                       8637220                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4932826                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      17098                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50335915                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1841870                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       136269      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34372137     67.90%     68.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21665      0.04%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1498      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             660      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             258      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            256      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8629200     17.05%     85.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7445741     14.71%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8020      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         7878      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          50623600                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20596919                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     95826721                       # The number of ROB reads
system.cpu.rob.rob_writes                   132699856                       # The number of ROB writes
system.cpu.timesIdled                             662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    25919367                       # Number of Instructions Simulated
system.cpu.committedOps                      50623600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.014936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.014936                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.496294                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.496294                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 96791233                       # number of integer regfile reads
system.cpu.int_regfile_writes                41416336                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12249                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    14815                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9096105                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7192735                       # number of cc regfile writes
system.cpu.misc_regfile_reads                25961590                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999614                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12901818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            234726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.965441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999614                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104539326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104539326                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5269177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5269177                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7397791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7397791                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12666968                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12666968                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12666970                       # number of overall hits
system.cpu.dcache.overall_hits::total        12666970                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       314160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        314160                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        56943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56943                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       371103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       371105                       # number of overall misses
system.cpu.dcache.overall_misses::total        371105                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3757440000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3757440000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1377123500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1377123500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5134563500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5134563500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5134563500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5134563500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5583337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5583337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7454734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7454734                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13038071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13038071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13038075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13038075                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056267                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007639                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007639                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028463                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028463                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11960.275019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11960.275019                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24184.245649                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24184.245649                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13835.952552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13835.952552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13835.877986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13835.877986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10516                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1297                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.107941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       229797                       # number of writebacks
system.cpu.dcache.writebacks::total            229797                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132045                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132045                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4236                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4236                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       136281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       136281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136281                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       182115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       182115                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        52707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        52707                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       234822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       234822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       234824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       234824                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2165417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2165417000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1290801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1290801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3456218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3456218500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3456241500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3456241500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018010                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018011                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11890.382451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11890.382451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24490.134138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24490.134138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14718.461217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14718.461217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14718.433806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14718.433806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 234710                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.162863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7153002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1996.372314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.162863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57232279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57232279                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7149419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7149419                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7149419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7149419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7149419                       # number of overall hits
system.cpu.icache.overall_hits::total         7149419                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4168                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4168                       # number of overall misses
system.cpu.icache.overall_misses::total          4168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190288499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190288499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    190288499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190288499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190288499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190288499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7153587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7153587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7153587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7153587                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7153587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7153587                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000583                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000583                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000583                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000583                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000583                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000583                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45654.630278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45654.630278                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45654.630278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45654.630278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45654.630278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45654.630278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1220                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.043478                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3583                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3583                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3583                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3583                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3583                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3583                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161226499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161226499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161226499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161226499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161226499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161226499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44997.627407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44997.627407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44997.627407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44997.627407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44997.627407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44997.627407                       # average overall mshr miss latency
system.cpu.icache.replacements                   2761                       # number of replacements
system.l2bus.snoop_filter.tot_requests         475879                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       237535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests        15377                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              185663                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        229823                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              7852                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                99                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               38                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              52646                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             52646                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         185663                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9656                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       704131                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  713787                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       212544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     29721152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 29933696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               643                       # Total snoops (count)
system.l2bus.snoopTraffic                       26752                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             238612                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.064729                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.246047                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   223167     93.53%     93.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                    15445      6.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               238612                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            697551500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             8994426                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           586836495                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2769.567536                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 467714                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3631                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               128.811347                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1457.501652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1312.065884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.355835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.320329                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.676164                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3427                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2861                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.836670                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3745343                       # Number of tag accesses
system.l2cache.tags.data_accesses             3745343                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       229806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       229806                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        50697                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            50697                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         1792                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       181788                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       183580                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            1792                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          232485                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              234277                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1792                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         232485                       # number of overall hits
system.l2cache.overall_hits::total             234277                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1924                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1924                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1520                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          187                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1707                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1520                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2111                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3631                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1520                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2111                       # number of overall misses
system.l2cache.overall_misses::total             3631                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    689464500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    689464500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    135857000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16654500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    152511500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    135857000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    706119000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    841976000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    135857000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    706119000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    841976000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       229806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       229806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        52621                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        52621                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3312                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       181975                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       185287                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         3312                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       234596                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          237908                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3312                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       234596                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         237908                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.036563                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.036563                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.458937                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.001028                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.009213                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.458937                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.008998                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.015262                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.458937                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.008998                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.015262                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 358349.532225                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 358349.532225                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 89379.605263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89061.497326                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 89344.756883                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 89379.605263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 334495.026054                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 231885.431011                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 89379.605263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 334495.026054                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 231885.431011                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             17                       # number of writebacks
system.l2cache.writebacks::total                   17                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1924                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1924                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1520                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          187                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1707                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1520                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2111                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3631                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1520                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2111                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3631                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    685616500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    685616500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    132817000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16280500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    149097500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    132817000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    701897000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    834714000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    132817000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    701897000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    834714000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.036563                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.036563                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.458937                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001028                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.009213                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.458937                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.008998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.015262                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.458937                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.008998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.015262                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 356349.532225                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 356349.532225                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 87379.605263                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87061.497326                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87344.756883                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 87379.605263                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 332495.026054                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 229885.431011                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 87379.605263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 332495.026054                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 229885.431011                       # average overall mshr miss latency
system.l2cache.replacements                       204                       # number of replacements
system.l3bus.snoop_filter.tot_requests           3831                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1707                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               183                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1924                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1924                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1707                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7462                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       233472                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3631                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3631    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3631                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1949500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9077500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2831.499054                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3648                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3629                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.005236                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1502.150063                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1329.348991                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.045842                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040569                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.086410                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3629                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         3063                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.110748                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                61997                       # Number of tag accesses
system.l3cache.tags.data_accesses               61997                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks           17                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               2                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                   2                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              2                       # number of overall hits
system.l3cache.overall_hits::total                  2                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1924                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1924                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1518                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          187                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1705                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1518                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2111                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3629                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1518                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2111                       # number of overall misses
system.l3cache.overall_misses::total             3629                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    668300500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    668300500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    119093000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     14597500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    133690500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    119093000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    682898000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    801991000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    119093000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    682898000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    801991000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1924                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1924                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1520                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          187                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1707                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1520                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2111                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3631                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1520                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2111                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3631                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.998684                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.998828                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.998684                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.999449                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.998684                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.999449                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 347349.532225                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 347349.532225                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78453.886693                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78061.497326                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 78410.850440                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 78453.886693                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 323495.026054                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 220995.039956                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 78453.886693                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 323495.026054                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 220995.039956                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1924                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1924                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1518                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          187                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1705                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1518                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2111                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3629                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1518                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2111                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3629                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    664452500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    664452500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116057000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14223500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    130280500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    116057000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    678676000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    794733000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    116057000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    678676000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    794733000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998684                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.998828                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.998684                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.999449                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.998684                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.999449                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 345349.532225                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 345349.532225                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76453.886693                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76061.497326                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 76410.850440                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 76453.886693                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 321495.026054                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 218995.039956                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 76453.886693                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 321495.026054                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 218995.039956                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  26112930000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1705                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1924                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1705                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       232256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       232256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  232256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3629                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1814500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9770500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
