	component unnamed is
		port (
			probe      : in  std_logic_vector(0 downto 0) := (others => 'X'); -- probe
			source_clk : in  std_logic                    := 'X';             -- clk
			source     : out std_logic_vector(0 downto 0);                    -- source
			source_ena : in  std_logic                    := 'X'              -- source_ena
		);
	end component unnamed;

