git clone --depth 1 --no-tags https://github.com/woni1213/KAERI-TRBDS3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685456939
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/adder_cum_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685460799
git clone --depth 1 --no-tags https://github.com/voniu/E203_spi_enhance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685356813
git clone --depth 1 --no-tags https://github.com/YashChavda777/Half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685839887
git clone --depth 1 --no-tags https://github.com/ananya343B/Bidirectional-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685895079
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/pes_cache_compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685893489
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_prince_block_cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686227154
git clone --depth 1 --no-tags https://github.com/apoorvaaaa5/pes_uarxtxp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685963828
git clone --depth 1 --no-tags https://github.com/Tech-mohankrishna/pes_bcdbin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685894204
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Clock_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687227736
git clone --depth 1 --no-tags https://github.com/MosTransistor/round-robin_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687249103
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/UART-Universal-Asynchronous-Reciever-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686671291
git clone --depth 1 --no-tags https://github.com/nlshipp/PSoc5_FifoTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686867943
git clone --depth 1 --no-tags https://github.com/Drake-mcg21/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687051866
git clone --depth 1 --no-tags https://github.com/lucasgsantos018/Eletronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686515223
git clone --depth 1 --no-tags https://github.com/chanhong513/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690416288
git clone --depth 1 --no-tags https://github.com/chandanabgowda/8BIT-MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690431036
git clone --depth 1 --no-tags https://github.com/camilacareggio/alu-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689807055
git clone --depth 1 --no-tags https://github.com/yashas-adi/pes_SISO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687846183
git clone --depth 1 --no-tags https://github.com/ram2k1/32Bit_Butterfly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687929692
git clone --depth 1 --no-tags https://github.com/chosen-ox/5-stage-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689600756
git clone --depth 1 --no-tags https://github.com/basemhesham/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689783204
git clone --depth 1 --no-tags https://github.com/yfjobs97/Testable-Design-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689756402
git clone --depth 1 --no-tags https://github.com/WongFoo001/SCIOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689454364
git clone --depth 1 --no-tags https://github.com/DangoD0/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689362478
git clone --depth 1 --no-tags https://github.com/Adib-Rezaei/Computer-Architecture-Lab-ARM-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689417979
git clone --depth 1 --no-tags https://github.com/CroosJJSE/SparkLink_1.0_Task_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689658958
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab5-Advanced-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690103737
git clone --depth 1 --no-tags https://github.com/Seyviour/log-fp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692238451
git clone --depth 1 --no-tags https://github.com/kilowiski/verilog_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692183063
git clone --depth 1 --no-tags https://github.com/Veda1809/risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691569063
git clone --depth 1 --no-tags https://github.com/ruei-chen/logical-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691556329
git clone --depth 1 --no-tags https://github.com/Hardikagrwl03/CSE-Bubble-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691529952
git clone --depth 1 --no-tags https://github.com/Negin-Safari/Convolution-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691745770
git clone --depth 1 --no-tags https://github.com/webber98008092/Soc_webber.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684953591
git clone --depth 1 --no-tags https://github.com/corbbo/verilog_exercicios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688941380
git clone --depth 1 --no-tags https://github.com/2X-ercha/riscv64_cpu_design_try.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688928141
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab3_Single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687620561
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/SET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688883115
git clone --depth 1 --no-tags https://github.com/ChrisLalloMiami/Verilog-SPI-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688281523
git clone --depth 1 --no-tags https://github.com/Shehab-Hegab/Washing_Machine_Automatic_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687634380
git clone --depth 1 --no-tags https://github.com/Hemanth798/AHB-TO-APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689195846
git clone --depth 1 --no-tags https://github.com/SayanRit123/traffic_light_control_using_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689029111
git clone --depth 1 --no-tags https://github.com/xXNarstickXx/E-Digital-I-2023-2-G3M-G6L-EQ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685290549
git clone --depth 1 --no-tags https://github.com/sherry186/Computer-Architecture-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686622310
git clone --depth 1 --no-tags https://github.com/Advaith-RN/pes_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687274074
git clone --depth 1 --no-tags https://github.com/Hakusye/Cyclon2RespiCom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689315375
git clone --depth 1 --no-tags https://github.com/Lovemeama/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689525196
git clone --depth 1 --no-tags https://github.com/AnKdy1227/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689503404
git clone --depth 1 --no-tags https://github.com/AstroPix/astropix-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692067368
git clone --depth 1 --no-tags https://github.com/Paritosh-Narayan/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691699476
git clone --depth 1 --no-tags https://github.com/hkust-zhiyao/RTLLM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696691552
git clone --depth 1 --no-tags https://github.com/Vidhi24-hub/100daysofrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694206516
git clone --depth 1 --no-tags https://github.com/machdyne/lowe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698915161
git clone --depth 1 --no-tags https://github.com/Vincent-ice/5th-loongson-class-in-NEUQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692774721
git clone --depth 1 --no-tags https://github.com/evietron/BackBit-OpenSource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695086776
git clone --depth 1 --no-tags https://github.com/ACMClassCourse-2022/RISC-V-CPU-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697313582
git clone --depth 1 --no-tags https://github.com/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695735486
git clone --depth 1 --no-tags https://github.com/HKUSTGZ-MICS-LYU/FlattenRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696671752
git clone --depth 1 --no-tags https://github.com/lauchinyuan/FPGA_DDR3_Ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692741072
git clone --depth 1 --no-tags https://github.com/AhmedAmrAbdellatif1/Multi-Clock-Domain-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695510661
git clone --depth 1 --no-tags https://github.com/jeceljr/baby8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697993024
git clone --depth 1 --no-tags https://github.com/Vikkdsun/FLASH-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694705623
git clone --depth 1 --no-tags https://github.com/mole99/tt05-one-sprite-pony.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692997383
git clone --depth 1 --no-tags https://github.com/MostafaHassan0053/RISC-V-implementation-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696972892
git clone --depth 1 --no-tags https://github.com/wihn2021/THUEE-CPU-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695821049
git clone --depth 1 --no-tags https://github.com/AbbyShenCs/5StagePipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692983551
git clone --depth 1 --no-tags https://github.com/Eslzzyl/riscv-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694032751
git clone --depth 1 --no-tags https://github.com/ieee-ceda-datc/RDF-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695616457
git clone --depth 1 --no-tags https://github.com/twd2/tang-mega-138k-pro-tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699494697
git clone --depth 1 --no-tags https://github.com/exhan100chou/QCLDPC-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694645397
git clone --depth 1 --no-tags https://github.com/ARX-0/projects_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694186583
git clone --depth 1 --no-tags https://github.com/fedy0/zta.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699310903
git clone --depth 1 --no-tags https://github.com/Mohammed-Abed-Alkareem/Modeling-a-Multifunction-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695088607
git clone --depth 1 --no-tags https://github.com/GX400-Friends/gx400-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698422547
git clone --depth 1 --no-tags https://github.com/DOUDIU/Video-Stitching-Using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696831344
git clone --depth 1 --no-tags https://github.com/NEUQNPEE/CS_Computer-Science-and-Technology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699826708
git clone --depth 1 --no-tags https://github.com/Mohammed-Abed-Alkareem/Simple-accumulator-computer-system-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695084437
git clone --depth 1 --no-tags https://github.com/AdachiChidori/Pi_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694205474
git clone --depth 1 --no-tags https://github.com/shahdramez2/UART-Protocol-verilog-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692624402
git clone --depth 1 --no-tags https://github.com/CesarHRS/basic_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697965616
git clone --depth 1 --no-tags https://github.com/ahmedkha2/USB_UTMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692908490
git clone --depth 1 --no-tags https://github.com/YupengSu/SME309_MicroprocessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697278932
git clone --depth 1 --no-tags https://github.com/Chill-97068/undergraduate_project-CRYSTALS_KYBER_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694677739
git clone --depth 1 --no-tags https://github.com/posoco2000/posoco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698439440
git clone --depth 1 --no-tags https://github.com/EngAhmed21/Sub-RTL-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692894121
git clone --depth 1 --no-tags https://github.com/RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-fayizferosh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694977677
git clone --depth 1 --no-tags https://github.com/MaZirui2001/DIgital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692736949
git clone --depth 1 --no-tags https://github.com/exhan100chou/RS_EUCLIDEAN_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697847553
git clone --depth 1 --no-tags https://github.com/urish/tt05-silife-8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693809063
git clone --depth 1 --no-tags https://github.com/NiharGowdaS/MP_EE_24-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699942706
git clone --depth 1 --no-tags https://github.com/vernamlab/GarbledEDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697460459
git clone --depth 1 --no-tags https://github.com/NikhilRout/verilog-dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694802523
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-dffram-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694308258
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-9-CMOS-Logic-Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697786988
git clone --depth 1 --no-tags https://github.com/Joy-Zhe/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695727800
git clone --depth 1 --no-tags https://github.com/w1049/SJTU-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695411172
git clone --depth 1 --no-tags https://github.com/Hibiki33/Intelligent-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696305269
git clone --depth 1 --no-tags https://github.com/Jolllly-bot/LoongArch-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698052233
