# Bus Matrix Regression Results

Generated on: 2025-12-24 09:48:00

**Overall Status: PENDING (Initial Setup)**
**Passed: 0 / 0**

## Regression Tests

| Test Name | Status | Description |
| :--- | :---: | :--- |
| SV_Cocotb_AXI | ⏳ PENDING | SystemVerilog AXI Cocotb via Verilator |
| SV_Cocotb_APB | ⏳ PENDING | SystemVerilog APB Cocotb via Verilator |
| SV_Cocotb_WB | ⏳ PENDING | SystemVerilog WB Cocotb via Verilator |
| VHDL_Cocotb_AXI | ⏳ PENDING | VHDL AXI Cocotb via GHDL |
| VHDL_Cocotb_APB | ⏳ PENDING | VHDL APB Cocotb via GHDL |
| VHDL_Cocotb_WB | ⏳ PENDING | VHDL WB Cocotb via GHDL |
| ModelSim_SV | ⏳ PENDING | ModelSim SystemVerilog Native TB |
| ModelSim_VHDL | ⏳ PENDING | ModelSim VHDL Native TB |
| Xilinx_SV | ⏳ PENDING | Xilinx xsim SystemVerilog Native TB |
| Xilinx_VHDL | ⏳ PENDING | Xilinx xsim VHDL Native TB |
| Icarus_Verilog | ⏳ PENDING | Icarus Verilog Native TB |
| GHDL_Native | ⏳ PENDING | GHDL VHDL Native TB |
| Linting | ⏳ PENDING | Verilator & GHDL Linting |
| CDC_Analysis | ⏳ PENDING | Verilator CDC/Structural Check |
| Formal_AXI_SV | ⏳ PENDING | Formal Verification (AXI SV) via SymbiYosys |
| Formal_APB_SV | ⏳ PENDING | Formal Verification (APB SV) via SymbiYosys |
| Formal_WB_SV | ⏳ PENDING | Formal Verification (WB SV) via SymbiYosys |
| Formal_AXI_VHDL | ⏳ PENDING | Formal Verification (AXI VHDL) via SymbiYosys |
| Formal_APB_VHDL | ⏳ PENDING | Formal Verification (APB VHDL) via SymbiYosys |
| Formal_WB_VHDL | ⏳ PENDING | Formal Verification (WB VHDL) via SymbiYosys |
| UVM_VERILOG_AXI_basic_test | ⏳ PENDING | UVM Basic Test (VERILOG AXI) |
| UVM_VERILOG_APB_basic_test | ⏳ PENDING | UVM Basic Test (VERILOG APB) |
| UVM_VERILOG_WB_basic_test | ⏳ PENDING | UVM Basic Test (VERILOG WB) |

## Code Coverage Results

| Metric | Score | Notes |
| :--- | :---: | :--- |
| **Branch Coverage** | 0% | Pending Implementation |
| **Condition Coverage** | 0% | Pending Implementation |
| **Toggle Coverage** | 0% | Pending Implementation |

### Detailed Module Coverage
| Module | Branch | Condition |
| :--- | :---: | :---: |
| `bus_matrix_core` | 0% | 0% |
| `bus_matrix_arbiter` | 0% | 0% |
| `bus_matrix_decoder` | 0% | 0% |
