Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 11 22:35:35 2021
| Host         : DESKTOP-TQIBI50 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project10_Pong_Top_control_sets_placed.rpt
| Design       : Project10_Pong_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           36 |
| Yes          | No                    | No                     |             115 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             102 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                   Enable Signal                   |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  divided_clk_BUFG    |                                                   | VGA_Sync_Porch_Inst/UUT/o_HSync0                  |                1 |              1 |         1.00 |
|  divided_clk_BUFG    |                                                   | VGA_Sync_Porch_Inst/UUT/o_VSync0                  |                1 |              1 |         1.00 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/w_Paddle_Count_En   |                                                   |                1 |              1 |         1.00 |
|  divided_clk_BUFG    | VGA_Sync_Pulses_Inst/o_Row_Count[9]_i_2_n_0       | VGA_Sync_Pulses_Inst/o_Row_Count[9]_i_1__1_n_0    |                1 |              3 |         3.00 |
|  divided_clk_0       | Pong_Inst/r_P1_Score                              |                                                   |                1 |              4 |         4.00 |
|  divided_clk_0       | Pong_Inst/r_Bot_Score                             |                                                   |                1 |              4 |         4.00 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/r_P1_Score          |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | Pong_Inst/P1_Inst/Uart_rx/bitcounter              | Pong_Inst/P1_Inst/Uart_rx/bitcounter[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/r_Bot_Score         |                                                   |                1 |              4 |         4.00 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X[5]_i_1_n_0 |                                                   |                2 |              5 |         2.50 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/E[0]                |                                                   |                2 |              5 |         2.50 |
|  P1_Inst/divided_clk |                                                   |                                                   |                4 |              5 |         1.25 |
|  divided_clk_BUFG    | VGA_Sync_Pulses_Inst/o_Row_Count[9]_i_2_n_0       |                                                   |                2 |              6 |         3.00 |
|  divided_clk_0       | Pong_Inst/Sync_To_Count_Inst/E[0]                 |                                                   |                2 |              6 |         3.00 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_Y[5]_i_1_n_0 |                                                   |                4 |              6 |         1.50 |
|  P1_Inst/divided_clk | Pong_Inst/P1_Inst/o_Paddle_Y[5]_i_1_n_0           |                                                   |                3 |              6 |         2.00 |
|  divided_clk_0       | Pong_Inst/Bot_Inst/o_Paddle_Y[5]_i_1__0_n_0       |                                                   |                2 |              6 |         3.00 |
|  divided_clk_0       |                                                   |                                                   |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG       | Pong_Inst/P1_Inst/Uart_rx/rxshiftreg_1            |                                                   |                3 |              9 |         3.00 |
|  divided_clk_BUFG    |                                                   | Pong_Inst/SR[0]                                   |                3 |             10 |         3.33 |
|  divided_clk_0       | Pong_Inst/Sync_To_Count_Inst/o_Row_Count          | VGA_Sync_Pulses_Inst/o_VSync_reg[0]               |                4 |             10 |         2.50 |
|  divided_clk_BUFG    | VGA_Sync_Porch_Inst/UUT/o_Row_Count_1             | Pong_Inst/SR[0]                                   |                3 |             10 |         3.33 |
|  divided_clk_0       |                                                   | VGA_Sync_Pulses_Inst/o_VSync_reg[0]               |                3 |             10 |         3.33 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X[5]_i_1_n_0 | Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X[4]_i_1_n_0 |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG       |                                                   | Pong_Inst/P1_Inst/Uart_rx/counter[0]_i_1_n_0      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG       |                                                   |                                                   |                8 |             15 |         1.88 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Count        |                                                   |                6 |             21 |         3.50 |
|  divided_clk_BUFG    |                                                   |                                                   |               11 |             23 |         2.09 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/r_Paddle_Y_1_0      |                                                   |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG       |                                                   | clock_wrapper/divided_clk_0                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG       |                                                   | Pong_Inst/P1_Inst/clock_wrapper/divided_clk       |                8 |             31 |         3.88 |
|  divided_clk_0       | Pong_Inst/Pong_Ball_Ctrl_Inst/w_Paddle_Count_En   | Pong_Inst/Bot_Inst/r_Paddle_Count[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG       |                                                   | Pong_Inst/clock_wrapper/divided_clk               |                8 |             31 |         3.88 |
|  P1_Inst/divided_clk | Pong_Inst/P1_Inst/w_Paddle_Count_En               | Pong_Inst/P1_Inst/r_Paddle_Count[31]_i_1_n_0      |                8 |             31 |         3.88 |
+----------------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


