0.6
2018.2
Jul 26 2018
19:36:16
D:/FPGA_Projects/UART_module/UART_module.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/UART_module/UART_module.srcs/sources_1/new/UART_TX_ctrl.v,1539330495,verilog,,,,UART_Tx_ctrl,,,,,,,,
