#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug  1 16:27:58 2020
# Process ID: 5740
# Current directory: C:/Vivado documents/SEA_exp/lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7780 C:\Vivado documents\SEA_exp\lights\lights.xpr
# Log file: C:/Vivado documents/SEA_exp/lights/vivado.log
# Journal file: C:/Vivado documents/SEA_exp/lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Vivado documents/SEA_exp/lights/lights.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 817.746 ; gain = 190.699
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
update_ip_catalog -rebuild -repo_path c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
create_ip -name csi_to_axis -vendor trenz.biz -library user -version 1.0 -module_name csi_to_axis_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.C_TIMEOUT {255}] [get_ips csi_to_axis_0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'csi_to_axis_0'...
[Sat Aug  1 16:36:28 2020] Launched csi_to_axis_0_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/csi_to_axis_0_synth_1/runme.log
[Sat Aug  1 16:36:28 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
set_property  ip_repo_paths  {{c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP} {c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP} c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP C:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/RGB2DVI_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/IIC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/LED-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/RGB2DVI_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'c:/Users/萌萌哒周小行/Desktop/FPGA Project/SEA-Tutorial/Experiment-of-SEA/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location c:/Users/萌萌哒周小行/Desktop/Camera_Demo/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name AXIS_Data_RAM -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {AXIS_Data_RAM} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {800} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips AXIS_Data_RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'AXIS_Data_RAM' to 'AXIS_Data_RAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'AXIS_Data_RAM'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'AXIS_Data_RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'AXIS_Data_RAM'...
catch { config_ip_cache -export [get_ips -all AXIS_Data_RAM] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}]
launch_runs -jobs 8 AXIS_Data_RAM_synth_1
[Sat Aug  1 16:59:57 2020] Launched AXIS_Data_RAM_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/AXIS_Data_RAM_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/AXIS_Data_RAM_1/AXIS_Data_RAM.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Aug  1 17:00:52 2020] Launched AXIS_Data_RAM_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/AXIS_Data_RAM_synth_1/runme.log
[Sat Aug  1 17:00:52 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1280} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_Line -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {RAM_Line} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1280} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips RAM_Line]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM_Line' to 'RAM_Line' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_Line'...
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM_Line'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM_Line'...
catch { config_ip_cache -export [get_ips -all RAM_Line] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}]
launch_runs -jobs 8 RAM_Line_synth_1
[Sat Aug  1 17:07:33 2020] Launched RAM_Line_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/RAM_Line_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/RAM_Line/RAM_Line.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Aug  1 17:07:56 2020] Launched RAM_Line_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/RAM_Line_synth_1/runme.log
[Sat Aug  1 17:07:56 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Aug  1 17:10:36 2020] Launched impl_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/impl_1/runme.log
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir {c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip}
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
generate_target all [get_files  {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}]
launch_runs -jobs 8 rgb2dvi_0_synth_1
[Sat Aug  1 17:12:35 2020] Launched rgb2dvi_0_synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/rgb2dvi_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Vivado documents/SEA_exp/lights/lights.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci}}] -directory {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files} -ipstatic_source_dir {C:/Vivado documents/SEA_exp/lights/lights.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/modelsim} {questa=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/questa} {riviera=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/riviera} {activehdl=C:/Vivado documents/SEA_exp/lights/lights.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1

launch_runs impl_1 -jobs 8
[Sat Aug  1 17:13:31 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
[Sat Aug  1 17:13:31 2020] Launched impl_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Aug  1 17:17:59 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
[Sat Aug  1 17:17:59 2020] Launched impl_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sat Aug  1 17:30:11 2020] Launched synth_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/synth_1/runme.log
[Sat Aug  1 17:30:11 2020] Launched impl_1...
Run output will be captured here: C:/Vivado documents/SEA_exp/lights/lights.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 17:33:07 2020...
