# Day - 01

In this project, I used Vivado to create a 4-bit Counter and performed simulation, synthesis, and implementation. Later, I used Vivado's VIO (Virtual Input/Output) to programme it on an FPGA.

VIO (Virtual input/output)

![Screenshot 2022-06-05 100730](https://user-images.githubusercontent.com/67407412/172035217-7d5fc372-0ae8-4c0d-8f5f-bf287a4588af.jpg)

FPGA Flow

![Screenshot 2022-06-05 095325](https://user-images.githubusercontent.com/67407412/172035002-91639355-b072-4c62-a172-9c85e3e9c705.jpg)


![Counter Waveform](https://user-images.githubusercontent.com/67407412/171978978-6534d400-0e16-42d4-a859-17d82afe8447.png)

Timing Report
![Timing Report](https://user-images.githubusercontent.com/67407412/172015182-668dacc8-df74-4553-ab9e-3fc20f27d473.jpg)
 
Utilization
![Area consumed](https://user-images.githubusercontent.com/67407412/172015202-0e4e13bc-0b32-4ae0-88ed-12a69a95901c.jpg)

Power Analysis
![Power Analysis](https://user-images.githubusercontent.com/67407412/172015277-95e29ade-84c5-4d25-a504-1423980c32f1.jpg)



