I 000044 55 1009          1688410109671 ALU
(_unit VHDL(alu 0 6(alu 0 15))
	(_version vef)
	(_time 1688410109672 2023.07.03 23:18:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67626567333136716735243c336166613460626166)
	(_ent
		(_time 1688410109669)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 9(_ent(_in))))
		(_port(_int in2 0 0 9(_ent(_in))))
		(_port(_int alu_cmd -1 0 10(_ent(_in))))
		(_port(_int result 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__28(_arch 1 0 28(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 1028)
	)
	(_model . ALU 2 -1)
)
I 000052 55 2499          1688410151245 ControlUnit
(_unit VHDL(controlunit 0 7(controlunit 0 19))
	(_version vef)
	(_time 1688410151246 2023.07.03 23:19:11)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code cd9fcb98cf9accda989bdf97cacb9ecac8cb98cbc4)
	(_ent
		(_time 1688410151243)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int ZR0 -1 0 9(_ent(_in))))
		(_port(_int ZR1 -1 0 9(_ent(_in))))
		(_port(_int ZR2 -1 0 9(_ent(_in))))
		(_port(_int ZR3 -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 10(_ent(_in))))
		(_port(_int LD0 -1 0 11(_ent(_out))))
		(_port(_int LD1 -1 0 11(_ent(_out))))
		(_port(_int LD2 -1 0 11(_ent(_out))))
		(_port(_int LD3 -1 0 11(_ent(_out))))
		(_port(_int LD_PC -1 0 12(_ent(_out))))
		(_port(_int LD_IR -1 0 12(_ent(_out))))
		(_port(_int selm0_0 -1 0 13(_ent(_out))))
		(_port(_int selm0_1 -1 0 13(_ent(_out))))
		(_port(_int selm1_0 -1 0 13(_ent(_out))))
		(_port(_int selm1_1 -1 0 13(_ent(_out))))
		(_port(_int BUS_sel -1 0 14(_ent(_out))))
		(_port(_int ALU_CMD -1 0 14(_ent(_out))))
		(_port(_int INC -1 0 15(_ent(_out))))
		(_port(_int CLR -1 0 15(_ent(_out))))
		(_sig(_int index -2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 1 0 21(_arch(_uni))))
		(_type(_int States 0 22(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 D (_to i 0 i 8))))
		(_sig(_int STATE 2 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(21))(_sens(6(d_3_2)))(_mon))))
			(line__27(_arch 1 0 27(_assignment(_alias((Z(0))(ZR0)))(_trgt(22(0)))(_sens(2)))))
			(line__28(_arch 2 0 28(_assignment(_alias((Z(1))(ZR1)))(_trgt(22(1)))(_sens(3)))))
			(line__29(_arch 3 0 29(_assignment(_alias((Z(2))(ZR2)))(_trgt(22(2)))(_sens(4)))))
			(line__30(_arch 4 0 30(_assignment(_alias((Z(3))(ZR3)))(_trgt(22(3)))(_sens(5)))))
			(line__32(_arch 5 0 32(_prcs(_simple)(_trgt(23)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1))(_read(21)(22)(23)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 6 -1)
)
V 000044 55 1352          1688410474397 ALU
(_unit VHDL(alu 0 6(alu 0 15))
	(_version vef)
	(_time 1688410474398 2023.07.03 23:24:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 21742425737770372227627a752720277226242720)
	(_ent
		(_time 1688410448376)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int in1 0 0 9(_ent(_in))))
		(_port(_int in2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int alu_cmd 1 0 10(_ent(_in))))
		(_port(_int result 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 16(_array -1((_dto i 6 i 0)))))
		(_sig(_int result_sig 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2))(_mon))))
			(line__31(_arch 1 0 31(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(67372036 263172)
	)
	(_model . ALU 2 -1)
)
V 000052 55 2650          1688412778440 ControlUnit
(_unit VHDL(controlunit 0 7(controlunit 0 20))
	(_version vef)
	(_time 1688412778441 2023.07.04 00:02:58)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 4a191a484d1d4b5d1d1c58104d4c194d4f4c1f4c43)
	(_ent
		(_time 1688412763367)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 8(_ent(_in))))
		(_port(_int ZR0 -1 0 9(_ent(_in))))
		(_port(_int ZR1 -1 0 9(_ent(_in))))
		(_port(_int ZR2 -1 0 9(_ent(_in))))
		(_port(_int ZR3 -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10(_array -1((_dto i 6 i 0)))))
		(_port(_int ROUT_IR 0 0 10(_ent(_in))))
		(_port(_int LD0 -1 0 11(_ent(_out))))
		(_port(_int LD1 -1 0 11(_ent(_out))))
		(_port(_int LD2 -1 0 11(_ent(_out))))
		(_port(_int LD3 -1 0 11(_ent(_out))))
		(_port(_int LD_PC -1 0 12(_ent(_out))))
		(_port(_int LD_IR -1 0 12(_ent(_out))))
		(_port(_int selm0_0 -1 0 13(_ent(_out))))
		(_port(_int selm0_1 -1 0 13(_ent(_out))))
		(_port(_int selm1_0 -1 0 13(_ent(_out))))
		(_port(_int selm1_1 -1 0 13(_ent(_out))))
		(_port(_int BUS_sel -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALU_CMD 1 0 15(_ent(_out))))
		(_port(_int INC -1 0 16(_ent(_out))))
		(_port(_int CLR -1 0 16(_ent(_out))))
		(_sig(_int index -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 2 0 22(_arch(_uni))))
		(_type(_int States 0 23(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S_HLT (_to i 0 i 9))))
		(_sig(_int STATE 3 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(21))(_sens(6(d_3_2)))(_mon))))
			(line__28(_arch 1 0 28(_assignment(_alias((Z(0))(ZR0)))(_trgt(22(0)))(_sens(2)))))
			(line__29(_arch 2 0 29(_assignment(_alias((Z(1))(ZR1)))(_trgt(22(1)))(_sens(3)))))
			(line__30(_arch 3 0 30(_assignment(_alias((Z(2))(ZR2)))(_trgt(22(2)))(_sens(4)))))
			(line__31(_arch 4 0 31(_assignment(_alias((Z(3))(ZR3)))(_trgt(22(3)))(_sens(5)))))
			(line__33(_arch 5 0 33(_prcs(_simple)(_trgt(23)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(1))(_read(21)(22)(23)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 6 -1)
)
V 000052 55 1038          1688412781544 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688412781545 2023.07.04 00:03:01)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 6b3b6a6a3b3f697c6b6e7e313d6d6e6c686c6f6d6e)
	(_ent
		(_time 1688412781542)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(IR)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IR_Regester 2 -1)
)
I 000045 55 11892         1688413991868 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688413991869 2023.07.04 00:23:11)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 39386d3c316e642f646c7d63693f303f6c3f6d3f38)
	(_ent
		(_time 1688413991866)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_implicit)
			(_port
				((RIN)(RIN))
				((CLK)(CLK))
				((LD)(LD))
				((ROUT)(ROUT))
				((ZR)(ZR))
			)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_implicit)
			(_port
				((RIN)(RIN))
				((CLK)(CLK))
				((LD)(LD))
				((ROUT)(ROUT))
				((ZR)(ZR))
			)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_implicit)
			(_port
				((RIN)(RIN))
				((CLK)(CLK))
				((LD)(LD))
				((ROUT)(ROUT))
				((ZR)(ZR))
			)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_implicit)
			(_port
				((RIN)(RIN))
				((CLK)(CLK))
				((LD)(LD))
				((ROUT)(ROUT))
				((ZR)(ZR))
			)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_implicit)
			(_port
				((RIN)(RIN))
				((CLK)(CLK))
				((LD)(LD))
				((INC)(INC))
				((CLR)(CLR))
				((ROUT)(ROUT))
			)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_implicit)
			(_port
				((Address)(Address))
				((Data)(Data))
			)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_implicit)
			(_port
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((S0)(S0))
				((S1)(S1))
				((output)(output))
			)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_implicit)
			(_port
				((in0)(in0))
				((in1)(in1))
				((in2)(in2))
				((in3)(in3))
				((S0)(S0))
				((S1)(S1))
				((output)(output))
			)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_implicit)
			(_port
				((in0)(in0))
				((in1)(in1))
				((S)(S))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000047 55 1281          1688414096744 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688414096745 2023.07.04 00:24:56)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code e8eeb5bbe5bfe8febfeafab3b0eebceeedeebceebe)
	(_ent
		(_time 1688414096729)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 771)
		(50463234 514)
		(33686274 770)
	)
	(_model . Memory 6 -1)
)
I 000050 55 1189          1688414100834 MRegester
(_unit VHDL(mregester 0 6(mregester 0 17))
	(_version vef)
	(_time 1688414100835 2023.07.04 00:25:00)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code e0e7bdb2e2b7b1f6e5e0f5bbb2e7e4e6e5e7e2e6b4)
	(_ent
		(_time 1688414019446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int LD -1 0 10(_ent(_in))))
		(_port(_int ROUT 0 0 11(_ent(_out))))
		(_port(_int ZR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int Reg 1 0 20(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
I 000050 55 1189          1688414114422 MRegester
(_unit VHDL(mregester 0 6(mregester 0 17))
	(_version vef)
	(_time 1688414114423 2023.07.04 00:25:14)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code f3f1f2a2f2a4a2e5f6f3e6a8a1f4f7f5f6f4f1f5a7)
	(_ent
		(_time 1688414019446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int LD -1 0 10(_ent(_in))))
		(_port(_int ROUT 0 0 11(_ent(_out))))
		(_port(_int ZR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int Reg 1 0 20(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
V 000050 55 1192          1688414136433 MRegester
(_unit VHDL(mregester 0 6(mregester 0 17))
	(_version vef)
	(_time 1688414136434 2023.07.04 00:25:36)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code efb8bfbdbbb8bef9eaeffab4bde8ebe9eae8ede9bb)
	(_ent
		(_time 1688414019446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 8(_ent(_in))))
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int LD -1 0 10(_ent(_in))))
		(_port(_int ROUT 0 0 11(_ent(_out))))
		(_port(_int ZR -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int Reg 1 0 20(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
	)
	(_model . MRegester 3 -1)
)
V 000047 55 732           1688414139928 MUX2x2
(_unit VHDL(mux2x2 0 5(mux2x2 0 15))
	(_version vef)
	(_time 1688414139929 2023.07.04 00:25:39)
	(_source(\../src/MUX2x2.vhd\))
	(_parameters tan)
	(_code 96c2c09895c0ca8595c08ec9c590c29193919e9594)
	(_ent
		(_time 1688414139926)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int in0 0 0 7(_ent(_in))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . MUX2x2 1 -1)
)
V 000047 55 857           1688414252176 MUX4x2
(_unit VHDL(mux4x2 0 6(mux4x2 0 16))
	(_version vef)
	(_time 1688414252177 2023.07.04 00:27:32)
	(_source(\../src/MUX4x2.vhd\))
	(_parameters tan)
	(_code 0808550f055e541b0d5a10575b0e5c0f0d0f000b0c)
	(_ent
		(_time 1688414252174)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int in3 0 0 8(_ent(_in))))
		(_port(_int S0 -1 0 9(_ent(_in))))
		(_port(_int S1 -1 0 9(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . MUX4x2 1 -1)
)
V 000052 55 1341          1688414275732 PC_Regester
(_unit VHDL(pc_regester 0 7(pc_regester 0 17))
	(_version vef)
	(_time 1688414275733 2023.07.04 00:27:55)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code 0c58090a5c580e1b0c5f19565a0a090b0f0b080a09)
	(_ent
		(_time 1688414256229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int RIN 0 0 9(_ent(_in))))
		(_port(_int CLK -1 0 10(_ent(_in)(_event))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int INC -1 0 11(_ent(_in))))
		(_port(_int CLR -1 0 11(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 20(_array -1((_dto i 6 i 0)))))
		(_sig(_int PC 1 0 20(_arch(_uni(_string \"0000000"\)))))
		(_sig(_int PC_next 1 0 20(_arch(_uni(_string \"0000000"\)))))
		(_prcs
			(FF(_arch 0 0 24(_prcs(_trgt(6))(_sens(1)(4)(7))(_dssslsensitivity 2))))
			(LOGIC(_arch 1 0 34(_prcs(_simple)(_trgt(7))(_sens(6)(0)(2)(3)))))
			(line__44(_arch 2 0 44(_assignment(_alias((ROUT)(PC)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
	)
	(_model . PC_Regester 3 -1)
)
I 000047 55 1343          1688414413509 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688414413510 2023.07.04 00:30:13)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 41134343451641571640531a194715474447154717)
	(_ent
		(_time 1688414413493)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1(d_5_0)))(_sens(2)(0))(_mon))))
			(line__21(_arch 6 0 21(_assignment(_trgt(1(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 771)
		(50463234 514)
		(33686274 770)
	)
	(_model . Memory 7 -1)
)
I 000045 55 10956         1688414418628 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688414418629 2023.07.04 00:30:18)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 3d6d6a38686a602b606879676d3b343b683b693b3c)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000056 55 2729          1688414609682 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688414609683 2023.07.04 00:33:29)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8cde8c82dedbd19adc88cad7d98a8e8ad88a8d8a85)
	(_ent
		(_time 1688414609680)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int BUS_Sel -1 0 16(_ent (_out))))
				(_port(_int INC -1 0 17(_ent (_out))))
				(_port(_int CMD 0 0 18(_ent (_out))))
				(_port(_int IR 1 0 19(_ent (_out))))
				(_port(_int PC 1 0 20(_ent (_out))))
				(_port(_int LD_REG 2 0 21(_ent (_out))))
				(_port(_int Reg0 1 0 22(_ent (_out))))
				(_port(_int Reg1 1 0 23(_ent (_out))))
				(_port(_int Reg2 1 0 24(_ent (_out))))
				(_port(_int Reg3 1 0 25(_ent (_out))))
				(_port(_int ALU_out 1 0 26(_ent (_out))))
				(_port(_int bus_data 1 0 27(_ent (_out))))
				(_port(_int Memory_Data 1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 21(_array -1((_to i 0 i 3)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 38(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 4 0 38(_arch(_uni))))
		(_sig(_int PC 4 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 5 0 40(_arch(_uni))))
		(_sig(_int Reg0 4 0 41(_arch(_uni))))
		(_sig(_int Reg1 4 0 42(_arch(_uni))))
		(_sig(_int Reg2 4 0 43(_arch(_uni))))
		(_sig(_int Reg3 4 0 44(_arch(_uni))))
		(_sig(_int ALU_out 4 0 45(_arch(_uni))))
		(_sig(_int bus_data 4 0 46(_arch(_uni))))
		(_sig(_int Memory_Data 4 0 47(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 380 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 84 (main_tb))
	(_version vef)
	(_time 1688414609686 2023.07.04 00:33:29)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8cdfdc82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 1293          1688415044592 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688415044593 2023.07.04 00:40:44)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 6f613b6f3c386f79386e7d3437693b696a693b6939)
	(_ent
		(_time 1688414413492)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(33686018 197379)
		(33686018 131587)
		(33686274 197122)
	)
	(_model . Memory 6 -1)
)
I 000045 55 10956         1688415052735 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688415052736 2023.07.04 00:40:52)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 3e696a3b6a696328636b7a646e3837386b386a383f)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000047 55 1314          1688416249600 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688416249601 2023.07.04 01:00:49)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 85d6d28b85d28593d28797dedd83d1838083d183d3)
	(_ent
		(_time 1688414413492)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(33686018 197379)
		(33686018 197123)
		(33686018 131587)
		(33751554 197122)
	)
	(_model . Memory 6 -1)
)
I 000045 55 10956         1688416251287 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688416251288 2023.07.04 01:00:51)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 1a491f1d4a4d470c474f5e404a1c131c4f1c4e1c1b)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000056 55 2811          1688416255062 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688416255063 2023.07.04 01:00:55)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code d989858bd18e84cf89de9f828cdfdbdf8ddfd8dfd0)
	(_ent
		(_time 1688414609679)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int BUS_Sel -1 0 16(_ent (_out))))
				(_port(_int INC -1 0 17(_ent (_out))))
				(_port(_int CMD 0 0 18(_ent (_out))))
				(_port(_int IR 1 0 19(_ent (_out))))
				(_port(_int PC 1 0 20(_ent (_out))))
				(_port(_int LD_REG 2 0 21(_ent (_out))))
				(_port(_int Reg0 1 0 22(_ent (_out))))
				(_port(_int Reg1 1 0 23(_ent (_out))))
				(_port(_int Reg2 1 0 24(_ent (_out))))
				(_port(_int Reg3 1 0 25(_ent (_out))))
				(_port(_int ALU_out 1 0 26(_ent (_out))))
				(_port(_int bus_data 1 0 27(_ent (_out))))
				(_port(_int Memory_Data 1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 21(_array -1((_to i 0 i 3)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 38(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 4 0 38(_arch(_uni))))
		(_sig(_int PC 4 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 5 0 40(_arch(_uni))))
		(_sig(_int Reg0 4 0 41(_arch(_uni))))
		(_sig(_int Reg1 4 0 42(_arch(_uni))))
		(_sig(_int Reg2 4 0 43(_arch(_uni))))
		(_sig(_int Reg3 4 0 44(_arch(_uni))))
		(_sig(_int ALU_out 4 0 45(_arch(_uni))))
		(_sig(_int bus_data 4 0 46(_arch(_uni))))
		(_sig(_int Memory_Data 4 0 47(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__75(_arch 1 0 75(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 380 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 85 (main_tb))
	(_version vef)
	(_time 1688416255076 2023.07.04 01:00:55)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code e9b8e5bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 10956         1688416257153 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688416257154 2023.07.04 01:00:57)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 04025102015359125951405e54020d025102500205)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000056 55 2811          1688416257385 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688416257386 2023.07.04 01:00:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code eee8bbbdbab9b3f8bee9a8b5bbe8ece8bae8efe8e7)
	(_ent
		(_time 1688414609679)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int BUS_Sel -1 0 16(_ent (_out))))
				(_port(_int INC -1 0 17(_ent (_out))))
				(_port(_int CMD 0 0 18(_ent (_out))))
				(_port(_int IR 1 0 19(_ent (_out))))
				(_port(_int PC 1 0 20(_ent (_out))))
				(_port(_int LD_REG 2 0 21(_ent (_out))))
				(_port(_int Reg0 1 0 22(_ent (_out))))
				(_port(_int Reg1 1 0 23(_ent (_out))))
				(_port(_int Reg2 1 0 24(_ent (_out))))
				(_port(_int Reg3 1 0 25(_ent (_out))))
				(_port(_int ALU_out 1 0 26(_ent (_out))))
				(_port(_int bus_data 1 0 27(_ent (_out))))
				(_port(_int Memory_Data 1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 21(_array -1((_to i 0 i 3)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 38(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 4 0 38(_arch(_uni))))
		(_sig(_int PC 4 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 5 0 40(_arch(_uni))))
		(_sig(_int Reg0 4 0 41(_arch(_uni))))
		(_sig(_int Reg1 4 0 42(_arch(_uni))))
		(_sig(_int Reg2 4 0 43(_arch(_uni))))
		(_sig(_int Reg3 4 0 44(_arch(_uni))))
		(_sig(_int ALU_out 4 0 45(_arch(_uni))))
		(_sig(_int bus_data 4 0 46(_arch(_uni))))
		(_sig(_int Memory_Data 4 0 47(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__75(_arch 1 0 75(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 380 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 85 (main_tb))
	(_version vef)
	(_time 1688416257389 2023.07.04 01:00:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code eee9ebbdbeb8b9f9eaeffcb4bae8bbe8ede8e6ebb8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000047 55 1390          1688416422887 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688416422888 2023.07.04 01:03:42)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 6b65376b3c3c6b7d3c6a7930336d3f6d6e6d3f6d3d)
	(_ent
		(_time 1688414413492)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(2(5))))))
			(line__21(_arch 6 0 21(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 197122)
		(33686018 131843)
		(33686018 197123)
		(50463234 131586)
		(33686019 197122)
		(33686018 131586)
	)
	(_model . Memory 7 -1)
)
I 000045 55 10956         1688416426941 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688416426942 2023.07.04 01:03:46)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 434c1f4141141e551e16071913454a451645174542)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
I 000056 55 2811          1688416427146 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688416427147 2023.07.04 01:03:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0e0153085a5953185e0948555b080c085a080f0807)
	(_ent
		(_time 1688414609679)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int BUS_Sel -1 0 16(_ent (_out))))
				(_port(_int INC -1 0 17(_ent (_out))))
				(_port(_int CMD 0 0 18(_ent (_out))))
				(_port(_int IR 1 0 19(_ent (_out))))
				(_port(_int PC 1 0 20(_ent (_out))))
				(_port(_int LD_REG 2 0 21(_ent (_out))))
				(_port(_int Reg0 1 0 22(_ent (_out))))
				(_port(_int Reg1 1 0 23(_ent (_out))))
				(_port(_int Reg2 1 0 24(_ent (_out))))
				(_port(_int Reg3 1 0 25(_ent (_out))))
				(_port(_int ALU_out 1 0 26(_ent (_out))))
				(_port(_int bus_data 1 0 27(_ent (_out))))
				(_port(_int Memory_Data 1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 21(_array -1((_to i 0 i 3)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 38(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 4 0 38(_arch(_uni))))
		(_sig(_int PC 4 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 5 0 40(_arch(_uni))))
		(_sig(_int Reg0 4 0 41(_arch(_uni))))
		(_sig(_int Reg1 4 0 42(_arch(_uni))))
		(_sig(_int Reg2 4 0 43(_arch(_uni))))
		(_sig(_int Reg3 4 0 44(_arch(_uni))))
		(_sig(_int ALU_out 4 0 45(_arch(_uni))))
		(_sig(_int bus_data 4 0 46(_arch(_uni))))
		(_sig(_int Memory_Data 4 0 47(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__75(_arch 1 0 75(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 380 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 85 (main_tb))
	(_version vef)
	(_time 1688416427150 2023.07.04 01:03:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0e0003085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000045 55 10956         1688416447645 Main
(_unit VHDL(main 0 5(main 0 27))
	(_version vef)
	(_time 1688416447646 2023.07.04 01:04:07)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 20737d2421777d367d75647a702629267526742621)
	(_ent
		(_time 1688413991865)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 7 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 7 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 9 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 9 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 8 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 8 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int alu_cmd 6 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 10 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int selm0_0 -1 0 77(_ent (_out))))
				(_port(_int selm0_1 -1 0 77(_ent (_out))))
				(_port(_int selm1_0 -1 0 77(_ent (_out))))
				(_port(_int selm1_1 -1 0 77(_ent (_out))))
				(_port(_int BUS_sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD 11 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 14 0 99(_ent (_in))))
				(_port(_int Data 14 0 100(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 12 0 85(_ent (_in))))
				(_port(_int in1 12 0 85(_ent (_in))))
				(_port(_int in2 12 0 85(_ent (_in))))
				(_port(_int in3 12 0 85(_ent (_in))))
				(_port(_int S0 -1 0 86(_ent (_in))))
				(_port(_int S1 -1 0 86(_ent (_in))))
				(_port(_int output 12 0 87(_ent (_out))))
			)
		)
		(MUX2x2
			(_object
				(_port(_int in0 13 0 92(_ent (_in))))
				(_port(_int in1 13 0 92(_ent (_in))))
				(_port(_int S -1 0 93(_ent (_in))))
				(_port(_int output 13 0 94(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 106(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 107(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 108(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 109(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 111(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 113(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 116(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((alu_cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 118(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((selm0_0)(selm0_0_sig))
			((selm0_1)(selm0_1_sig))
			((selm1_0)(selm1_0_sig))
			((selm1_1)(selm1_1_sig))
			((BUS_sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 119(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 122(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm0_0_sig))
			((S1)(selm0_1_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 123(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S0)(selm1_0_sig))
			((S1)(selm1_1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX2 0 125(_comp MUX2x2)
		(_port
			((in0)(MData_sig))
			((in1)(alu_result_sig))
			((S)(BUS_Sel_sig))
			((output)(bus_input_sig))
		)
		(_use(_ent . MUX2x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BUS_Sel -1 0 9(_ent(_out))))
		(_port(_int INC -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int CMD 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array -1((_dto i 6 i 0)))))
		(_port(_int IR 1 0 12(_ent(_out))))
		(_port(_int PC 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 14(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 2 0 14(_ent(_out))))
		(_port(_int Reg0 1 0 15(_ent(_out))))
		(_port(_int Reg1 1 0 16(_ent(_out))))
		(_port(_int Reg2 1 0 17(_ent(_out))))
		(_port(_int Reg3 1 0 18(_ent(_out))))
		(_port(_int ALU_out 1 0 19(_ent(_out))))
		(_port(_int bus_data 1 0 20(_ent(_out))))
		(_port(_int Memory_Data 1 0 21(_ent(_out))))
		(_sig(_int LD0_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 29(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array -1((_dto i 6 i 0)))))
		(_sig(_int RIN0_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 30(_arch(_uni))))
		(_sig(_int MData_sig 3 0 30(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 31(_arch(_uni))))
		(_sig(_int selm0_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm0_1_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_0_sig -1 0 32(_arch(_uni))))
		(_sig(_int selm1_1_sig -1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_cmd_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~136 0 46(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~138 0 55(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 64(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 74(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 85(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1318 0 92(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(27)))))
			(line__128(_arch 1 0 128(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(25)))))
			(line__129(_arch 2 0 129(_assignment(_alias((CMD)(alu_cmd_sig)))(_trgt(4))(_sens(49)))))
			(line__130(_arch 3 0 130(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(39)))))
			(line__131(_arch 4 0 131(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(38)))))
			(line__132(_arch 5 0 132(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(15)))))
			(line__133(_arch 6 0 133(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(16)))))
			(line__134(_arch 7 0 134(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(17)))))
			(line__135(_arch 8 0 135(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(18)))))
			(line__136(_arch 9 0 136(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(34)))))
			(line__137(_arch 10 0 137(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(35)))))
			(line__138(_arch 11 0 138(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(36)))))
			(line__139(_arch 12 0 139(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(37)))))
			(line__140(_arch 13 0 140(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(12))(_sens(44)))))
			(line__141(_arch 14 0 141(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(13))(_sens(41)))))
			(line__142(_arch 15 0 142(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(14))(_sens(40)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Main 16 -1)
)
V 000056 55 2811          1688416447876 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688416447877 2023.07.04 01:04:07)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0a590f0c5a5d571c5a0d4c515f0c080c5e0c0b0c03)
	(_ent
		(_time 1688414609679)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int RST -1 0 15(_ent (_in))))
				(_port(_int BUS_Sel -1 0 16(_ent (_out))))
				(_port(_int INC -1 0 17(_ent (_out))))
				(_port(_int CMD 0 0 18(_ent (_out))))
				(_port(_int IR 1 0 19(_ent (_out))))
				(_port(_int PC 1 0 20(_ent (_out))))
				(_port(_int LD_REG 2 0 21(_ent (_out))))
				(_port(_int Reg0 1 0 22(_ent (_out))))
				(_port(_int Reg1 1 0 23(_ent (_out))))
				(_port(_int Reg2 1 0 24(_ent (_out))))
				(_port(_int Reg3 1 0 25(_ent (_out))))
				(_port(_int ALU_out 1 0 26(_ent (_out))))
				(_port(_int bus_data 1 0 27(_ent (_out))))
				(_port(_int Memory_Data 1 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 54(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 21(_array -1((_to i 0 i 3)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int CMD 3 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 38(_array -1((_dto i 6 i 0)))))
		(_sig(_int IR 4 0 38(_arch(_uni))))
		(_sig(_int PC 4 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~136 0 40(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 5 0 40(_arch(_uni))))
		(_sig(_int Reg0 4 0 41(_arch(_uni))))
		(_sig(_int Reg1 4 0 42(_arch(_uni))))
		(_sig(_int Reg2 4 0 43(_arch(_uni))))
		(_sig(_int Reg3 4 0 44(_arch(_uni))))
		(_sig(_int ALU_out 4 0 45(_arch(_uni))))
		(_sig(_int bus_data 4 0 46(_arch(_uni))))
		(_sig(_int Memory_Data 4 0 47(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__75(_arch 1 0 75(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 380 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 85 (main_tb))
	(_version vef)
	(_time 1688416447880 2023.07.04 01:04:07)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0a585f0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
