
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
ü
Running: %s
333*	simulator2Ð
»C:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot red_pitaya_analog_tb_behav --prj C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.sim/sim_1/behav/red_pitaya_analog_tb.prj work.red_pitaya_analog_tb work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Ú
+Analyzing Verilog file "%s" into library %s165*xsimverific2u
aC:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v2default:default2
work2default:defaultZ10-165
Ù
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sim_1/red_pitaya_analog_tb.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
¶
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v2default:default2
612default:default2%
red_pitaya_analog2default:defaultZ43-4099
¶
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v2default:default2
612default:default2%
red_pitaya_analog2default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
Y
Compiling module %s405*	simulator2'
unisims_ver.IBUFDS
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.BUFG
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
2default:defaultZ43-3953
W
Compiling module %s405*	simulator2%
unisims_ver.ODDR
2default:defaultZ43-3953
v
Compiling module %s405*	simulator2D
0unisims_ver.XADC(INIT_41=16'b010111100001111...
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
work.red_pitaya_analog
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
work.red_pitaya_analog_tb
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
j
Built simulation snapshot %s
278*	simulator2.
red_pitaya_analog_tb_behav2default:defaultZ43-3394


End Record