// Seed: 2432945114
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_7;
  assign id_7 = (id_2) != (-1 && id_6);
  timeprecision 1ps;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  tri   id_6,
    output wand  id_7
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
