# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:42 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:13:42 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:42 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:13:42 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:42 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:13:43 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:43 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:13:43 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:43 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:13:43 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:43 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:13:43 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:43 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module shifter
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(171): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(172): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(173): (vlog-2730) Undefined variable: 'shift_output'.
# ** Error: ./cpu.v(173): Identifier must be declared with a port mode: shift_output.
# ** Error: ./cpu.v(174): Identifier must be declared with a port mode: carry_bit.
# -- Compiling module cpu_testbench
# ** Error: (vlog-13069) ./cpu.v(215): near "EOF": syntax error, unexpected end of source code.
# End time: 13:13:43 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:05 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:14:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:05 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:06 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:06 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:06 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:06 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:06 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module shifter
# ** Error: ./cpu.v(171): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(172): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(173): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(174): Identifier must be declared with a port mode: shift_output.
# ** Error: ./cpu.v(175): Identifier must be declared with a port mode: carry_bit.
# -- Compiling module cpu_testbench
# ** Error: (vlog-13069) ./cpu.v(216): near "EOF": syntax error, unexpected end of source code.
# End time: 13:14:06 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:18 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:15:19 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:19 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module shifter
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: shift_output.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: carry_bit.
# -- Compiling module cpu_testbench
# ** Error: (vlog-13069) ./cpu.v(210): near "EOF": syntax error, unexpected end of source code.
# End time: 13:15:20 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:17:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:17:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:17:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:17:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:17:53 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:53 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:17:54 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:54 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module shifter
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: immediateValue.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: shift_output.
# ** Error: ./cpu.v(170): Identifier must be declared with a port mode: carry_bit.
# -- Compiling module cpu_testbench
# ** Error: (vlog-13069) ./cpu.v(210): near "EOF": syntax error, unexpected end of source code.
# End time: 13:17:54 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 13
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.v""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:26 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:18:27 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:27 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:18:27 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:27 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:18:27 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:27 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:18:27 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:27 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:18:27 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:27 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:18:28 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:18:28 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:18:28 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 13:18:30 on Feb 27,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# ** Error: (vsim-3033) ./cpu.v(170): Instantiation of 'shifter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.v
#         Searched libraries:
#             C:/Users/billy/Desktop/469/CSE469/cpu/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 18
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:19:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:19:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:19:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:19:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:19:30 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:30 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:19:31 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:31 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:19:31 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:31 on Feb 27,2020
# vlog -reportprogress 300 ./shifter.v 
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# 
# Top level modules:
# 	shifter_testbench
# End time: 13:19:31 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 13:18:30 on Feb 27,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.v(160): [PCDPC] - Port size (4) does not match connection size (32) for port 'write_addr'. The port definition is at: ./reg_file.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rg File: ./reg_file.v
# ** Warning: (vsim-3015) ./cpu.v(164): [PCDPC] - Port size (8) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-3015) ./cpu.v(170): [PCDPC] - Port size (32) does not match connection size (4) for port 'a'. The port definition is at: ./shifter.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_shifter File: ./shifter.v
# ** Warning: (vsim-3015) ./cpu.v(170): [PCDPC] - Port size (5) does not match connection size (2) for port 'shift'. The port definition is at: ./shifter.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_shifter File: ./shifter.v
# ** Error (suppressible): (vsim-3053) ./cpu.v(170): Illegal output or inout port connection for port 'b'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_shifter File: ./shifter.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:04 on Feb 27,2020
# vlog -reportprogress 300 ./alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:20:04 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:04 on Feb 27,2020
# vlog -reportprogress 300 ./find_next_pc.v 
# -- Compiling module find_next_pc
# 
# Top level modules:
# 	find_next_pc
# End time: 13:20:04 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./Instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:20:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./instruction_decoder.v 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 13:20:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./memory_file.v 
# -- Compiling module memory_file
# 
# Top level modules:
# 	memory_file
# End time: 13:20:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./reg_file.v 
# -- Compiling module reg_file
# ** Warning: ./reg_file.v(43): (vlog-2182) 'regfile' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	reg_file
# End time: 13:20:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./cpu.v 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 13:20:05 on Feb 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Feb 27,2020
# vlog -reportprogress 300 ./shifter.v 
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# 
# Top level modules:
# 	shifter_testbench
# End time: 13:20:06 on Feb 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 13:18:30 on Feb 27,2020
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.find_next_pc
# Loading work.instruction_memory
# Loading work.instruction_decoder
# Loading work.reg_file
# Loading work.memory_file
# Loading work.alu
# Loading work.shifter
# ** Warning: (vsim-3015) ./cpu.v(160): [PCDPC] - Port size (4) does not match connection size (32) for port 'write_addr'. The port definition is at: ./reg_file.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rg File: ./reg_file.v
# ** Warning: (vsim-3015) ./cpu.v(164): [PCDPC] - Port size (8) does not match connection size (32) for port 'addr'. The port definition is at: ./memory_file.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem File: ./memory_file.v
# ** Warning: (vsim-3015) ./cpu.v(170): [PCDPC] - Port size (32) does not match connection size (4) for port 'a'. The port definition is at: ./shifter.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_shifter File: ./shifter.v
# ** Warning: (vsim-3015) ./cpu.v(170): [PCDPC] - Port size (5) does not match connection size (2) for port 'shift'. The port definition is at: ./shifter.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/my_shifter File: ./shifter.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Ameer  Hostname: DESKTOP-KK0N0Q1  ProcessID: 14432
#           Attempting to use alternate WLF file "./wlftg6b6c9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg6b6c9
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/read_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/cpu_testbench/dut/mem/write_addr'.
# Executing ONERROR command at macro ./cpu_wave.do line 105
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./cpu.v(206)
#    Time: 10 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.v line 206
