{
  "Top": "dfr_inference",
  "RtlTop": "dfr_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "dfr_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputs": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_inputs",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "weights": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "outputs": {
      "index": "2",
      "direction": "out",
      "srcType": "*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "m_axi_outputs",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -default_slave_interface=s_axilite"],
    "DirectiveTcl": [
      "set_directive_top dfr_inference -name dfr_inference",
      "set_directive_top dfr_inference -name dfr_inference"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dfr_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "100",
    "Uncertainty": "27",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "67352428"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 100.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dfr_inference",
    "Version": "1.0",
    "DisplayName": "Dfr_inference",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dfr_inference_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/mackey_glass.cpp",
      "..\/..\/dfr_core.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/dfr_inference_control_s_axi.vhd",
      "impl\/vhdl\/dfr_inference_dadd_64ns_64ns_64_2_full_dsp_1.vhd",
      "impl\/vhdl\/dfr_inference_dmul_64ns_64ns_64_2_max_dsp_1.vhd",
      "impl\/vhdl\/dfr_inference_inputs_m_axi.vhd",
      "impl\/vhdl\/dfr_inference_mg_data.vhd",
      "impl\/vhdl\/dfr_inference_mul_16ns_32s_48_1_1.vhd",
      "impl\/vhdl\/dfr_inference_mul_mul_19s_8ns_19_4_1.vhd",
      "impl\/vhdl\/dfr_inference_outputs_m_axi.vhd",
      "impl\/vhdl\/dfr_inference_reservoir.vhd",
      "impl\/vhdl\/dfr_inference_reservoir_history.vhd",
      "impl\/vhdl\/dfr_inference_sitodp_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/dfr_inference_urem_19ns_8ns_7_23_seq_1.vhd",
      "impl\/vhdl\/dfr_inference_weights_m_axi.vhd",
      "impl\/vhdl\/dfr_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dfr_inference_control_s_axi.v",
      "impl\/verilog\/dfr_inference_dadd_64ns_64ns_64_2_full_dsp_1.v",
      "impl\/verilog\/dfr_inference_dmul_64ns_64ns_64_2_max_dsp_1.v",
      "impl\/verilog\/dfr_inference_inputs_m_axi.v",
      "impl\/verilog\/dfr_inference_mg_data.v",
      "impl\/verilog\/dfr_inference_mg_data_rom.dat",
      "impl\/verilog\/dfr_inference_mul_16ns_32s_48_1_1.v",
      "impl\/verilog\/dfr_inference_mul_mul_19s_8ns_19_4_1.v",
      "impl\/verilog\/dfr_inference_outputs_m_axi.v",
      "impl\/verilog\/dfr_inference_reservoir.v",
      "impl\/verilog\/dfr_inference_reservoir_history.v",
      "impl\/verilog\/dfr_inference_sitodp_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/dfr_inference_urem_19ns_8ns_7_23_seq_1.v",
      "impl\/verilog\/dfr_inference_weights_m_axi.v",
      "impl\/verilog\/dfr_inference.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dfr_inference_v1_0\/data\/dfr_inference.mdd",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/data\/dfr_inference.tcl",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/xdfr_inference.c",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/xdfr_inference.h",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/xdfr_inference_hw.h",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/xdfr_inference_linux.c",
      "impl\/misc\/drivers\/dfr_inference_v1_0\/src\/xdfr_inference_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dfr_inference_ap_dadd_0_full_dsp_64_ip.tcl",
      "impl\/misc\/dfr_inference_ap_dmul_0_max_dsp_64_ip.tcl",
      "impl\/misc\/dfr_inference_ap_sitodp_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/dfr_inference.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/oshears\/Documents\/vt\/research\/code\/verilog\/hybrid_dfr_system\/vitis_hls\/dfr_core\/proj_dfr_core\/dfr_core_solution\/.debug\/dfr_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dfr_inference_ap_dadd_0_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dfr_inference_ap_dadd_0_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dfr_inference_ap_dmul_0_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dfr_inference_ap_dmul_0_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dfr_inference_ap_sitodp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dfr_inference_ap_sitodp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_inputs:m_axi_weights:m_axi_outputs",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_inputs": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_inputs_",
      "paramPrefix": "C_M_AXI_INPUTS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_inputs_ARADDR",
        "m_axi_inputs_ARBURST",
        "m_axi_inputs_ARCACHE",
        "m_axi_inputs_ARID",
        "m_axi_inputs_ARLEN",
        "m_axi_inputs_ARLOCK",
        "m_axi_inputs_ARPROT",
        "m_axi_inputs_ARQOS",
        "m_axi_inputs_ARREADY",
        "m_axi_inputs_ARREGION",
        "m_axi_inputs_ARSIZE",
        "m_axi_inputs_ARUSER",
        "m_axi_inputs_ARVALID",
        "m_axi_inputs_AWADDR",
        "m_axi_inputs_AWBURST",
        "m_axi_inputs_AWCACHE",
        "m_axi_inputs_AWID",
        "m_axi_inputs_AWLEN",
        "m_axi_inputs_AWLOCK",
        "m_axi_inputs_AWPROT",
        "m_axi_inputs_AWQOS",
        "m_axi_inputs_AWREADY",
        "m_axi_inputs_AWREGION",
        "m_axi_inputs_AWSIZE",
        "m_axi_inputs_AWUSER",
        "m_axi_inputs_AWVALID",
        "m_axi_inputs_BID",
        "m_axi_inputs_BREADY",
        "m_axi_inputs_BRESP",
        "m_axi_inputs_BUSER",
        "m_axi_inputs_BVALID",
        "m_axi_inputs_RDATA",
        "m_axi_inputs_RID",
        "m_axi_inputs_RLAST",
        "m_axi_inputs_RREADY",
        "m_axi_inputs_RRESP",
        "m_axi_inputs_RUSER",
        "m_axi_inputs_RVALID",
        "m_axi_inputs_WDATA",
        "m_axi_inputs_WID",
        "m_axi_inputs_WLAST",
        "m_axi_inputs_WREADY",
        "m_axi_inputs_WSTRB",
        "m_axi_inputs_WUSER",
        "m_axi_inputs_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "32",
          "argName": "inputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inputs"
        }
      ]
    },
    "m_axi_outputs": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_outputs_",
      "paramPrefix": "C_M_AXI_OUTPUTS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_outputs_ARADDR",
        "m_axi_outputs_ARBURST",
        "m_axi_outputs_ARCACHE",
        "m_axi_outputs_ARID",
        "m_axi_outputs_ARLEN",
        "m_axi_outputs_ARLOCK",
        "m_axi_outputs_ARPROT",
        "m_axi_outputs_ARQOS",
        "m_axi_outputs_ARREADY",
        "m_axi_outputs_ARREGION",
        "m_axi_outputs_ARSIZE",
        "m_axi_outputs_ARUSER",
        "m_axi_outputs_ARVALID",
        "m_axi_outputs_AWADDR",
        "m_axi_outputs_AWBURST",
        "m_axi_outputs_AWCACHE",
        "m_axi_outputs_AWID",
        "m_axi_outputs_AWLEN",
        "m_axi_outputs_AWLOCK",
        "m_axi_outputs_AWPROT",
        "m_axi_outputs_AWQOS",
        "m_axi_outputs_AWREADY",
        "m_axi_outputs_AWREGION",
        "m_axi_outputs_AWSIZE",
        "m_axi_outputs_AWUSER",
        "m_axi_outputs_AWVALID",
        "m_axi_outputs_BID",
        "m_axi_outputs_BREADY",
        "m_axi_outputs_BRESP",
        "m_axi_outputs_BUSER",
        "m_axi_outputs_BVALID",
        "m_axi_outputs_RDATA",
        "m_axi_outputs_RID",
        "m_axi_outputs_RLAST",
        "m_axi_outputs_RREADY",
        "m_axi_outputs_RRESP",
        "m_axi_outputs_RUSER",
        "m_axi_outputs_RVALID",
        "m_axi_outputs_WDATA",
        "m_axi_outputs_WID",
        "m_axi_outputs_WLAST",
        "m_axi_outputs_WREADY",
        "m_axi_outputs_WSTRB",
        "m_axi_outputs_WUSER",
        "m_axi_outputs_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "64",
          "argName": "outputs"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "outputs"
        }
      ]
    },
    "m_axi_weights": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_weights_",
      "paramPrefix": "C_M_AXI_WEIGHTS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_weights_ARADDR",
        "m_axi_weights_ARBURST",
        "m_axi_weights_ARCACHE",
        "m_axi_weights_ARID",
        "m_axi_weights_ARLEN",
        "m_axi_weights_ARLOCK",
        "m_axi_weights_ARPROT",
        "m_axi_weights_ARQOS",
        "m_axi_weights_ARREADY",
        "m_axi_weights_ARREGION",
        "m_axi_weights_ARSIZE",
        "m_axi_weights_ARUSER",
        "m_axi_weights_ARVALID",
        "m_axi_weights_AWADDR",
        "m_axi_weights_AWBURST",
        "m_axi_weights_AWCACHE",
        "m_axi_weights_AWID",
        "m_axi_weights_AWLEN",
        "m_axi_weights_AWLOCK",
        "m_axi_weights_AWPROT",
        "m_axi_weights_AWQOS",
        "m_axi_weights_AWREADY",
        "m_axi_weights_AWREGION",
        "m_axi_weights_AWSIZE",
        "m_axi_weights_AWUSER",
        "m_axi_weights_AWVALID",
        "m_axi_weights_BID",
        "m_axi_weights_BREADY",
        "m_axi_weights_BRESP",
        "m_axi_weights_BUSER",
        "m_axi_weights_BVALID",
        "m_axi_weights_RDATA",
        "m_axi_weights_RID",
        "m_axi_weights_RLAST",
        "m_axi_weights_RREADY",
        "m_axi_weights_RRESP",
        "m_axi_weights_RUSER",
        "m_axi_weights_RVALID",
        "m_axi_weights_WDATA",
        "m_axi_weights_WID",
        "m_axi_weights_WLAST",
        "m_axi_weights_WREADY",
        "m_axi_weights_WSTRB",
        "m_axi_weights_WUSER",
        "m_axi_weights_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "off",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "32",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "weights"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inputs_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inputs_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputs_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputs_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputs_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputs_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inputs_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inputs_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inputs_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputs_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputs_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inputs_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inputs_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inputs_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_inputs_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inputs_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inputs_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inputs_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inputs_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inputs_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_weights_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_weights_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_weights_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_weights_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_weights_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_weights_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_weights_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_weights_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_outputs_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_outputs_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_outputs_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_outputs_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_outputs_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_outputs_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_outputs_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_outputs_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_outputs_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_outputs_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_outputs_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_outputs_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_outputs_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_outputs_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_outputs_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_outputs_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_outputs_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_outputs_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_outputs_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_outputs_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_outputs_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "dfr_inference"},
    "Info": {"dfr_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"dfr_inference": {
        "Latency": {
          "LatencyBest": "67352428",
          "LatencyAvg": "93778828",
          "LatencyWorst": "120205228",
          "PipelineIIMin": "67352429",
          "PipelineIIMax": "120205229",
          "PipelineII": "67352429 ~ 120205229",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "100.00",
          "Uncertainty": "27.00",
          "Estimate": "73.000"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "508200",
            "Latency": "508200",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_51_1",
            "TripCount": "2000",
            "Latency": "214000",
            "PipelineII": "",
            "PipelineDepth": "107",
            "Loops": [{
                "Name": "VITIS_LOOP_61_2",
                "TripCount": "99",
                "Latency": "99",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "VITIS_LOOP_70_3",
            "TripCount": "508200",
            "LatencyMin": "66066000",
            "LatencyMax": "118918800",
            "Latency": "66066000 ~ 118918800",
            "PipelineII": "",
            "PipelineDepthMin": "130",
            "PipelineDepthMax": "234",
            "PipelineDepth": "130 ~ 234",
            "Loops": [
              {
                "Name": "VITIS_LOOP_84_4",
                "TripCount": "99",
                "Latency": "99",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_97_5",
                "TripCount": "100",
                "Latency": "100",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_111_6",
            "TripCount": "5082",
            "Latency": "564103",
            "PipelineII": "",
            "PipelineDepth": "111",
            "Loops": [{
                "Name": "VITIS_LOOP_113_7",
                "TripCount": "100",
                "Latency": "101",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "569",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "203",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2974",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "7070",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-09-07 15:36:23 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
