Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Piotr/workspace/vlsi/vlsi_mcu/VLSI_MCU/idec_test_isim_beh.exe" -prj "C:/Users/Piotr/workspace/vlsi/vlsi_mcu/VLSI_MCU/idec_test_beh.prj" "work.idec_test" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Piotr/workspace/vlsi/vlsi_mcu/VLSI_MCU/instruction_decoder.vhd" into library work
Parsing VHDL file "C:/Users/Piotr/workspace/vlsi/vlsi_mcu/VLSI_MCU/idec_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 119300 KB
Fuse CPU Usage: 638 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture idec_a of entity instruction_decoder [instruction_decoder_default]
Compiling architecture behavior of entity idec_test
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Piotr/workspace/vlsi/vlsi_mcu/VLSI_MCU/idec_test_isim_beh.exe
Fuse Memory Usage: 129268 KB
Fuse CPU Usage: 811 ms
