INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/intf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/top_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.srcs/sim_1/new/top_uart_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_uart_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nacho/Documents/Facultad/5to/arqui/tpfinal_mips/mips_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
