{"vcs1":{"timestamp_begin":1684309934.324511966, "rt":1.88, "ut":0.51, "st":0.23}}
{"vcselab":{"timestamp_begin":1684309936.294069793, "rt":1.98, "ut":0.51, "st":0.18}}
{"link":{"timestamp_begin":1684309938.347925782, "rt":0.46, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684309933.655370501}
{"VCS_COMP_START_TIME": 1684309933.655370501}
{"VCS_COMP_END_TIME": 1684309940.880279814}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331248}}
{"stitch_vcselab": {"peak_mem": 221012}}
