

================================================================
== Synthesis Summary Report of 'Stream2Mmap'
================================================================
+ General Information: 
    * Date:           Wed May  8 14:03:54 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        project
    * Solution:       Stream2Mmap (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                 Modules                 |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    |                 & Loops                 |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +-----------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ Stream2Mmap                            |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|  940 (~0%)|  1459 (~0%)|    -|
    | + Stream2Mmap_Pipeline_VITIS_LOOP_24_1  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|  103 (~0%)|   162 (~0%)|    -|
    |  o VITIS_LOOP_24_1                      |       -|   2.43|        -|       -|         3|        1|     -|       yes|     -|   -|          -|           -|    -|
    +-----------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mmap | 32 -> 32   | 64            | 0       | direct | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* AP_FIFO
+-------------+------------+
| Interface   | Data Width |
+-------------+------------+
| stream_peek | 33         |
| stream_s    | 33         |
+-------------+------------+

* REGISTER
+-------------+---------+----------+
| Interface   | Mode    | Bitwidth |
+-------------+---------+----------+
| mmap_offset | ap_none | 64       |
| n           | ap_none | 64       |
+-------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| stream   | in        | istream<float>&   |
| mmap     | in        | float*            |
| n        | in        | long unsigned int |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| stream   | stream_s     | interface |          |
| stream   | stream_peek  | interface |          |
| mmap     | m_axi_mmap   | interface |          |
| mmap     | mmap_offset  | port      | offset   |
| n        | n            | port      |          |
+----------+--------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+---------------------------------------------------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                                                                  |
+--------------+-----------------+-----------+----------+-------+---------------------------------------------------------------------------+
| m_axi_mmap   | VITIS_LOOP_24_1 | write     | variable | 32    | /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24:19 |
+--------------+-----------------+-----------+----------+-------+---------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                                 | Resolution | Location                                                                  |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+
| m_axi_mmap   | mmap     | VITIS_LOOP_24_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:24:19 |
+--------------+----------+-----------------+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| + Stream2Mmap                           | 0   |        |          |     |        |         |
|  + Stream2Mmap_Pipeline_VITIS_LOOP_24_1 | 0   |        |          |     |        |         |
|    i_2_fu_99_p2                         | -   |        | i_2      | add | fabric | 0       |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------+
| Type         | Options                                         | Location                                                                                   |
+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------+
| disaggregate | variable = stream                               | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:13 in stream2mmap |
| interface    | ap_fifo port = stream._                         | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:14 in stream2mmap |
| aggregate    | variable = stream._ bit                         | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:15 in stream2mmap |
| interface    | ap_fifo port = stream._peek                     | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:16 in stream2mmap |
| aggregate    | variable = stream._peek bit                     | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:17 in stream2mmap |
| interface    | m_axi port = mmap offset = direct bundle = mmap | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/Stream2Mmap.cpp:21 in stream2mmap |
+--------------+-------------------------------------------------+--------------------------------------------------------------------------------------------+


