#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e1d0e7b8e0 .scope module, "test_cyclic_lamp" "test_cyclic_lamp" 2 1;
 .timescale 0 0;
v000001e1d0e7ec30_0 .var "clk", 0 0;
v000001e1d0e7ecd0_0 .net "light", 0 2, v000001e1d0e7eaf0_0;  1 drivers
S_000001e1d0e7ba70 .scope module, "LAMP" "cyclic_lamp" 2 4, 3 1 0, S_000001e1d0e7b8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 3 "light";
P_000001e1d0e7e990 .param/l "GREEN" 0 3 6, C4<010>;
P_000001e1d0e7e9c8 .param/l "RED" 0 3 6, C4<100>;
P_000001e1d0e7ea00 .param/l "YELLOW" 0 3 6, C4<001>;
P_000001e1d0e7ea38 .param/l "s0" 0 3 5, +C4<00000000000000000000000000000000>;
P_000001e1d0e7ea70 .param/l "s1" 0 3 5, +C4<00000000000000000000000000000001>;
P_000001e1d0e7eaa8 .param/l "s2" 0 3 5, +C4<00000000000000000000000000000010>;
v000001e1d0e7bc00_0 .net "clock", 0 0, v000001e1d0e7ec30_0;  1 drivers
v000001e1d0e7eaf0_0 .var "light", 0 2;
v000001e1d0e7eb90_0 .var "state", 0 1;
E_000001e1d0e79bc0 .event anyedge, v000001e1d0e7eb90_0;
E_000001e1d0e79e00 .event posedge, v000001e1d0e7bc00_0;
    .scope S_000001e1d0e7ba70;
T_0 ;
    %wait E_000001e1d0e79e00;
    %load/vec4 v000001e1d0e7eb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e1d0e7eb90_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e1d0e7eb90_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e1d0e7eb90_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e1d0e7eb90_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e1d0e7ba70;
T_1 ;
    %wait E_000001e1d0e79bc0;
    %load/vec4 v000001e1d0e7eb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e1d0e7eaf0_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e1d0e7eaf0_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e1d0e7eaf0_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e1d0e7eaf0_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e1d0e7b8e0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001e1d0e7ec30_0;
    %inv;
    %store/vec4 v000001e1d0e7ec30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e1d0e7b8e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1d0e7ec30_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 8 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001e1d0e7b8e0;
T_4 ;
    %vpi_call 2 11 "$dumpfile", "cyclic_lamp.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e1d0e7b8e0 {0 0 0};
    %vpi_call 2 13 "$monitor", $time, "RGY:  %b", v000001e1d0e7ecd0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cyclic_lamp_tb.v";
    "cyclic_lamp.v";
