Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/aditya/xilinx_vivado_ml/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.srcs/sources_1/new/design.v" Line 23. Module fifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.srcs/sources_1/new/design.v" Line 23. Module fifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
