00:22:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\temp_xsdb_launch_script.tcl
00:22:19 INFO  : XSCT server has started successfully.
00:22:19 INFO  : plnx-install-location is set to ''
00:22:20 INFO  : Successfully done setting XSCT server connection channel  
00:22:20 INFO  : Successfully done query RDI_DATADIR 
00:22:20 INFO  : Successfully done setting workspace for the tool. 
00:22:22 INFO  : Registering command handlers for Vitis TCF services
00:34:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
00:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:36:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
00:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:37:04 INFO  : 'jtag frequency' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : System reset is completed.
00:37:07 INFO  : 'after 3000' command is executed.
00:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:37:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
00:37:10 INFO  : Context for 'APU' is selected.
00:37:10 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:37:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:10 INFO  : Context for 'APU' is selected.
00:37:10 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
00:37:10 INFO  : 'ps7_init' command is executed.
00:37:11 INFO  : 'ps7_post_config' command is executed.
00:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:11 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:11 INFO  : Memory regions updated for context APU
00:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:11 INFO  : 'con' command is executed.
00:37:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:37:11 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
00:56:14 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
00:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:56:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
00:57:00 INFO  : Disconnected from the channel tcfchan#3.
00:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:57:01 INFO  : 'jtag frequency' command is executed.
00:57:01 INFO  : Context for 'APU' is selected.
00:57:01 INFO  : System reset is completed.
00:57:04 INFO  : 'after 3000' command is executed.
00:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:57:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
00:57:07 INFO  : Context for 'APU' is selected.
00:57:07 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:07 INFO  : Context for 'APU' is selected.
00:57:07 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
00:57:07 INFO  : 'ps7_init' command is executed.
00:57:07 INFO  : 'ps7_post_config' command is executed.
00:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:08 INFO  : Memory regions updated for context APU
00:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:08 INFO  : 'con' command is executed.
00:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:57:08 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
00:57:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
00:57:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:01:32 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_vitis'
01:03:01 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:04:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:04:47 INFO  : Disconnected from the channel tcfchan#5.
01:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:04:47 INFO  : 'jtag frequency' command is executed.
01:04:47 INFO  : Context for 'APU' is selected.
01:04:48 INFO  : System reset is completed.
01:04:51 INFO  : 'after 3000' command is executed.
01:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:04:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:04:53 INFO  : Context for 'APU' is selected.
01:04:53 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:53 INFO  : Context for 'APU' is selected.
01:04:53 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:04:54 INFO  : 'ps7_init' command is executed.
01:04:54 INFO  : 'ps7_post_config' command is executed.
01:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:54 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:54 INFO  : Memory regions updated for context APU
01:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:54 INFO  : 'con' command is executed.
01:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:04:54 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:05:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:05:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:05:50 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:06:07 INFO  : Disconnected from the channel tcfchan#10.
01:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:06:07 INFO  : 'jtag frequency' command is executed.
01:06:08 INFO  : Context for 'APU' is selected.
01:06:08 INFO  : System reset is completed.
01:06:11 INFO  : 'after 3000' command is executed.
01:06:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:06:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:06:13 INFO  : Context for 'APU' is selected.
01:06:13 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:06:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:13 INFO  : Context for 'APU' is selected.
01:06:13 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:06:14 INFO  : 'ps7_init' command is executed.
01:06:14 INFO  : 'ps7_post_config' command is executed.
01:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:14 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:14 INFO  : Memory regions updated for context APU
01:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:14 INFO  : 'con' command is executed.
01:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:06:14 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:08:02 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:08:12 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:08:16 INFO  : The hardware specfication used by project 'hello_vitis' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:08:16 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:08:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream' in project 'hello_vitis'.
01:08:16 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:08:25 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit' in project 'hello_vitis'.
01:08:42 INFO  : Disconnected from the channel tcfchan#12.
01:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:08:43 INFO  : 'jtag frequency' command is executed.
01:08:44 INFO  : Context for 'APU' is selected.
01:08:44 INFO  : System reset is completed.
01:08:47 INFO  : 'after 3000' command is executed.
01:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:08:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:08:49 INFO  : Context for 'APU' is selected.
01:08:49 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:49 INFO  : Context for 'APU' is selected.
01:08:49 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:08:50 INFO  : 'ps7_init' command is executed.
01:08:50 INFO  : 'ps7_post_config' command is executed.
01:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:50 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:50 INFO  : Memory regions updated for context APU
01:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:50 INFO  : 'con' command is executed.
01:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:08:50 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:09:11 INFO  : Disconnected from the channel tcfchan#15.
01:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:09:12 INFO  : 'jtag frequency' command is executed.
01:09:12 INFO  : Context for 'APU' is selected.
01:09:12 INFO  : System reset is completed.
01:09:15 INFO  : 'after 3000' command is executed.
01:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:09:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:09:17 INFO  : Context for 'APU' is selected.
01:09:17 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:17 INFO  : Context for 'APU' is selected.
01:09:17 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:09:18 INFO  : 'ps7_init' command is executed.
01:09:18 INFO  : 'ps7_post_config' command is executed.
01:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:18 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:18 INFO  : Memory regions updated for context APU
01:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:18 INFO  : 'con' command is executed.
01:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:18 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:09:26 INFO  : Disconnected from the channel tcfchan#16.
01:09:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:09:26 INFO  : 'jtag frequency' command is executed.
01:09:26 INFO  : Context for 'APU' is selected.
01:09:26 INFO  : System reset is completed.
01:09:30 INFO  : 'after 3000' command is executed.
01:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:09:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:09:32 INFO  : Context for 'APU' is selected.
01:09:32 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:32 INFO  : Context for 'APU' is selected.
01:09:32 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:09:33 INFO  : 'ps7_init' command is executed.
01:09:33 INFO  : 'ps7_post_config' command is executed.
01:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:33 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:33 INFO  : Memory regions updated for context APU
01:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:33 INFO  : 'con' command is executed.
01:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:33 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:19:00 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:19:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:19:17 INFO  : The hardware specfication used by project 'hello_vitis' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:19:17 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:19:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream' in project 'hello_vitis'.
01:19:17 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:19:29 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit' in project 'hello_vitis'.
01:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:19:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:20:06 INFO  : Disconnected from the channel tcfchan#17.
01:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:20:07 INFO  : 'jtag frequency' command is executed.
01:20:07 INFO  : Context for 'APU' is selected.
01:20:07 INFO  : System reset is completed.
01:20:10 INFO  : 'after 3000' command is executed.
01:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:20:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:20:12 INFO  : Context for 'APU' is selected.
01:20:12 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:12 INFO  : Context for 'APU' is selected.
01:20:12 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:20:13 INFO  : 'ps7_init' command is executed.
01:20:13 INFO  : 'ps7_post_config' command is executed.
01:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:13 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:13 INFO  : Memory regions updated for context APU
01:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:13 INFO  : 'con' command is executed.
01:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:20:13 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:20:29 INFO  : Disconnected from the channel tcfchan#20.
01:20:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:20:30 INFO  : 'jtag frequency' command is executed.
01:20:30 INFO  : Context for 'APU' is selected.
01:20:30 INFO  : System reset is completed.
01:20:33 INFO  : 'after 3000' command is executed.
01:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:20:35 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:20:35 INFO  : Context for 'APU' is selected.
01:20:35 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:35 INFO  : Context for 'APU' is selected.
01:20:35 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:20:36 INFO  : 'ps7_init' command is executed.
01:20:36 INFO  : 'ps7_post_config' command is executed.
01:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:36 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:36 INFO  : Memory regions updated for context APU
01:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:36 INFO  : 'con' command is executed.
01:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:20:36 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:21:03 INFO  : Disconnected from the channel tcfchan#21.
01:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:21:04 INFO  : 'jtag frequency' command is executed.
01:21:04 INFO  : Context for 'APU' is selected.
01:21:04 INFO  : System reset is completed.
01:21:07 INFO  : 'after 3000' command is executed.
01:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:21:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:21:10 INFO  : Context for 'APU' is selected.
01:21:10 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:10 INFO  : Context for 'APU' is selected.
01:21:10 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:21:10 INFO  : 'ps7_init' command is executed.
01:21:10 INFO  : 'ps7_post_config' command is executed.
01:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:10 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:10 INFO  : Memory regions updated for context APU
01:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:11 INFO  : 'con' command is executed.
01:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:21:11 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:21:28 INFO  : Disconnected from the channel tcfchan#22.
01:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:21:28 INFO  : 'jtag frequency' command is executed.
01:21:28 INFO  : Context for 'APU' is selected.
01:21:29 INFO  : System reset is completed.
01:21:32 INFO  : 'after 3000' command is executed.
01:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:21:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:21:34 INFO  : Context for 'APU' is selected.
01:21:34 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:34 INFO  : Context for 'APU' is selected.
01:21:34 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:21:35 INFO  : 'ps7_init' command is executed.
01:21:35 INFO  : 'ps7_post_config' command is executed.
01:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:35 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:35 INFO  : Memory regions updated for context APU
01:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:35 INFO  : 'con' command is executed.
01:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:21:35 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
01:29:04 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:30:39 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
01:30:46 INFO  : The hardware specfication used by project 'hello_vitis' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:30:46 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:30:46 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\bitstream' in project 'hello_vitis'.
01:30:46 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
01:30:58 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\hello_vitis\_ide\psinit' in project 'hello_vitis'.
01:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:31:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:31:28 INFO  : Disconnected from the channel tcfchan#23.
01:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:31:29 INFO  : 'jtag frequency' command is executed.
01:31:29 INFO  : Context for 'APU' is selected.
01:31:29 INFO  : System reset is completed.
01:31:32 INFO  : 'after 3000' command is executed.
01:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:31:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
01:31:34 INFO  : Context for 'APU' is selected.
01:31:35 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:31:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:35 INFO  : Context for 'APU' is selected.
01:31:35 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
01:31:35 INFO  : 'ps7_init' command is executed.
01:31:35 INFO  : 'ps7_post_config' command is executed.
01:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:35 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:35 INFO  : Memory regions updated for context APU
01:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:35 INFO  : 'con' command is executed.
01:31:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:31:36 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
02:59:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\temp_xsdb_launch_script.tcl
02:59:33 INFO  : XSCT server has started successfully.
02:59:34 INFO  : plnx-install-location is set to ''
02:59:34 INFO  : Successfully done setting XSCT server connection channel  
02:59:34 INFO  : Successfully done setting workspace for the tool. 
02:59:35 INFO  : Registering command handlers for Vitis TCF services
02:59:39 INFO  : Successfully done query RDI_DATADIR 
03:03:11 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
03:03:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
03:03:52 INFO  : The hardware specfication used by project 'hello_vitis' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
03:03:52 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\hello_vitis\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
03:03:52 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\hello_vitis\_ide\bitstream' in project 'hello_vitis'.
03:03:52 INFO  : The file 'C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\hello_vitis\_ide\psinit\ps7_init.tcl' stored in project is removed.
03:04:02 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\hello_vitis\_ide\psinit' in project 'hello_vitis'.
03:04:53 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
03:05:00 ERROR : Failed to openhw "C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

03:06:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
03:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:06:23 INFO  : 'jtag frequency' command is executed.
03:06:23 INFO  : Context for 'APU' is selected.
03:06:23 INFO  : System reset is completed.
03:06:26 INFO  : 'after 3000' command is executed.
03:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:06:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit"
03:06:28 INFO  : Context for 'APU' is selected.
03:06:29 INFO  : Hardware design information is loaded from 'C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:29 INFO  : Context for 'APU' is selected.
03:06:29 INFO  : Sourcing of 'C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl' is done.
03:06:29 INFO  : 'ps7_init' command is executed.
03:06:29 INFO  : 'ps7_post_config' command is executed.
03:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:29 INFO  : The application 'C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ivr/Documents/GitHub/Ps_HelloWorld/hello_vitis/Debug/hello_vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:29 INFO  : Memory regions updated for context APU
03:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:29 INFO  : 'con' command is executed.
03:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:06:29 INFO  : Launch script is exported to file 'C:\Users\ivr\Documents\GitHub\Ps_HelloWorld\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_vitis_system_standalone.tcl'
03:06:39 INFO  : Disconnected from the channel tcfchan#6.
04:04:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ivr\Documents\GitHub\Zybo_OV7670\Ps_HelloWorld\temp_xsdb_launch_script.tcl
04:04:31 INFO  : XSCT server has started successfully.
04:04:31 INFO  : plnx-install-location is set to ''
04:04:31 INFO  : Successfully done setting XSCT server connection channel  
04:04:31 INFO  : Successfully done setting workspace for the tool. 
04:04:34 INFO  : Successfully done query RDI_DATADIR 
04:04:35 INFO  : Registering command handlers for Vitis TCF services
04:04:39 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
04:04:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/ivr/Documents/GitHub/Zybo_OV7670/Ps_HelloWorld/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

04:08:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_vitis'...
