{"James Armstrong": [["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", "dac", 1990]], "Chang Cho": [["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", "dac", 1990]], "Sandeep Shah": [["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", "dac", 1990]], "Chakravarthy Kosaraju": [["The VHDL Validation Suite", ["James Armstrong", "Chang Cho", "Sandeep Shah", "Chakravarthy Kosaraju"], "https://doi.org/10.1145/123186.123190", "dac", 1990]], "Nagisa Ishiura": [["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", "dac", 1990], ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", "dac", 1990], ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", "dac", 1990]], "Hiroto Yasuura": [["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", "dac", 1990]], "Shuzo Yajima": [["NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I", ["Nagisa Ishiura", "Hiroto Yasuura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123191", "dac", 1990], ["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", "dac", 1990], ["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", "dac", 1990]], "Nikil D. Dutt": [["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", "dac", 1990]], "Tedd Hadley": [["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", "dac", 1990]], "Daniel Gajski": [["An Intermediate Representation for Behavioral Synthesis", ["Nikil D. Dutt", "Tedd Hadley", "Daniel Gajski"], "https://doi.org/10.1145/123186.123192", "dac", 1990], ["An Intelligent Component Database for Behavioral Synthesis", ["Gwo-Dong Chen", "Daniel Gajski"], "https://doi.org/10.1145/123186.123244", "dac", 1990], ["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", "dac", 1990]], "Ralph-Michael Kling": [["Optimization by Simulated Evolution with Applications to Standard Cell Placement", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123193", "dac", 1990]], "Prithviraj Banerjee": [["Optimization by Simulated Evolution with Applications to Standard Cell Placement", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123193", "dac", 1990], ["PHIGURE: A Parallel Hierarchical Global Router", ["Randall J. Brouwer", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123429", "dac", 1990]], "Youssef Saab": [["Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/123186.123194", "dac", 1990]], "Vasant B. Rao": [["Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/123186.123194", "dac", 1990]], "Michael Upton": [["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", "dac", 1990]], "Khosrow Samii": [["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", "dac", 1990]], "Stephen Sugiyama": [["Integrated Placement for Mixed Macro Cell and Standard Cell Designs", ["Michael Upton", "Khosrow Samii", "Stephen Sugiyama"], "https://doi.org/10.1145/123186.123219", "dac", 1990]], "Abhijit Chatterjee": [["A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing", ["Abhijit Chatterjee", "Richard I. Hartley"], "https://doi.org/10.1145/123186.123221", "dac", 1990]], "Richard I. Hartley": [["A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing", ["Abhijit Chatterjee", "Richard I. Hartley"], "https://doi.org/10.1145/123186.123221", "dac", 1990]], "Karl S. Brace": [["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", "dac", 1990]], "Richard L. Rudell": [["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", "dac", 1990]], "Randal E. Bryant": [["Efficient Implementation of a BDD Package", ["Karl S. Brace", "Richard L. Rudell", "Randal E. Bryant"], "https://doi.org/10.1145/123186.123222", "dac", 1990], ["Symbolic Simulation - Techniques and Applications", ["Randal E. Bryant"], "https://doi.org/10.1145/123186.128296", "dac", 1990]], "Jerry R. Burch": [["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", "dac", 1990]], "Edmund M. Clarke": [["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", "dac", 1990]], "Kenneth L. McMillan": [["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", "dac", 1990]], "David L. Dill": [["Sequential Circuit Verification Using Symbolic Model Checking", ["Jerry R. Burch", "Edmund M. Clarke", "Kenneth L. McMillan", "David L. Dill"], "https://doi.org/10.1145/123186.123223", "dac", 1990]], "Shin-ichi Minato": [["Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation", ["Shin-ichi Minato", "Nagisa Ishiura", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123225", "dac", 1990]], "Petra Michel": [["Women in the Microelectronics Industry (Panel Abstract)", ["Petra Michel"], "", "dac", 1990]], "David C. Ku": [["Relative Scheduling Under Timing Constraints", ["David C. Ku", "Giovanni De Micheli"], "https://doi.org/10.1145/123186.123227", "dac", 1990]], "Giovanni De Micheli": [["Relative Scheduling Under Timing Constraints", ["David C. Ku", "Giovanni De Micheli"], "https://doi.org/10.1145/123186.123227", "dac", 1990]], "Cheng-Tsung Hwang": [["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", "dac", 1990]], "Yu-Chin Hsu": [["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", "dac", 1990], ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", "dac", 1990], ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", "dac", 1990]], "Youn-Long Lin": [["Optimum and Heuristic Data Path Scheduling Under Resource Constraints", ["Cheng-Tsung Hwang", "Yu-Chin Hsu", "Youn-Long Lin"], "https://doi.org/10.1145/123186.123228", "dac", 1990], ["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", "dac", 1990], ["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", "dac", 1990]], "Richard J. Cloutier": [["The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/123186.123230", "dac", 1990]], "Donald E. Thomas": [["The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/123186.123230", "dac", 1990]], "Christos A. Papachristou": [["A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm", ["Christos A. Papachristou", "Haluk Konuk"], "https://doi.org/10.1145/123186.123231", "dac", 1990]], "Haluk Konuk": [["A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm", ["Christos A. Papachristou", "Haluk Konuk"], "https://doi.org/10.1145/123186.123231", "dac", 1990]], "Wilm E. Donath": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Reini J. Norman": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Bhuwan K. Agrawal": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Stephen E. Bello": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Sang-Yong Han": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Jerome M. Kurtzberg": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Paul Lowy": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Roger I. McMillan": [["Timing Driven Placement Using Complete Path Delays", ["Wilm E. Donath", "Reini J. Norman", "Bhuwan K. Agrawal", "Stephen E. Bello", "Sang-Yong Han", "Jerome M. Kurtzberg", "Paul Lowy", "Roger I. McMillan"], "https://doi.org/10.1145/123186.123232", "dac", 1990]], "Suphachai Sutanthavibul": [["An Adaptive Timing-Driven Layout for High Speed VLSI", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/123186.123233", "dac", 1990], ["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", "dac", 1990]], "Eugene Shragowitz": [["An Adaptive Timing-Driven Layout for High Speed VLSI", ["Suphachai Sutanthavibul", "Eugene Shragowitz"], "https://doi.org/10.1145/123186.123233", "dac", 1990], ["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", "dac", 1990]], "Masayuki Terai": [["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", "dac", 1990]], "Kazuhiro Takahashi": [["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", "dac", 1990]], "Koji Sato": [["A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint", ["Masayuki Terai", "Kazuhiro Takahashi", "Koji Sato"], "https://doi.org/10.1145/123186.123234", "dac", 1990]], "Ichiang Lin": [["Performance-Driven Constructive Placement", ["Ichiang Lin", "David Hung-Chang Du"], "https://doi.org/10.1145/123186.123235", "dac", 1990]], "David Hung-Chang Du": [["Performance-Driven Constructive Placement", ["Ichiang Lin", "David Hung-Chang Du"], "https://doi.org/10.1145/123186.123235", "dac", 1990]], "Daniel R. Brasen": [["MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing", ["Daniel R. Brasen", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123236", "dac", 1990]], "Michael L. Bushnell": [["MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing", ["Daniel R. Brasen", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123236", "dac", 1990], ["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", "dac", 1990], ["EST: The New Frontier in Automatic Test-Pattern Generation", ["John Giraldi", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123434", "dac", 1990]], "Karem A. Sakallah": [["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", "dac", 1990]], "Trevor N. Mudge": [["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", "dac", 1990]], "Kunle Olukotun": [["Analysis and Design of Latch-Controlled Synchronous Digital Circuits", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1145/123186.123237", "dac", 1990]], "Alan R. Martello": [["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", "dac", 1990]], "Steven P. Levitan": [["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", "dac", 1990]], "Donald M. Chiarulli": [["Timing Verification Using HDTV", ["Alan R. Martello", "Steven P. Levitan", "Donald M. Chiarulli"], "https://doi.org/10.1145/123186.123238", "dac", 1990]], "Patrick C. McGeer": [["Timing Analysis in Precharge/Unate Networks", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123239", "dac", 1990]], "Robert K. Brayton": [["Timing Analysis in Precharge/Unate Networks", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123239", "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", "dac", 1990], ["The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123280", "dac", 1990], ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", "dac", 1990]], "Yutaka Deguchi": [["Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram", ["Nagisa Ishiura", "Yutaka Deguchi", "Shuzo Yajima"], "https://doi.org/10.1145/123186.123240", "dac", 1990]], "Andrea Casotto": [["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", "dac", 1990]], "A. Richard Newton": [["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", "dac", 1990], ["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", "dac", 1990], ["Standards, Openness and Design Environments in Electronic Design Automation (Panel Abstract)", ["A. Richard Newton"], "", "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", "dac", 1990], ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", "dac", 1990], ["Abstract Data Types and High-Level Synthesis", ["Gregory S. Whitcomb", "A. Richard Newton"], "https://doi.org/10.1145/123186.123437", "dac", 1990]], "Alberto L. Sangiovanni-Vincentelli": [["Design Management Based on Design Traces", ["Andrea Casotto", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123241", "dac", 1990], ["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", "dac", 1990], ["Testing Strategies for the 1990's (Panel Abstract)", ["Alberto L. Sangiovanni-Vincentelli"], "", "dac", 1990], ["A Heuristic Algorithm for the Fanout Problem", ["Kanwar Jit Singh", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123303", "dac", 1990], ["Constraint Generation for Routing Analog Circuits", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123403", "dac", 1990], ["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", "dac", 1990]], "Pieter van der Wolf": [["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", "dac", 1990]], "G. W. Sloof": [["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", "dac", 1990]], "Peter Bingley": [["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", "dac", 1990]], "Patrick Dewilde": [["Meta Data Management in the NELSIS CAD Framework", ["Pieter van der Wolf", "G. W. Sloof", "Peter Bingley", "Patrick Dewilde"], "https://doi.org/10.1145/123186.123242", "dac", 1990]], "Gwo-Dong Chen": [["An Intelligent Component Database for Behavioral Synthesis", ["Gwo-Dong Chen", "Daniel Gajski"], "https://doi.org/10.1145/123186.123244", "dac", 1990]], "Lung-Chun Liu": [["Design Data Management in a CAD Framework Environment", ["Lung-Chun Liu"], "https://doi.org/10.1145/123186.123245", "dac", 1990]], "Douglas M. Grant": [["Memory, Control and Communications Synthesis for Scheduled Algorithms", ["Douglas M. Grant", "Peter B. Denyer"], "https://doi.org/10.1145/123186.123246", "dac", 1990]], "Peter B. Denyer": [["Memory, Control and Communications Synthesis for Scheduled Algorithms", ["Douglas M. Grant", "Peter B. Denyer"], "https://doi.org/10.1145/123186.123246", "dac", 1990]], "Tai A. Ly": [["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", "dac", 1990]], "W. Lloyd Elwood": [["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", "dac", 1990]], "Emil F. Girczyc": [["A Generalized Interconnect Model for Data Path Synthesis", ["Tai A. Ly", "W. Lloyd Elwood", "Emil F. Girczyc"], "https://doi.org/10.1145/123186.123248", "dac", 1990]], "Kristen N. McNall": [["Automatic Operator Configuration in the Synthesis of Pipelined Architectures", ["Kristen N. McNall", "Albert E. Casavant"], "https://doi.org/10.1145/123186.123252", "dac", 1990]], "Albert E. Casavant": [["Automatic Operator Configuration in the Synthesis of Pipelined Architectures", ["Kristen N. McNall", "Albert E. Casavant"], "https://doi.org/10.1145/123186.123252", "dac", 1990]], "Ting-Chi Wang": [["An Optimal Algorithm for Floorplan Area Optimization", ["Ting-Chi Wang", "D. F. Wong"], "https://doi.org/10.1145/123186.123253", "dac", 1990]], "D. F. Wong": [["An Optimal Algorithm for Floorplan Area Optimization", ["Ting-Chi Wang", "D. F. Wong"], "https://doi.org/10.1145/123186.123253", "dac", 1990], ["A Channel/Switchbox Definition Algorithm for Building-Block Layout", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/123186.123425", "dac", 1990]], "J. Ben Rosen": [["An Analytical Approach to Floorplan Design and Optimization", ["Suphachai Sutanthavibul", "Eugene Shragowitz", "J. Ben Rosen"], "https://doi.org/10.1145/123186.123255", "dac", 1990]], "Deborah C. Wang": [["Pad Placement and Ring Routing for Custom Chip Layout", ["Deborah C. Wang"], "https://doi.org/10.1145/123186.109845", "dac", 1990]], "Mike Spreitzer": [["Comparing Structurally Different Views of a VLSI Design", ["Mike Spreitzer"], "https://doi.org/10.1145/123186.123258", "dac", 1990]], "Abhijit Ghosh": [["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", "dac", 1990]], "Srinivas Devadas": [["Verification of Interacting Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123260", "dac", 1990], ["Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/123186.123262", "dac", 1990], ["Sequential Test Generation at the Register-Transfer and Logic Levels", ["Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123408", "dac", 1990], ["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", "dac", 1990]], "Basant R. Chawla": [["Distributed Computing Environment for Design Automation in the 90's (Panel Abstract)", ["Basant R. Chawla"], "", "dac", 1990]], "Kurt Keutzer": [["Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/123186.123262", "dac", 1990], ["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", "dac", 1990], ["Impact and Evaluation of Competing Implementation Media for ASIC's (Panel Abstract)", ["Kurt Keutzer"], "", "dac", 1990]], "Sharad Malik": [["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", "dac", 1990]], "Alexander Saldanha": [["Is Redundancy Necessary to Reduce Delay", ["Kurt Keutzer", "Sharad Malik", "Alexander Saldanha"], "https://doi.org/10.1145/123186.128295", "dac", 1990]], "Vishwani D. Agrawal": [["Test Function Specification in Synthesis", ["Vishwani D. Agrawal", "Kwang-Ting Cheng"], "https://doi.org/10.1145/123186.123264", "dac", 1990], ["An Entropy Measure for the Complexity of Multi-Output Boolean Functions", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1145/123186.123282", "dac", 1990], ["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", "dac", 1990]], "Kwang-Ting Cheng": [["Test Function Specification in Synthesis", ["Vishwani D. Agrawal", "Kwang-Ting Cheng"], "https://doi.org/10.1145/123186.123264", "dac", 1990], ["An Entropy Measure for the Complexity of Multi-Output Boolean Functions", ["Kwang-Ting Cheng", "Vishwani D. Agrawal"], "https://doi.org/10.1145/123186.123282", "dac", 1990]], "Antun Domic": [["Layout Synthesis of MOS Digital Cells", ["Antun Domic"], "https://doi.org/10.1145/123186.118358", "dac", 1990]], "Goro Suzuki": [["A Practical Online Design Rule Checking System", ["Goro Suzuki", "Yoshio Okamura"], "https://doi.org/10.1145/123186.123267", "dac", 1990]], "Yoshio Okamura": [["A Practical Online Design Rule Checking System", ["Goro Suzuki", "Yoshio Okamura"], "https://doi.org/10.1145/123186.123267", "dac", 1990]], "Erik C. Carlson": [["Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW", ["Erik C. Carlson", "Rob A. Rutenbar"], "https://doi.org/10.1145/123186.123268", "dac", 1990]], "Rob A. Rutenbar": [["Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW", ["Erik C. Carlson", "Rob A. Rutenbar"], "https://doi.org/10.1145/123186.123268", "dac", 1990]], "Bruce A. Tonkin": [["Circuit Extraction on a Message-Based Multiprocessor", ["Bruce A. Tonkin"], "https://doi.org/10.1145/123186.123270", "dac", 1990]], "Timothy J. Barnes": [["SKILL: A CAD System Extension Language", ["Timothy J. Barnes"], "https://doi.org/10.1145/123186.123271", "dac", 1990]], "Marwan A. Jabri": [["BREL - a Prolog Knowledge-based System Shell for VLSI CAD", ["Marwan A. Jabri"], "https://doi.org/10.1145/123186.123273", "dac", 1990]], "Kenneth W. Fiduk": [["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", "dac", 1990]], "Sally Kleinfeldt": [["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", "dac", 1990]], "Marta Kosarchyn": [["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", "dac", 1990]], "Eileen B. Perez": [["Design Methodology Management - a CAD Framework Initiative Perspective", ["Kenneth W. Fiduk", "Sally Kleinfeldt", "Marta Kosarchyn", "Eileen B. Perez"], "https://doi.org/10.1145/123186.123274", "dac", 1990]], "Hitomi Sato": [["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", "dac", 1990]], "Yoshihiro Yasue": [["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", "dac", 1990]], "Yusuke Matsunaga": [["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", "dac", 1990]], "Masahiro Fujita": [["Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams", ["Hitomi Sato", "Yoshihiro Yasue", "Yusuke Matsunaga", "Masahiro Fujita"], "https://doi.org/10.1145/123186.123276", "dac", 1990]], "Abdul A. Malik": [["Reduced Offsets for Two-Level Multi-Valued Logic Minimization", ["Abdul A. Malik", "Robert K. Brayton", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123279", "dac", 1990]], "Hamid Savoj": [["The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks", ["Hamid Savoj", "Robert K. Brayton"], "https://doi.org/10.1145/123186.123280", "dac", 1990]], "H. Cai": [["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", "dac", 1990]], "Stefaan Note": [["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", "dac", 1990]], "Paul Six": [["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", "dac", 1990]], "Hugo De Man": [["A Data Path Layout Assembler for High Performance DSP Circuits", ["H. Cai", "Stefaan Note", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/123186.123284", "dac", 1990]], "Dwight D. Hill": [["Global Routing Considerations in a Cell Synthesis System", ["Dwight D. Hill", "Don Shugard"], "https://doi.org/10.1145/123186.123285", "dac", 1990], ["Benchmarks for Cell Synthesis", ["Dwight D. Hill", "Bryan Preas"], "https://doi.org/10.1145/123186.123287", "dac", 1990]], "Don Shugard": [["Global Routing Considerations in a Cell Synthesis System", ["Dwight D. Hill", "Don Shugard"], "https://doi.org/10.1145/123186.123285", "dac", 1990]], "Bryan Preas": [["Benchmarks for Cell Synthesis", ["Dwight D. Hill", "Bryan Preas"], "https://doi.org/10.1145/123186.123287", "dac", 1990], ["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", "dac", 1990]], "Tsuneo Okubo": [["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", "dac", 1990]], "Takashi Watanabe": [["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", "dac", 1990]], "Kou Wada": [["New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion", ["Tsuneo Okubo", "Takashi Watanabe", "Kou Wada"], "https://doi.org/10.1145/123186.123293", "dac", 1990]], "Chin-Long Wey": [["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", "dac", 1990]], "Jyhyeung Ding": [["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", "dac", 1990]], "Tsin-Yuan Chang": [["Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement", ["Chin-Long Wey", "Jyhyeung Ding", "Tsin-Yuan Chang"], "https://doi.org/10.1145/123186.123295", "dac", 1990]], "D. David Forsythe": [["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", "dac", 1990]], "Atul P. Agarwal": [["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", "dac", 1990]], "Chune-Sin Yeh": [["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", "dac", 1990]], "Sheldon Aronowitz": [["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", "dac", 1990]], "Bhaskar Gadepally": [["NASFLOW, a Simulation Tool for Silicon Technology Development", ["D. David Forsythe", "Atul P. Agarwal", "Chune-Sin Yeh", "Sheldon Aronowitz", "Bhaskar Gadepally"], "https://doi.org/10.1145/123186.123296", "dac", 1990]], "Kuang-Chien Chen": [["Timing Optimization for Multi-Level Combinational Networks", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1145/123186.105253", "dac", 1990]], "Saburo Muroga": [["Timing Optimization for Multi-Level Combinational Networks", ["Kuang-Chien Chen", "Saburo Muroga"], "https://doi.org/10.1145/123186.105253", "dac", 1990]], "Naohiro Kageyama": [["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", "dac", 1990]], "Chihei Miura": [["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", "dac", 1990]], "Tsuguo Shimizu": [["Logic Optimization Algorithm by Linear Programming Approach", ["Naohiro Kageyama", "Chihei Miura", "Tsuguo Shimizu"], "https://doi.org/10.1145/123186.123299", "dac", 1990]], "Shen Lin": [["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", "dac", 1990]], "Malgorzata Marek-Sadowska": [["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", "dac", 1990]], "Ernest S. Kuh": [["Delay and Area Optimization in Standard-Cell Design", ["Shen Lin", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123301", "dac", 1990], ["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", "dac", 1990]], "Pak K. Chan": [["Algorithms for Library-Specific Sizing of Combinational Logic", ["Pak K. Chan"], "https://doi.org/10.1145/123186.123302", "dac", 1990]], "Kanwar Jit Singh": [["A Heuristic Algorithm for the Fanout Problem", ["Kanwar Jit Singh", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123303", "dac", 1990]], "John P. Fishburn": [["A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between", ["John P. Fishburn"], "https://doi.org/10.1145/123186.123305", "dac", 1990]], "Pierre Abouzeid": [["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", "dac", 1990]], "K. Sakouti": [["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", "dac", 1990]], "Gabriele Saucier": [["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", "dac", 1990]], "Franck Poirot": [["Multilevel Synthesis Minimizing the Routing Factor", ["Pierre Abouzeid", "K. Sakouti", "Gabriele Saucier", "Franck Poirot"], "https://doi.org/10.1145/123186.123307", "dac", 1990]], "Akira Onozawa": [["Layout Compaction with Attractive and Repulsive Constraints", ["Akira Onozawa"], "https://doi.org/10.1145/123186.123308", "dac", 1990]], "David Marple": [["A Hierarchy Preserving Hierarchical Compactor", ["David Marple"], "https://doi.org/10.1145/123186.123311", "dac", 1990]], "Chi-Yuan Lo": [["An O(n1.5logn) 1-d Compaction Algorithm", ["Chi-Yuan Lo", "Ravi Varadarajan"], "https://doi.org/10.1145/123186.123312", "dac", 1990]], "Ravi Varadarajan": [["An O(n1.5logn) 1-d Compaction Algorithm", ["Chi-Yuan Lo", "Ravi Varadarajan"], "https://doi.org/10.1145/123186.123312", "dac", 1990]], "Nobu Matsumoto": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Yoko Watanabe": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Kimiyoshi Usami": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Yukio Sugeno": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Hiroshi Hatada": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Shojiro Mori": [["Datapath Generator Based on Gate-Level Symbolic Layout", ["Nobu Matsumoto", "Yoko Watanabe", "Kimiyoshi Usami", "Yukio Sugeno", "Hiroshi Hatada", "Shojiro Mori"], "https://doi.org/10.1145/123186.123314", "dac", 1990]], "Gih-Guang Hung": [["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", "dac", 1990]], "Yen-Cheng Wen": [["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", "dac", 1990]], "Kyle A. Gallivan": [["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", "dac", 1990]], "Resve A. Saleh": [["Parallel Circuit Simulation Using Hierarchical Relaxation", ["Gih-Guang Hung", "Yen-Cheng Wen", "Kyle A. Gallivan", "Resve A. Saleh"], "https://doi.org/10.1145/123186.123316", "dac", 1990]], "Gung-Chung Yang": [["PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors", ["Gung-Chung Yang"], "https://doi.org/10.1145/123186.123318", "dac", 1990]], "Steven Paul McCormick": [["Waveform Moment Methods for Improved Interconnection Analysis", ["Steven Paul McCormick", "Jonathan Allen"], "https://doi.org/10.1145/123186.123319", "dac", 1990]], "Jonathan Allen": [["Waveform Moment Methods for Improved Interconnection Analysis", ["Steven Paul McCormick", "Jonathan Allen"], "https://doi.org/10.1145/123186.123319", "dac", 1990]], "K. Adamiak": [["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", "dac", 1990]], "R. Allen": [["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", "dac", 1990]], "J. Poltz": [["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", "dac", 1990]], "C. Rebizant": [["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", "dac", 1990]], "A. Wexler": [["System Simulation of Printed Circuit Boards Including Packages and Connectors", ["K. Adamiak", "R. Allen", "J. Poltz", "C. Rebizant", "A. Wexler"], "https://doi.org/10.1145/123186.123321", "dac", 1990]], "Wayne Bower": [["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", "dac", 1990]], "Carl Seaquist": [["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", "dac", 1990]], "Wayne H. Wolf": [["A Framework for Industrial Layout Generators", ["Wayne Bower", "Carl Seaquist", "Wayne H. Wolf"], "https://doi.org/10.1145/123186.123322", "dac", 1990], ["The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines", ["Wayne H. Wolf"], "https://doi.org/10.1145/123186.123442", "dac", 1990]], "Jiri Soukup": [["Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases", ["Jiri Soukup"], "https://doi.org/10.1145/123186.123325", "dac", 1990]], "Moon-Jung Chung": [["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "Sangchul Kim": [["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "S. J. Feghhi": [["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", "dac", 1990]], "Michael M. Marefat": [["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", "dac", 1990]], "Rangasami L. Kashyap": [["An Object-Oriented Kernel for an Integrated Design and Process Planning System", ["S. J. Feghhi", "Michael M. Marefat", "Rangasami L. Kashyap"], "https://doi.org/10.1145/123186.123330", "dac", 1990]], "Roni Potasman": [["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", "dac", 1990]], "Joseph Lis": [["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", "dac", 1990]], "Alexandru Nicolau": [["Percolation Based Synthesis", ["Roni Potasman", "Joseph Lis", "Alexandru Nicolau", "Daniel Gajski"], "https://doi.org/10.1145/123186.123333", "dac", 1990]], "Raul Compasano": [["Synthesis Using Path-Based scheduling: algorithms and Exercises", ["Raul Compasano", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/123186.123335", "dac", 1990]], "Reinaldo A. Bergamaschi": [["Synthesis Using Path-Based scheduling: algorithms and Exercises", ["Raul Compasano", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1145/123186.123335", "dac", 1990]], "Josef Scheichenzuber": [["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", "dac", 1990]], "Werner Grass": [["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", "dac", 1990]], "Ulrich Lauther": [["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", "dac", 1990]], "Sabine Marz": [["Global Hardware Synthesis from Behavioral Dataflow Descriptions", ["Josef Scheichenzuber", "Werner Grass", "Ulrich Lauther", "Sabine Marz"], "https://doi.org/10.1145/123186.123337", "dac", 1990]], "Uminder Singh": [["A Transistor Reordering Technique for Gate Matrix Layout", ["Uminder Singh", "C. Y. Roger Chen"], "https://doi.org/10.1145/123186.123340", "dac", 1990]], "C. Y. Roger Chen": [["A Transistor Reordering Technique for Gate Matrix Layout", ["Uminder Singh", "C. Y. Roger Chen"], "https://doi.org/10.1145/123186.123340", "dac", 1990]], "Knut M. Just": [["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", "dac", 1990], ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", "dac", 1990]], "Edgar Auer": [["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", "dac", 1990]], "Werner L. Schiele": [["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", "dac", 1990], ["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", "dac", 1990]], "Alexander Schwaferts": [["PALACE: A Kayout Generator for SCVS Logic Blocks", ["Knut M. Just", "Edgar Auer", "Werner L. Schiele", "Alexander Schwaferts"], "https://doi.org/10.1145/123186.123341", "dac", 1990]], "Yung-Ching Hsieh": [["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", "dac", 1990]], "Chi-Yi Hwang": [["LiB: A Cell Layout Generator", ["Yung-Ching Hsieh", "Chi-Yi Hwang", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123343", "dac", 1990]], "Peter M. Maurer": [["Techniques for Unit-Delay Compiled Simulation", ["Peter M. Maurer", "Zhicheng Wang"], "https://doi.org/10.1145/123186.123346", "dac", 1990], ["LECSIM: A Levelized Event Driven Compiled Logic Simulation", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/123186.123349", "dac", 1990]], "Zhicheng Wang": [["Techniques for Unit-Delay Compiled Simulation", ["Peter M. Maurer", "Zhicheng Wang"], "https://doi.org/10.1145/123186.123346", "dac", 1990], ["LECSIM: A Levelized Event Driven Compiled Logic Simulation", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/123186.123349", "dac", 1990]], "K. Subramanian": [["Distributed and Parallel Demand Driven Logic Simulation", ["K. Subramanian", "Mehdi R. Zargham"], "https://doi.org/10.1145/123186.123348", "dac", 1990]], "Mehdi R. Zargham": [["Distributed and Parallel Demand Driven Logic Simulation", ["K. Subramanian", "Mehdi R. Zargham"], "https://doi.org/10.1145/123186.123348", "dac", 1990]], "Chu-Yi Huang": [["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", "dac", 1990]], "Yen-Shen Chen": [["Data Path Allocation Based on Bipartite Weighted Matching", ["Chu-Yi Huang", "Yen-Shen Chen", "Youn-Long Lin", "Yu-Chin Hsu"], "https://doi.org/10.1145/123186.123350", "dac", 1990]], "Nam Sung Woo": [["A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System", ["Nam Sung Woo"], "https://doi.org/10.1145/123186.123384", "dac", 1990]], "Kayhan Kucukcakar": [["Data Path Tradeoffs Using MABAL", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/123186.123388", "dac", 1990]], "Alice C. Parker": [["Data Path Tradeoffs Using MABAL", ["Kayhan Kucukcakar", "Alice C. Parker"], "https://doi.org/10.1145/123186.123388", "dac", 1990]], "Eun Sei Park": [["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", "dac", 1990]], "M. Ray Mercer": [["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", "dac", 1990], ["The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design", ["Kenneth M. Butler", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123436", "dac", 1990]], "Noriyuki Ito": [["Automatic Incorporation of On-Chip Testability Circuits", ["Noriyuki Ito"], "https://doi.org/10.1145/123186.123393", "dac", 1990]], "Thomas M. Niermann": [["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", "dac", 1990]], "Wu-Tung Cheng": [["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", "dac", 1990]], "Janak H. Patel": [["Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator", ["Thomas M. Niermann", "Wu-Tung Cheng", "Janak H. Patel"], "https://doi.org/10.1145/123186.123396", "dac", 1990]], "William Lattin": [["Integration of Hardware and Software in Embedded Systems Design (Panel Abstract)", ["William Lattin"], "", "dac", 1990]], "Mauricio Breternitz Jr.": [["Architecture Synthesis of High-Performance Application-Specific Processors", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123186.123398", "dac", 1990]], "John Paul Shen": [["Architecture Synthesis of High-Performance Application-Specific Processors", ["Mauricio Breternitz Jr.", "John Paul Shen"], "https://doi.org/10.1145/123186.123398", "dac", 1990]], "Robin C. Sarma": [["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", "dac", 1990]], "Mark D. Dooley": [["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", "dac", 1990]], "N. Craig Newman": [["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", "dac", 1990]], "Graham Hetherington": [["High-Level Synthesis: Technology Transfer to Industry", ["Robin C. Sarma", "Mark D. Dooley", "N. Craig Newman", "Graham Hetherington"], "https://doi.org/10.1145/123186.123399", "dac", 1990]], "Patrick Edmond": [["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", "dac", 1990]], "Anurag P. Gupta": [["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", "dac", 1990]], "Daniel P. Siewiorek": [["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", "dac", 1990]], "Audrey A. Brennan": [["ASSURE: Automated Design for Dependability", ["Patrick Edmond", "Anurag P. Gupta", "Daniel P. Siewiorek", "Audrey A. Brennan"], "https://doi.org/10.1145/123186.123401", "dac", 1990]], "Umakanta Choudhury": [["Constraint Generation for Routing Analog Circuits", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123403", "dac", 1990]], "Jonathan W. Greene": [["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", "dac", 1990]], "Vwani P. Roychowdhury": [["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", "dac", 1990]], "Sinan Kaptanoglu": [["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", "dac", 1990]], "Abbas El Gamal": [["Segmented Channel Routing", ["Jonathan W. Greene", "Vwani P. Roychowdhury", "Sinan Kaptanoglu", "Abbas El Gamal"], "https://doi.org/10.1145/123186.123405", "dac", 1990]], "Michael A. B. Jackson": [["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", "dac", 1990]], "Arvind Srinivasan": [["Clock Routing for High-Performance ICs", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1145/123186.123406", "dac", 1990]], "P. C. Ward": [["Behavioral Fault Simulation in VHDL", ["P. C. Ward", "James R. Armstrong"], "https://doi.org/10.1145/123186.123411", "dac", 1990]], "James R. Armstrong": [["Behavioral Fault Simulation in VHDL", ["P. C. Ward", "James R. Armstrong"], "https://doi.org/10.1145/123186.123411", "dac", 1990]], "Ramachandra P. Kunda": [["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", "dac", 1990]], "Jacob A. Abraham": [["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", "dac", 1990]], "Bharat Deep Rathi": [["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", "dac", 1990]], "Prakash Narain": [["Speed Up of Test Generation Using High-Level Primitives", ["Ramachandra P. Kunda", "Jacob A. Abraham", "Bharat Deep Rathi", "Prakash Narain"], "https://doi.org/10.1145/123186.123413", "dac", 1990]], "Pranav Ashar": [["A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines", ["Pranav Ashar", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1145/123186.123414", "dac", 1990]], "Sujit Dey": [["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", "dac", 1990]], "Franc Brglez": [["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", "dac", 1990]], "Gershon Kedem": [["Corolla Based Circuit Partitioning and Resynthesis", ["Sujit Dey", "Franc Brglez", "Gershon Kedem"], "https://doi.org/10.1145/123186.123416", "dac", 1990]], "Robert J. Francis": [["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", "dac", 1990]], "Jonathan Rose": [["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", "dac", 1990]], "Kevin Chung": [["Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays", ["Robert J. Francis", "Jonathan Rose", "Kevin Chung"], "https://doi.org/10.1145/123186.123418", "dac", 1990]], "Rajeev Murgai": [["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", "dac", 1990]], "Yoshihito Nishizaki": [["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", "dac", 1990]], "Narendra V. Shenoy": [["Logic Synthesis for Programmable Gate Arrays", ["Rajeev Murgai", "Yoshihito Nishizaki", "Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/123186.123421", "dac", 1990]], "Thomas Kruger": [["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", "dac", 1990]], "F. H. Kirsch": [["A Gridless Router for Industrial Design Rules", ["Werner L. Schiele", "Thomas Kruger", "Knut M. Just", "F. H. Kirsch"], "https://doi.org/10.1145/123186.123422", "dac", 1990]], "Ramin Hojati": [["Layout Optimization by Pattern Modification", ["Ramin Hojati"], "https://doi.org/10.1145/123186.123424", "dac", 1990]], "Yang Cai": [["A Channel/Switchbox Definition Algorithm for Building-Block Layout", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1145/123186.123425", "dac", 1990]], "Masato Edahiro": [["New Placement and Global Routing Algorithms for Standard Cell Layouts", ["Masato Edahiro", "Takeshi Yoshimura"], "https://doi.org/10.1145/123186.123427", "dac", 1990]], "Takeshi Yoshimura": [["New Placement and Global Routing Algorithms for Standard Cell Layouts", ["Masato Edahiro", "Takeshi Yoshimura"], "https://doi.org/10.1145/123186.123427", "dac", 1990]], "Masao Sato": [["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", "dac", 1990]], "Kazuto Kubota": [["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", "dac", 1990]], "Tatsuo Ohtsuki": [["A Hardware Implementation of Gridless Routing Based on Content Addressable Memory", ["Masao Sato", "Kazuto Kubota", "Tatsuo Ohtsuki"], "https://doi.org/10.1145/123186.128298", "dac", 1990]], "Randall J. Brouwer": [["PHIGURE: A Parallel Hierarchical Global Router", ["Randall J. Brouwer", "Prithviraj Banerjee"], "https://doi.org/10.1145/123186.123429", "dac", 1990]], "Srimat T. Chakradhar": [["Automatic Test Generation Using Quadratic 0-1 Programming", ["Srimat T. Chakradhar", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123430", "dac", 1990]], "Hyung Ki Lee": [["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]], "Dong Sam Ha": [["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]], "John Giraldi": [["EST: The New Frontier in Automatic Test-Pattern Generation", ["John Giraldi", "Michael L. Bushnell"], "https://doi.org/10.1145/123186.123434", "dac", 1990]], "Kenneth M. Butler": [["The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design", ["Kenneth M. Butler", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123436", "dac", 1990]], "Tim Andrews": [["Object Databases in Electronic Design: Implementation Experiences (Panel Abstract)", ["Tim Andrews"], "", "dac", 1990]], "Gregory S. Whitcomb": [["Abstract Data Types and High-Level Synthesis", ["Gregory S. Whitcomb", "A. Richard Newton"], "https://doi.org/10.1145/123186.123437", "dac", 1990]], "Ajay J. Daga": [["Failure Recovery in the MICON System", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/123186.123440", "dac", 1990]], "William P. Birmingham": [["Failure Recovery in the MICON System", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/123186.123440", "dac", 1990]], "Roshan A. Gidwani": [["MISER: An Integrated Three Layer Gridless Channel Router and Compactor", ["Roshan A. Gidwani", "Naveed A. Sherwani"], "https://doi.org/10.1145/123186.123444", "dac", 1990]], "Naveed A. Sherwani": [["MISER: An Integrated Three Layer Gridless Channel Router and Compactor", ["Roshan A. Gidwani", "Naveed A. Sherwani"], "https://doi.org/10.1145/123186.123444", "dac", 1990]], "Evagelos Katsadas": [["A Multi-Layer Router Utilizing Over-Cell Areas", ["Evagelos Katsadas", "Edwin Kinnen"], "https://doi.org/10.1145/123186.123446", "dac", 1990]], "Edwin Kinnen": [["A Multi-Layer Router Utilizing Over-Cell Areas", ["Evagelos Katsadas", "Edwin Kinnen"], "https://doi.org/10.1145/123186.123446", "dac", 1990]], "Jason Cong": [["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", "dac", 1990]], "C. L. Liu": [["General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design", ["Jason Cong", "Bryan Preas", "C. L. Liu"], "https://doi.org/10.1145/123186.123448", "dac", 1990]], "Tyh-Song Hwang": [["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", "dac", 1990]], "Chung-Len Lee": [["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", "dac", 1990]], "Wen-Zen Shen": [["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", "dac", 1990]], "Ching Ping Wu": [["A Parallel Pattern Mixed-Level Fault Simulator", ["Tyh-Song Hwang", "Chung-Len Lee", "Wen-Zen Shen", "Ching Ping Wu"], "https://doi.org/10.1145/123186.123449", "dac", 1990]], "T. Ramakrishnan": [["Extension of the Critical Path Tracing Algorithm", ["T. Ramakrishnan", "L. Kinney"], "https://doi.org/10.1145/123186.123450", "dac", 1990]], "L. Kinney": [["Extension of the Critical Path Tracing Algorithm", ["T. Ramakrishnan", "L. Kinney"], "https://doi.org/10.1145/123186.123450", "dac", 1990]], "Shambhu J. Upadhyaya": [["BIST PLAs, Pass or Fail - A Case Study", ["Shambhu J. Upadhyaya", "John A. Thodiyil"], "https://doi.org/10.1145/123186.123452", "dac", 1990]], "John A. Thodiyil": [["BIST PLAs, Pass or Fail - A Case Study", ["Shambhu J. Upadhyaya", "John A. Thodiyil"], "https://doi.org/10.1145/123186.123452", "dac", 1990]], "Weiwei Mao": [["A Variable Observation Time Method for Testing Delay Faults", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/123186.123454", "dac", 1990]], "Michael D. Ciletti": [["A Variable Observation Time Method for Testing Delay Faults", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/123186.123454", "dac", 1990]], "T. Y. Kuo": [["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", "dac", 1990]], "J. Y. Lee": [["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", "dac", 1990]], "J. F. Wang": [["A Fault Analysis Method for Synchronous Sequential Circuits", ["T. Y. Kuo", "J. Y. Lee", "J. F. Wang"], "https://doi.org/10.1145/123186.123455", "dac", 1990]], "Sreejit Chakravarty": [["On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract)", ["Sreejit Chakravarty"], "https://doi.org/10.1145/123186.123456", "dac", 1990]]}