================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |     238      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |  13,949      | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   7,910      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   4,378      | user inline pragmas are applied                                                        |
|               | (4) simplification          |   4,327      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 280,226 *    | user array partition pragmas are applied                                               |
|               | (2) simplification          |  17,762      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  17,762      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  17,601      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  17,604      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  17,604      | loop and instruction simplification                                                    |
|               | (2) parallelization         |  17,604      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  17,604      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  17,604      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  17,626      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  17,652      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+----------------------+-------------------------------------------------------+--------------+---------------+--------------+-------------+---------------+
| Function             | Location                                              | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------+-------------------------------------------------------+--------------+---------------+--------------+-------------+---------------+
| + top                | convolution_transpose_memory_burst_logic_merge.cpp:66 | 238          | 4,327         | 17,604       | 17,604      | 17,652        |
|    load_weights_tile | convolution_transpose_memory_burst_logic_merge.cpp:29 |  57          |               |              |             |               |
|    load_bias_tile    | convolution_transpose_memory_burst_logic_merge.cpp:54 |  16          |   10          |    11        |    11       |    18         |
+----------------------+-------------------------------------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


