============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 08 2022  01:50:07 pm
  Module:                 uart_top
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9126 ps) Late External Delay Assertion at pin rx_stop_bit_error_b
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_stop_bit_error_b
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_416_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                              (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253   10253    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/drc_bufs2976/Y        -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085   14338    (-,-) 
  rx_stop_bit_error_b                                                    -       -     F     (port)         -      -     -     0   14374    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (9126 ps) Late External Delay Assertion at pin rx_parity_error_b
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_parity_error_b
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_415_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253   10253    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/drc_bufs2984/Y      -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085   14338    (-,-) 
  rx_parity_error_b                                                    -       -     F     (port)         -      -     -     0   14374    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (9126 ps) Late External Delay Assertion at pin tx_busy_out_b
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/CK
          Clock: (R) clk_b
       Endpoint: (F) tx_busy_out_b
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_381_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                          Timing Point                           Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253   10253    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_fsm/drc_bufs2824/Y -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085   14338    (-,-) 
  tx_busy_out_b                                                   -       -     F     (port)         -      -     -     0   14374    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (9126 ps) Late External Delay Assertion at pin rx_stop_bit_error_a
          Group: clk_a
     Startpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/CK
          Clock: (R) clk_a
       Endpoint: (F) rx_stop_bit_error_a
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   13500                  
      Launch Clock:-       0                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_380_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                              (fF)   (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/CK -       -     R     (arrival)    153      -     0     -       0    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/stop_bit_error_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253     253    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/drc_bufs2976/Y        -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085    4338    (-,-) 
  rx_stop_bit_error_a                                                    -       -     F     (port)         -      -     -     0    4374    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (9126 ps) Late External Delay Assertion at pin rx_parity_error_a
          Group: clk_a
     Startpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/CK
          Clock: (R) clk_a
       Endpoint: (F) rx_parity_error_a
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   13500                  
      Launch Clock:-       0                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_379_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                            (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/CK -       -     R     (arrival)    153      -     0     -       0    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/parity_error_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253     253    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/drc_bufs2984/Y      -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085    4338    (-,-) 
  rx_parity_error_a                                                    -       -     F     (port)         -      -     -     0    4374    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (9126 ps) Late External Delay Assertion at pin tx_busy_out_a
          Group: clk_a
     Startpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/CK
          Clock: (R) clk_a
       Endpoint: (F) tx_busy_out_a
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   13500                  
      Launch Clock:-       0                  
         Data Path:-    4374                  
             Slack:=    9126                  

Exceptions/Constraints:
  output_delay             6000            ou_del_345_1 

#------------------------------------------------------------------------------------------------------------------------------------------
#                          Timing Point                           Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/CK -       -     R     (arrival)    153      -     0     -       0    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/tx_busy_reg/Q  -       CK->Q F     DFFHQX1        2    4.6   126   253     253    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_fsm/drc_bufs2824/Y -       A->Y  F     CLKBUFX20      1 5201.6  7071  4085    4338    (-,-) 
  tx_busy_out_a                                                   -       -     F     (port)         -      -     -     0    4374    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (9128 ps) Late External Delay Assertion at pin rx_parallel_data_out_b[0]
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_parallel_data_out_b[0]
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4372                  
             Slack:=    9128                  

Exceptions/Constraints:
  output_delay             6000            ou_del_414_1 

#----------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[0]/Q  -       CK->Q F     DFFHQX1        2    4.5   123   251   10251    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs3936/Y              -       A->Y  F     CLKBUFX20      1 5201.6  7072  4084   14335    (-,-) 
  rx_parallel_data_out_b[0]                                                       -       -     F     (port)         -      -     -     0   14372    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (9128 ps) Late External Delay Assertion at pin rx_parallel_data_out_b[1]
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_parallel_data_out_b[1]
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4372                  
             Slack:=    9128                  

Exceptions/Constraints:
  output_delay             6000            ou_del_413_1 

#----------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[1]/Q  -       CK->Q F     DFFHQX1        2    4.5   123   251   10251    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs3928/Y              -       A->Y  F     CLKBUFX20      1 5201.6  7072  4084   14335    (-,-) 
  rx_parallel_data_out_b[1]                                                       -       -     F     (port)         -      -     -     0   14372    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (9128 ps) Late External Delay Assertion at pin rx_parallel_data_out_b[2]
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_parallel_data_out_b[2]
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4372                  
             Slack:=    9128                  

Exceptions/Constraints:
  output_delay             6000            ou_del_412_1 

#----------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[2]/Q  -       CK->Q F     DFFHQX1        2    4.5   123   251   10251    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs3920/Y              -       A->Y  F     CLKBUFX20      1 5201.6  7072  4084   14335    (-,-) 
  rx_parallel_data_out_b[2]                                                       -       -     F     (port)         -      -     -     0   14372    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (9128 ps) Late External Delay Assertion at pin rx_parallel_data_out_b[3]
          Group: clk_b
     Startpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]/CK
          Clock: (R) clk_b
       Endpoint: (F) rx_parallel_data_out_b[3]
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   30000        10000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000        10000     
                                              
      Output Delay:-    6000                  
       Uncertainty:-     500                  
     Required Time:=   23500                  
      Launch Clock:-   10000                  
         Data Path:-    4372                  
             Slack:=    9128                  

Exceptions/Constraints:
  output_delay             6000            ou_del_411_1 

#----------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                                                                       (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]/CK -       -     R     (arrival)    153      -     0     -   10000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/data_parallel_out_reg[3]/Q  -       CK->Q F     DFFHQX1        2    4.5   123   251   10251    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_bufs3912/Y              -       A->Y  F     CLKBUFX20      1 5201.6  7072  4084   14335    (-,-) 
  rx_parallel_data_out_b[3]                                                       -       -     F     (port)         -      -     -     0   14372    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------

