

Implementation tool: Xilinx Vivado v.2019.1
Project:             mandelbrotHLS
Solution:            AXI
Device target:       xc7a100t-csg324-1
Report date:         Fri May 31 11:31:08 -0700 2019

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          20499
FF:           12299
DSP:            176
BRAM:             9
SRL:            585
#=== Final timing ===
CP required:    6.000
CP achieved post-synthesis:    7.435
Timing not met
