# â¡ï¸ Gated SR Latch (Enable-Controlled)

The **Gated SR Latch** is a **level-sensitive sequential circuit** derived from the basic SR latch by adding an **Enable (En)** signal. The enable input controls when the latch is allowed to respond to the **Set (S)** and **Reset (R)** inputs. When disabled, the latch holds its previous state.

This design also provides both **Q** and **QÌ… (complement)** outputs.

---

## ğŸ§  1. Module Explanation

The Gated SR Latch has the following signals:

### ğŸ”¹ Inputs

* **S**  â†’ Set input
* **R**  â†’ Reset input
* **En** â†’ Enable signal (active high)

### ğŸ”¹ Outputs

* **Q**     â†’ Latched output
* **Q_bar** â†’ Complement of Q

### ğŸ§© Functional Behavior

* When **En = 0** â†’ Latch is **disabled** and holds its previous value
* When **En = 1** â†’ Latch responds to S and R inputs

Priority behavior when **En = 1**:

* **S = 1, R = 0** â†’ Q is set to 1
* **S = 0, R = 1** â†’ Q is reset to 0
* **S = 0, R = 0** â†’ No change (hold)
* **S = 1, R = 1** â†’ **Invalid condition**, Q becomes unknown (X)

---

## â±ï¸ 2. Truth Table (With Enable)

| En | S | R | Q(next) | QÌ…(next) | Description |
| -- | - | - | ------- | -------- | ----------- |
| 0  | X | X | Q(prev) | QÌ…(prev)  | Hold        |
| 1  | 0 | 0 | Q(prev) | QÌ…(prev)  | No change   |
| 1  | 1 | 0 | 1       | 0        | Set         |
| 1  | 0 | 1 | 0       | 1        | Reset       |
| 1  | 1 | 1 | X       | X        | Invalid     |

---

## ğŸ”Œ 3. Circuit Diagram (Insert Image)

ğŸ“· ![Add your Gated SR Latch circuit diagram here](Ckt_Diagram.PNG)

Example:

```
Gated_SR_Latch_Circuit_Diagram.png
```

[ Gated SR Latch Circuit Diagram ]

---

## ğŸ–¥ï¸ 4. Simulation / Waveform Snapshot

ğŸ“· ![Add simulation waveform or console output here](Gated_SR_Latch_Output.PNG)

Example:

```
Gated_SR_Latch_Waveform.png
```

[ Simulation Output / Timing Diagram ]

---

## ğŸ§¾ 5. Verilog Code Explanation

### ğŸ”¹ Gated SR Latch Logic

```verilog
always @(En, S, R)
begin
  if (!En)
    Q = Q;            // Hold state
  else if (S & R)
    Q = 1'bx;         // Invalid condition
  else if (S)
    Q = 1'b1;         // Set
  else if (R)
    Q = 1'b0;         // Reset
  else
    Q = Q;            // Hold
end
```

âœ”ï¸ Sensitivity list makes the latch **level-sensitive**
âœ”ï¸ Enable controls whether latch responds or holds
âœ”ï¸ Invalid SR condition is explicitly modeled

### ğŸ”¹ Complement Output

```verilog
assign Q_bar = ~Q;
```

âœ”ï¸ QÌ… continuously reflects the inverse of Q

---

## â–¶ï¸ 6. Testbench Overview

The testbench verifies:

* Enable-controlled behavior
* Set, Reset, and Hold operations
* Invalid SR condition handling

### ğŸ”¹ Test Scenarios Covered

* En = 0 â†’ Output holds regardless of S and R
* En = 1, S = 1 â†’ Set operation
* En = 1, R = 1 â†’ Reset operation
* En = 1, S = R = 1 â†’ Invalid state

### ğŸ”¹ Sample Output Format

```
En = 1, S = 0, R = 1, Q = 0, Q_bar = 1
```

---

## ğŸ¯ 7. Purpose of This Module

This Gated SR Latch module helps in understanding:

âœ”ï¸ How enable signals control latch behavior
âœ”ï¸ Difference between basic and gated SR latches
âœ”ï¸ Invalid states in sequential logic
âœ”ï¸ Level-sensitive storage elements

---

## ğŸ“Œ Key Notes

* Level-sensitive latch (not edge-triggered)
* Enable must be carefully controlled to avoid hazards
* S = R = 1 is an illegal condition
* Forms the conceptual basis for D Latches and Flip-Flops

---

### ğŸš€ Author Note

This module is ideal for learning **SR latch behavior**, **enable-controlled storage**, and **fundamental sequential logic design** using Verilog HDL.
