<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv</a>
time_elapsed: 0.088s
ram usage: 11572 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:11</a>: Unsupported: Modport import with prototype
import task slaveRead,
^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:12</a>: syntax error, unexpected task
task slaveWrite);
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:17</a>: Unsupported: Modport import with prototype
import task masterRead(input logic [AWIDTH-1:0] raddr),
^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:18</a>: syntax error, unexpected task
task masterWrite(input logic [AWIDTH-1:0] waddr));
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:29</a>: Unsupported: virtual or generic interfaces
module memMod(interface a);  
              ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:39</a>: Unsupported: virtual or generic interfaces
module cpuMod(interface b);
              ^~~~~~~~~
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv.html#l-53" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p766.sv:53</a>: Unsupported: Ignoring delay on this delayed statement.
initial repeat(10) #10 clk++;
                   ^
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Error: Exiting due to 6 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>