
****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dc_drv.0/dc/debug_ip_core.tcl
# set_param synth.enableIncremental 0
# set_param tcl.collectionResultDisplayLimit 0
# set_param xicom.use_bs_reader 1
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set script_paths /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param synth.enableIncremental 0
## set_param tcl.collectionResultDisplayLimit 0
## set_param xicom.use_bs_reader 1
## set_param project.singleFileAddWarning.threshold 0
## set_param chipscope.flow 0
## set part xc7a100tcsg324-1
## set board_part_repo_paths {}
## set board_part digilentinc.com:nexys4_ddr:part0:1.1
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {2}}}
## set output_xci /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dbg_hub_CV.0/out/result.xci
## set output_dcp /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dbg_hub_CV.0/out/result.dcp
## set output_dir /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo /home/sage/camera/camera.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 1
# source {/tools/Xilinx/Vivado/2019.2/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
IP SYNTH XDC FILES = 

/home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
created run dbg_hub_synth_1
launching all runs dbg_hub_synth_1
[Thu Nov 26 22:51:19 2020] Launched dbg_hub_synth_1...
Run output will be captured here: /home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/runme.log
INFO: [InternalPartition_RunlogStart-1] dbg_hub
[Thu Nov 26 22:51:19 2020] Waiting for dbg_hub_synth_1 to finish...

*** Running vivado
    with args -log dbg_hub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_hub.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dbg_hub.tcl -notrace
Command: synth_design -top dbg_hub -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29962 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1843.320 ; gain = 202.688 ; free physical = 111 ; free virtual = 290
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbg_hub' [/home/sage/camera/camera.runs/impl_1/.Xil/Vivado-29668-ubuntu/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
