// Seed: 3831951171
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wor id_10,
    output supply0 id_11,
    input wire id_12,
    input wor id_13
);
  supply0 id_15 = 1'b0;
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    output wor id_3,
    output logic id_4,
    output supply0 id_5,
    input wand id_6
);
  assign id_2 = id_1;
  reg id_8;
  final id_4 <= (id_8);
  module_0(
      id_2, id_0, id_5, id_5, id_3, id_6, id_5, id_5, id_6, id_3, id_3, id_5, id_6, id_6
  );
endmodule
