int\r\nF_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 , T_1 V_5 )\r\n{\r\nif ( V_2 -> V_6 ) {\r\nV_2 -> V_7 [ V_2 -> V_8 ] = F_2 ( V_2 -> V_9 , V_4 ) ;\r\nV_2 -> V_9 = V_2 -> V_7 [ V_2 -> V_8 ] + V_3 ;\r\nV_2 -> V_6 -> V_3 = V_3 ;\r\nV_2 -> V_6 -> V_4 = V_4 ;\r\nV_2 -> V_6 -> V_5 = V_5 ;\r\nV_2 -> V_6 ++ ;\r\nreturn V_2 -> V_8 ++ ;\r\n}\r\nreturn - 1 ;\r\n}\r\nvoid\r\nF_3 ( struct V_1 * V_2 , T_1 V_9 , T_1 V_6 ,\r\nint V_10 , int V_7 )\r\n{\r\nstruct V_11 * V_12 = V_2 -> V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nif ( V_2 -> V_6 ) {\r\nif ( V_10 >= 0 ) {\r\nV_2 -> V_17 -> V_9 = V_9 ;\r\nV_2 -> V_17 -> V_6 = V_6 ;\r\nV_2 -> V_17 -> V_10 = V_10 ;\r\nV_2 -> V_17 -> V_7 = V_7 ;\r\nif ( V_7 >= 0 )\r\nV_6 |= V_2 -> V_7 [ V_7 ] >> V_10 ;\r\nV_2 -> V_17 ++ ;\r\n} else\r\nreturn;\r\n} else {\r\nif ( V_7 >= 0 )\r\nreturn;\r\n}\r\nF_4 ( V_12 , V_9 , V_6 ) ;\r\n}\r\nvoid\r\nF_5 ( struct V_1 * V_2 )\r\n{\r\nconst struct V_18 * V_19 = V_2 -> V_13 -> V_20 -> V_19 ;\r\nconst T_1 V_5 = V_21 | V_22 ;\r\nconst int V_23 = 8 ;\r\nconst int V_24 = F_6 ( V_2 , V_19 -> V_25 , ( 1 << V_23 ) , V_5 ) ;\r\nF_7 ( V_2 , 0x408004 , 0x00000000 , V_23 , V_24 ) ;\r\nF_8 ( V_2 , 0x408008 , 0x80000000 | ( V_19 -> V_25 >> V_23 ) ) ;\r\nF_7 ( V_2 , 0x418808 , 0x00000000 , V_23 , V_24 ) ;\r\nF_8 ( V_2 , 0x41880c , 0x80000000 | ( V_19 -> V_25 >> V_23 ) ) ;\r\n}\r\nvoid\r\nF_9 ( struct V_1 * V_2 )\r\n{\r\nconst struct V_18 * V_19 = V_2 -> V_13 -> V_20 -> V_19 ;\r\nconst T_1 V_5 = V_21 | V_22 ;\r\nconst int V_23 = 8 ;\r\nconst int V_24 = F_6 ( V_2 , V_19 -> V_26 , ( 1 << V_23 ) , V_5 ) ;\r\nF_7 ( V_2 , 0x40800c , 0x00000000 , V_23 , V_24 ) ;\r\nF_8 ( V_2 , 0x408010 , 0x80000000 ) ;\r\nF_7 ( V_2 , 0x419004 , 0x00000000 , V_23 , V_24 ) ;\r\nF_8 ( V_2 , 0x419008 , 0x00000000 ) ;\r\n}\r\nvoid\r\nF_10 ( struct V_1 * V_2 )\r\n{\r\nstruct V_27 * V_13 = V_2 -> V_13 ;\r\nconst struct V_18 * V_19 = V_13 -> V_20 -> V_19 ;\r\nconst T_1 V_28 = V_19 -> V_29 ;\r\nconst T_1 V_3 = 0x20 * ( V_19 -> V_30 + V_19 -> V_31 ) ;\r\nconst T_1 V_5 = V_21 ;\r\nconst int V_23 = 12 ;\r\nconst int V_24 = F_6 ( V_2 , V_3 * V_13 -> V_32 , ( 1 << V_23 ) , V_5 ) ;\r\nint V_33 , V_34 ;\r\nT_1 V_35 = 0 ;\r\nF_7 ( V_2 , 0x418810 , 0x80000000 , V_23 , V_24 ) ;\r\nF_7 ( V_2 , 0x419848 , 0x10000000 , V_23 , V_24 ) ;\r\nF_8 ( V_2 , 0x405830 , ( V_28 << 16 ) ) ;\r\nfor ( V_33 = 0 ; V_33 < V_13 -> V_36 ; V_33 ++ ) {\r\nfor ( V_34 = 0 ; V_34 < V_13 -> V_37 [ V_33 ] ; V_34 ++ ) {\r\nconst T_1 V_38 = F_11 ( V_33 , V_34 , 0x0520 ) ;\r\nF_12 ( V_2 , V_38 , ( V_28 << 16 ) | ++ V_35 ) ;\r\nF_8 ( V_2 , V_38 , ( V_28 << 16 ) | -- V_35 ) ;\r\nV_35 += V_19 -> V_30 ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_13 ( struct V_27 * V_13 )\r\n{\r\n}\r\nvoid\r\nF_14 ( struct V_27 * V_13 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nint V_33 , V_34 , V_39 ;\r\nfor ( V_34 = 0 , V_39 = 0 ; V_34 < 4 ; V_34 ++ ) {\r\nfor ( V_33 = 0 ; V_33 < V_13 -> V_36 ; V_33 ++ ) {\r\nif ( V_34 < V_13 -> V_37 [ V_33 ] ) {\r\nF_4 ( V_12 , F_11 ( V_33 , V_34 , 0x698 ) , V_39 ) ;\r\nF_4 ( V_12 , F_11 ( V_33 , V_34 , 0x4e8 ) , V_39 ) ;\r\nF_4 ( V_12 , F_15 ( V_33 , 0x0c10 + V_34 * 4 ) , V_39 ) ;\r\nF_4 ( V_12 , F_11 ( V_33 , V_34 , 0x088 ) , V_39 ) ;\r\nV_39 ++ ;\r\n}\r\nF_4 ( V_12 , F_15 ( V_33 , 0x0c08 ) , V_13 -> V_37 [ V_33 ] ) ;\r\nF_4 ( V_12 , F_15 ( V_33 , 0x0c8c ) , V_13 -> V_37 [ V_33 ] ) ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_16 ( struct V_27 * V_13 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nT_1 V_40 [ V_41 / 8 ] = {} , V_42 = 0 ;\r\nfor ( V_42 = 0 ; V_42 < V_13 -> V_36 ; V_42 ++ )\r\nV_40 [ V_42 / 8 ] |= V_13 -> V_37 [ V_42 ] << ( ( V_42 % 8 ) * 4 ) ;\r\nfor ( V_42 = 0 ; V_42 < 4 ; V_42 ++ ) {\r\nF_4 ( V_12 , 0x406028 + ( V_42 * 4 ) , V_40 [ V_42 ] ) ;\r\nF_4 ( V_12 , 0x405870 + ( V_42 * 4 ) , V_40 [ V_42 ] ) ;\r\n}\r\n}\r\nvoid\r\nF_17 ( struct V_27 * V_13 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nT_2 V_43 [ V_41 ] , V_6 [ V_44 ] ;\r\nint V_33 , V_34 , V_42 ;\r\nmemcpy ( V_43 , V_13 -> V_37 , sizeof( V_13 -> V_37 ) ) ;\r\nmemset ( V_6 , 0x1f , sizeof( V_6 ) ) ;\r\nV_33 = - 1 ;\r\nfor ( V_34 = 0 ; V_34 < V_13 -> V_32 ; V_34 ++ ) {\r\ndo {\r\nV_33 = ( V_33 + 1 ) % V_13 -> V_36 ;\r\n} while ( ! V_43 [ V_33 ] );\r\nV_43 [ V_33 ] -- ;\r\nV_6 [ V_34 ] = V_33 ;\r\n}\r\nfor ( V_42 = 0 ; V_42 < 4 ; V_42 ++ )\r\nF_4 ( V_12 , 0x4060a8 + ( V_42 * 4 ) , ( ( T_1 * ) V_6 ) [ V_42 ] ) ;\r\n}\r\nvoid\r\nF_18 ( struct V_27 * V_13 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nT_1 V_6 [ 6 ] = {} , V_45 [ 2 ] = {} ;\r\nT_2 V_43 [ V_41 ] ;\r\nT_2 V_10 , V_46 ;\r\nint V_33 , V_34 , V_42 ;\r\nmemcpy ( V_43 , V_13 -> V_37 , sizeof( V_13 -> V_37 ) ) ;\r\nV_33 = - 1 ;\r\nfor ( V_34 = 0 ; V_34 < V_13 -> V_32 ; V_34 ++ ) {\r\ndo {\r\nV_33 = ( V_33 + 1 ) % V_13 -> V_36 ;\r\n} while ( ! V_43 [ V_33 ] );\r\nV_43 [ V_33 ] -- ;\r\nV_6 [ V_34 / 6 ] |= V_33 << ( ( V_34 % 6 ) * 5 ) ;\r\n}\r\nfor (; V_34 < 32 ; V_34 ++ )\r\nV_6 [ V_34 / 6 ] |= 7 << ( ( V_34 % 6 ) * 5 ) ;\r\nV_10 = 0 ;\r\nV_46 = V_13 -> V_32 ;\r\nwhile ( ! ( V_46 & ( 1 << 4 ) ) ) {\r\nV_46 <<= 1 ;\r\nV_10 ++ ;\r\n}\r\nV_45 [ 0 ] = ( V_46 << 16 ) ;\r\nV_45 [ 0 ] |= ( V_10 << 21 ) ;\r\nV_45 [ 0 ] |= ( ( ( 1 << ( 0 + 5 ) ) % V_46 ) << 24 ) ;\r\nfor ( V_42 = 1 ; V_42 < 7 ; V_42 ++ )\r\nV_45 [ 1 ] |= ( ( 1 << ( V_42 + 5 ) ) % V_46 ) << ( ( V_42 - 1 ) * 5 ) ;\r\nF_4 ( V_12 , 0x418bb8 , ( V_13 -> V_32 << 8 ) |\r\nV_13 -> V_47 ) ;\r\nfor ( V_42 = 0 ; V_42 < 6 ; V_42 ++ )\r\nF_4 ( V_12 , 0x418b08 + ( V_42 * 4 ) , V_6 [ V_42 ] ) ;\r\nF_4 ( V_12 , 0x419bd0 , ( V_13 -> V_32 << 8 ) |\r\nV_13 -> V_47 | V_45 [ 0 ] ) ;\r\nF_4 ( V_12 , 0x419be4 , V_45 [ 1 ] ) ;\r\nfor ( V_42 = 0 ; V_42 < 6 ; V_42 ++ )\r\nF_4 ( V_12 , 0x419b00 + ( V_42 * 4 ) , V_6 [ V_42 ] ) ;\r\nF_4 ( V_12 , 0x4078bc , ( V_13 -> V_32 << 8 ) |\r\nV_13 -> V_47 ) ;\r\nfor ( V_42 = 0 ; V_42 < 6 ; V_42 ++ )\r\nF_4 ( V_12 , 0x40780c + ( V_42 * 4 ) , V_6 [ V_42 ] ) ;\r\n}\r\nvoid\r\nF_19 ( struct V_27 * V_13 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nT_3 V_48 = 0 , V_49 = 0 ;\r\nT_2 V_43 [ V_41 ] ;\r\nint V_33 , V_34 ;\r\nint V_42 , V_50 , V_24 ;\r\nmemcpy ( V_43 , V_13 -> V_37 , sizeof( V_13 -> V_37 ) ) ;\r\nfor ( V_33 = 0 ; V_33 < V_13 -> V_36 ; V_33 ++ )\r\nV_48 |= ( ( 1ULL << V_13 -> V_37 [ V_33 ] ) - 1 ) << ( V_33 * 8 ) ;\r\nfor ( V_42 = 0 , V_33 = - 1 , V_24 = - 1 ; V_42 < 32 ; V_42 ++ ) {\r\nV_50 = ( V_42 * ( V_13 -> V_32 - 1 ) ) / 32 ;\r\nif ( V_50 != V_24 ) {\r\nV_24 = V_50 ;\r\ndo {\r\nV_33 = ( V_33 + 1 ) % V_13 -> V_36 ;\r\n} while ( ! V_43 [ V_33 ] );\r\nV_34 = V_13 -> V_37 [ V_33 ] - V_43 [ V_33 ] -- ;\r\nV_49 |= 1ULL << ( ( V_33 * 8 ) + V_34 ) ;\r\n}\r\nF_4 ( V_12 , 0x406800 + ( V_42 * 0x20 ) , F_20 ( V_49 ) ) ;\r\nF_4 ( V_12 , 0x406c00 + ( V_42 * 0x20 ) , F_20 ( V_49 ^ V_48 ) ) ;\r\nif ( V_13 -> V_36 > 4 ) {\r\nF_4 ( V_12 , 0x406804 + ( V_42 * 0x20 ) , F_21 ( V_49 ) ) ;\r\nF_4 ( V_12 , 0x406c04 + ( V_42 * 0x20 ) , F_21 ( V_49 ^ V_48 ) ) ;\r\n}\r\n}\r\n}\r\nvoid\r\nF_22 ( struct V_27 * V_13 , struct V_1 * V_2 )\r\n{\r\nstruct V_11 * V_12 = V_13 -> V_14 . V_15 . V_16 . V_12 ;\r\nconst struct V_18 * V_19 = V_13 -> V_20 -> V_19 ;\r\nF_23 ( V_12 -> V_51 , 0 ) ;\r\nF_24 ( V_13 , V_19 -> V_52 ) ;\r\nF_24 ( V_13 , V_19 -> V_33 ) ;\r\nF_24 ( V_13 , V_19 -> V_53 ) ;\r\nF_24 ( V_13 , V_19 -> V_34 ) ;\r\nF_24 ( V_13 , V_19 -> V_54 ) ;\r\nF_4 ( V_12 , 0x404154 , 0x00000000 ) ;\r\nV_19 -> V_55 ( V_2 ) ;\r\nV_19 -> V_56 ( V_2 ) ;\r\nV_19 -> V_28 ( V_2 ) ;\r\nV_19 -> V_57 ( V_13 ) ;\r\nF_14 ( V_13 ) ;\r\nF_16 ( V_13 ) ;\r\nF_17 ( V_13 ) ;\r\nF_18 ( V_13 ) ;\r\nF_19 ( V_13 ) ;\r\nF_25 ( V_13 , V_19 -> V_58 ) ;\r\nF_4 ( V_12 , 0x404154 , 0x00000400 ) ;\r\nF_26 ( V_13 , V_19 -> V_59 ) ;\r\nF_23 ( V_12 -> V_51 , 1 ) ;\r\n}\r\nint\r\nF_27 ( struct V_27 * V_13 )\r\n{\r\nconst struct V_18 * V_19 = V_13 -> V_20 -> V_19 ;\r\nstruct V_60 * V_16 = & V_13 -> V_14 . V_15 . V_16 ;\r\nstruct V_11 * V_12 = V_16 -> V_12 ;\r\nstruct V_61 * V_62 ;\r\nstruct V_1 V_2 ;\r\nint V_63 , V_42 ;\r\nT_3 V_9 ;\r\nV_63 = F_28 ( V_12 , V_64 , 0x80000 + V_13 -> V_3 ,\r\n0x1000 , true , & V_62 ) ;\r\nif ( V_63 ) {\r\nF_29 ( V_16 , L_1 , V_63 ) ;\r\nreturn V_63 ;\r\n}\r\nV_9 = F_30 ( V_62 ) ;\r\nF_31 ( V_62 ) ;\r\nF_32 ( V_62 , 0x0200 , F_20 ( V_9 + 0x1000 ) ) ;\r\nF_32 ( V_62 , 0x0204 , F_21 ( V_9 + 0x1000 ) ) ;\r\nF_32 ( V_62 , 0x0208 , 0xffffffff ) ;\r\nF_32 ( V_62 , 0x020c , 0x000000ff ) ;\r\nF_32 ( V_62 , 0x1000 , 0x00000000 ) ;\r\nF_32 ( V_62 , 0x1004 , 0x00000001 | ( V_9 + 0x2000 ) >> 8 ) ;\r\nfor ( V_42 = 0 ; V_42 < F_33 ( V_62 ) / 4096 ; V_42 ++ ) {\r\nT_3 V_9 = ( ( F_30 ( V_62 ) + ( V_42 * 4096 ) ) >> 8 ) | 1 ;\r\nF_32 ( V_62 , 0x2000 + ( V_42 * 8 ) , F_20 ( V_9 ) ) ;\r\nF_32 ( V_62 , 0x2004 + ( V_42 * 8 ) , F_21 ( V_9 ) ) ;\r\n}\r\nF_32 ( V_62 , 0x0210 , 0x00080004 ) ;\r\nF_32 ( V_62 , 0x0214 , 0x00000000 ) ;\r\nF_34 ( V_62 ) ;\r\nF_4 ( V_12 , 0x100cb8 , ( V_9 + 0x1000 ) >> 8 ) ;\r\nF_4 ( V_12 , 0x100cbc , 0x80000001 ) ;\r\nF_35 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x100c80) & 0x00008000)\r\nbreak;\r\n) ;\r\nV_2 . V_13 = V_13 ;\r\nV_2 . V_6 = V_13 -> V_65 ;\r\nV_2 . V_17 = V_13 -> V_66 ;\r\nV_2 . V_9 = 0x2000 + ( V_42 * 8 ) ;\r\nV_2 . V_8 = 0 ;\r\nif ( V_13 -> V_67 ) {\r\nF_4 ( V_12 , 0x409840 , 0x00000030 ) ;\r\nF_4 ( V_12 , 0x409500 , 0x80000000 | V_9 >> 12 ) ;\r\nF_4 ( V_12 , 0x409504 , 0x00000003 ) ;\r\nF_35 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x409800) & 0x00000010)\r\nbreak;\r\n) ;\r\nF_31 ( V_62 ) ;\r\nF_32 ( V_62 , 0x8001c , 1 ) ;\r\nF_32 ( V_62 , 0x80020 , 0 ) ;\r\nF_32 ( V_62 , 0x80028 , 0 ) ;\r\nF_32 ( V_62 , 0x8002c , 0 ) ;\r\nF_34 ( V_62 ) ;\r\n} else {\r\nF_4 ( V_12 , 0x409840 , 0x80000000 ) ;\r\nF_4 ( V_12 , 0x409500 , 0x80000000 | V_9 >> 12 ) ;\r\nF_4 ( V_12 , 0x409504 , 0x00000001 ) ;\r\nF_35 (device, 2000 ,\r\nif (nvkm_rd32(device, 0x409800) & 0x80000000)\r\nbreak;\r\n) ;\r\n}\r\nV_19 -> main( V_13 , & V_2 ) ;\r\nF_36 ( V_12 , 0x409b04 , 0x80000000 , 0x00000000 ) ;\r\nF_4 ( V_12 , 0x409000 , 0x00000100 ) ;\r\nif ( F_35 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x409b00) & 0x80000000))\r\nbreak;\r\n) < 0 ) {\r\nV_63 = - V_68 ;\r\ngoto V_69;\r\n}\r\nV_13 -> V_6 = F_37 ( V_13 -> V_3 , V_70 ) ;\r\nif ( V_13 -> V_6 ) {\r\nF_31 ( V_62 ) ;\r\nfor ( V_42 = 0 ; V_42 < V_13 -> V_3 ; V_42 += 4 )\r\nV_13 -> V_6 [ V_42 / 4 ] = F_38 ( V_62 , 0x80000 + V_42 ) ;\r\nF_34 ( V_62 ) ;\r\nV_63 = 0 ;\r\n} else {\r\nV_63 = - V_71 ;\r\n}\r\nV_69:\r\nF_39 ( & V_62 ) ;\r\nreturn V_63 ;\r\n}
