<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backprop.c:33:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="xtraining_data" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" ParentFunc="hls_top" Length="3" Direction="read" AccessID="xtraining_data3seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="backprop.c:34:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="backprop.c:33:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 3 has been inferred" BundleName="gmem" VarName="xbiases3" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" ParentFunc="hls_top" Length="3" Direction="write" AccessID="xbiases34seq" OrigID="for.inc.store.7" OrigAccess-DebugLoc="backprop.c:34:17" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backprop.c:33:19" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem" VarName="xtraining_data" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" ParentFunc="hls_top" OrigID="xtraining_data3seq" OrigAccess-DebugLoc="backprop.c:33:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="backprop.c:33:19" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 1(bytes)" resolution="214-307" BundleName="gmem" VarName="xbiases3" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" ParentFunc="hls_top" OrigID="xbiases34seq" OrigAccess-DebugLoc="backprop.c:33:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backprop.c:33:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 in loop 'VITIS_LOOP_33_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" Length="3" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="backprop.c:33:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 3 and bit width 32 in loop 'VITIS_LOOP_33_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="backprop.c:33:19" LoopName="VITIS_LOOP_33_1" Length="3" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

