// Seed: 745586045
module module_0 (
    input tri id_0,
    input wor id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4
    , id_11,
    input tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9
);
  wire id_12;
  logic [-1 : 1] id_13;
  ;
  assign id_12 = id_0;
  assign id_2  = -1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1
    , id_3
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
