m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/SBT_workspace/basic_system/obj/default/runtime/sim/mentor
Ebasic_system_mm_interconnect_0_avalon_st_adapter_001
Z1 w1698667346
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd
Z6 F/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd
l0
L12 1
VDgD5l<B>k3TlLW@Pe:P6A2
!s100 MZ:80nV2mVWcAbC9o]GkB2
Z7 OV;C;2020.1;71
32
Z8 !s110 1698681235
!i10b 1
Z9 !s108 1698681235.000000
Z10 !s90 -reportprogress|300|/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd|-work|avalon_st_adapter_001|
!s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd|
!i113 1
Z11 o-work avalon_st_adapter_001
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 52 basic_system_mm_interconnect_0_avalon_st_adapter_001 0 22 DgD5l<B>k3TlLW@Pe:P6A2
!i122 0
l61
L44 99
VZ>?1M2@T]gKmmj`8gcYgU0
!s100 6CzJ1JDEgmZWWg3U;>CO[2
R7
32
R8
!i10b 1
R9
R10
Z13 !s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_mm_interconnect_0_avalon_st_adapter_001.vhd|
!i113 1
R11
R12
