{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484138996620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484138996622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 13:49:56 2017 " "Processing started: Wed Jan 11 13:49:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484138996622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484138996622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler " "Command: quartus_map --read_settings_files=on --write_settings_files=off teiler -c teiler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484138996622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484138996885 ""}
{ "Warning" "WTDFX_MISSING_QUOTES" "DOWN " "Constant or parameter \"DOWN\" is used but not defined -- interpreted constant or parameter as quoted string" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 77 0 } }  } 0 287006 "Constant or parameter \"%1!s!\" is used but not defined -- interpreted constant or parameter as quoted string" 0 0 "Quartus II" 0 -1 1484138996992 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "q " "Group name \"q\" is missing brackets (\[ \])" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 21 15 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Quartus II" 0 -1 1484138996993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teiler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484138997002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484138997002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teiler " "Elaborating entity \"teiler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484138997098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "counter6" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484138997170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter6 " "Elaborated megafunction instantiation \"lpm_counter:counter6\"" {  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484138997171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter6 " "Instantiated megafunction \"lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484138997171 ""}  } { { "teiler.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 10 1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484138997171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l7g " "Found entity 1: cntr_l7g" {  } { { "db/cntr_l7g.tdf" "" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/db/cntr_l7g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484138997235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484138997235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l7g lpm_counter:counter6\|cntr_l7g:auto_generated " "Elaborating entity \"cntr_l7g\" for hierarchy \"lpm_counter:counter6\|cntr_l7g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/sebi/tools/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484138997236 ""}
{ "Error" "" "" "MGL_INTERNAL_ERROR: Port object lpm_counter\|s_val of width 15 is being assigned a constant value of 150000 which is illegal. CAUSE : An illegal value exists for a constant wire or bus.  The value must be: 0 to 2^width - 1." {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 272006 "Error message" 0 0 "Quartus II" 0 -1 1484138997253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484138997254 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lpm_counter:counter12 " "Can't elaborate user hierarchy \"lpm_counter:counter12\"" {  } { { "teiler.tdf" "counter12" { Text "/home/sebi/studium/elektronik/fpga/d3/teiler/teiler.tdf" 11 1 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484138997266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484138997373 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 11 13:49:57 2017 " "Processing ended: Wed Jan 11 13:49:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484138997373 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484138997373 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484138997373 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484138997373 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484138997469 ""}
