// Seed: 2155362004
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  not primCall (id_3, id_4);
  output logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_4
  );
  inout wire _id_1;
  assign id_3[id_1] = id_2 ? 1 : id_2;
endmodule
module module_0 #(
    parameter id_14 = 32'd61
) (
    input supply1 id_0,
    input wor id_1,
    output supply0 id_2
    , id_13,
    input tri module_2,
    output wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9,
    output tri1 id_10,
    input tri1 id_11
);
  wire _id_14;
  wire [-1 : id_14] id_15;
endmodule
module module_0 #(
    parameter id_44 = 32'd41,
    parameter id_62 = 32'd20
) (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wire id_10,
    output supply0 id_11,
    output supply0 id_12,
    input wire id_13,
    input wand id_14,
    output supply1 id_15,
    output tri id_16,
    output tri id_17,
    input wire id_18,
    output wire id_19,
    input wand id_20,
    output supply1 id_21,
    input wand id_22,
    input wand id_23,
    input supply0 id_24,
    output supply1 id_25,
    input wand id_26
    , _id_62,
    input wand id_27,
    input tri id_28,
    input tri id_29,
    input supply0 id_30,
    input wor id_31,
    input tri id_32,
    inout wor id_33,
    input uwire id_34,
    output uwire id_35,
    output logic id_36,
    input wand id_37,
    input tri0 id_38,
    input uwire id_39,
    output supply1 id_40,
    input wand sample,
    input tri1 id_42,
    input uwire id_43,
    input wire _id_44,
    input uwire id_45,
    output wand id_46,
    input wor id_47,
    output uwire id_48,
    input tri id_49,
    output wand id_50,
    output wor id_51,
    input wire id_52,
    input tri0 id_53
    , id_63,
    output wand id_54
    , id_64,
    output wand id_55,
    output tri id_56,
    output wand id_57,
    output wand id_58,
    output wire id_59
    , id_65,
    output wor id_60
);
  wire [id_44 : id_62] id_66;
  logic id_67;
  wire module_3;
  wire [-1 : -1] id_68;
  always @(1 or posedge -1) id_36 = id_39;
  module_2 modCall_1 (
      id_18,
      id_4,
      id_15,
      id_23,
      id_40,
      id_14,
      id_15,
      id_7,
      id_50,
      id_13,
      id_50,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
