#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Apr 20 16:30:36 2024
# Process ID: 11108
# Current directory: D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1
# Command line: vivado.exe -log bd_ceca_v_hdmi_rx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_ceca_v_hdmi_rx_0.tcl
# Log file: D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/bd_ceca_v_hdmi_rx_0.vds
# Journal file: D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_ceca_v_hdmi_rx_0.tcl -notrace
Command: synth_design -top bd_ceca_v_hdmi_rx_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 739.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_ceca_v_hdmi_rx_0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/synth/bd_ceca_v_hdmi_rx_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (9#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (11#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:560]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (16#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (17#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (17#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (17#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (18#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (18#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (19#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized3' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized3' (19#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (19#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized4' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized4' (20#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (28#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'bd_ceca_v_hdmi_rx_0' (48#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/synth/bd_ceca_v_hdmi_rx_0.sv:57]
WARNING: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_handshake has unconnected port dest_ack
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_lib_cdc has unconnected port SRC_RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_lib_cdc has unconnected port DST_RST_IN
WARNING: [Synth 8-3331] design xpm_cdc_handshake__parameterized3 has unconnected port dest_ack
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc has unconnected port RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc has unconnected port SOP_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc has unconnected port EOP_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc__parameterized0 has unconnected port RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc__parameterized0 has unconnected port SOP_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_pkt_ecc__parameterized0 has unconnected port EOP_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.id
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.sop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.eop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.strb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.strb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH1_IN\.vld
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.id
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.sop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.eop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.strb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.strb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port LNK_CH2_IN\.vld
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port CLK_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_demux has unconnected port CKE_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_lib_cdc__parameterized0 has unconnected port SRC_RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_lib_cdc__parameterized0 has unconnected port DST_RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_chk has unconnected port CTL_IN[4]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_chk has unconnected port CTL_IN[3]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_chk has unconnected port CTL_IN[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_chk has unconnected port CTL_IN[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid_vgb_pix has unconnected port RST_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.id
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.sop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.eop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.strb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.strb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port LNK_IN\.vld
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port HDS_IN\.ts_err
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port CFG_PP_IN[3]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port CFG_PP_IN[2]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port CFG_PP_IN[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port CFG_PP_IN[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized1 has unconnected port HDS_ERR_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.vgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.vgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dlgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dlgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dtgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dtgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.vid_act[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.vid_act[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dat_act[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.dat_act[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.sof
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port HDS_IN\.sol
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized1 has unconnected port CFG_SCRM_EN_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS0_IN\.wa_sd
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS1_IN\.wa_sd
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS1_IN\.pha_ph[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS1_IN\.pha_ph[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS1_IN\.sof
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized1 has unconnected port HDS1_IN\.sol
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.id
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.sop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.eop
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.strb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.strb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port LNK_IN\.vld
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port HDS_IN\.ts_err
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port CFG_PP_IN[3]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port CFG_PP_IN[2]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port CFG_PP_IN[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port CFG_PP_IN[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid__parameterized0 has unconnected port HDS_ERR_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.vgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.vgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.dlgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.dlgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.dtgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.dtgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.sof
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port HDS_IN\.sol
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port LNK_IN\.gb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port LNK_IN\.gb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port CFG_MODE_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb__parameterized0 has unconnected port CFG_SCRM_EN_IN
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS0_IN\.wa_sd
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS1_IN\.wa_sd
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS1_IN\.pha_ph[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS1_IN\.pha_ph[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS1_IN\.sof
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_aln__parameterized0 has unconnected port HDS1_IN\.sol
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid has unconnected port LNK_IN\.id
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid has unconnected port LNK_IN\.vld
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_vid has unconnected port HDS_IN\.ts_err
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb has unconnected port HDS_IN\.vgb[1]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb has unconnected port HDS_IN\.vgb[0]
WARNING: [Synth 8-3331] design v_hdmi_rx_v3_0_0_gb has unconnected port HDS_IN\.sof
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 739.852 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 739.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 739.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0_core.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0_core.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_CNT_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_CNT_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/AXIS_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/AXIS_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/ACLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/ACLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_ACT_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_ACT_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_PRO_UPD_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_PRO_UPD_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CHG_ACK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CHG_ACK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_AVMUTE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_AVMUTE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CHG_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CHG_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_HDMI_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_HDMI_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_LNK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_LNK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_SCRM_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_SCRM_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/LCLK_TS_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/LCLK_TS_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_ALN_LOCK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_ALN_LOCK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/LCLK_VID_VSYNC_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/LCLK_VID_VSYNC_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VID_BRDG_OVERFLOW_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VID_BRDG_OVERFLOW_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_HS_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_HS_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/VCLK_CTRL_FLD_POL_SYNC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/VCLK_CTRL_FLD_POL_SYNC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CD_INST/DET_SYNC_INST/XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CD_INST/DET_SYNC_INST/XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ceca_v_hdmi_rx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/ARST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/ARST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/AXIS_RST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/AXIS_RST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/M_AXIS_VIDEO_RST_CDC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/M_AXIS_VIDEO_RST_CDC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SRST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SRST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/LRST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/LRST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/VRST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/VRST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/VIDEO_RST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/VIDEO_RST_INST/XPM_RST_INST'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1728.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1728.195 ; gain = 988.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:01:20 . Memory (MB): peak = 1728.195 ; gain = 988.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/dont_touch.xdc, line 6).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_PKT_CNT_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/\gen_ch0.DCS_FIFO_INST /RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/\gen_ch0.DCS_FIFO_INST /WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VCLK_CD_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/BRDG_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[0].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[1].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[2].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VTD_INST/SCLK_VID_HS_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VTD_INST/VCLK_CTRL_FLD_POL_SYNC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/LCLK_VID_VSYNC_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_RDY_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_AVMUTE_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_RDY_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_PKT_ERR_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CHG_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_HDMI_MODE_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CHG_ACK_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_AUD_ACT_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_AUD_PRO_UPD_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/ACLK_CTRL_REG_RUN_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_MODE_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_LNK_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_SCRM_EN_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/\gen_ch0.VCLK_VGB_RST_CDC_INST /\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/LCLK_TS_ERR_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/SCLK_STA_ALN_LOCK_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VID_BRDG_OVERFLOW_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/AXIS_EN_CDC_INST/\gen_single.(null)[0].XPM_INST . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/XPM_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CD_INST/DET_SYNC_INST/XPM_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[0].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[1].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[2].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VCLK_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/BRDG_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[0].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[1].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/STA_INST/\gen_err_cap[2].SCLK_LNK_ERR_CDC_INST /\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VCLK_CD_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/BRDG_CDC_INST/\gen_handshake.XPM_INST /xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ARST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/M_AXIS_VIDEO_RST_CDC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SRST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/VRST_INST/XPM_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/SYS_INST/LRST_INST/XPM_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/VIDEO_RST_INST/XPM_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/AXIS_RST_INST/XPM_RST_INST. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 1728.195 ; gain = 988.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_ep" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ep" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'v_hdmi_rx_v3_0_0_axi'
INFO: [Synth 8-5544] ROM "clk_to_cnt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_lb_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_lb_rd_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_lb_wr_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ver_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_in_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_in_evt_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_out_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_out_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_out_msk_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_in_evt_re_msk_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_pio_in_evt_fe_msk_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_cnt_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_cnt_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_cnt_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_cnt_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'vclk_fsm_cur_reg' in module 'v_hdmi_rx_v3_0_0_vtd'
INFO: [Synth 8-5544] ROM "vclk_fifo_cnt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vclk_fifo_cnt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_tot_pix_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_act_pix_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_tot_lin_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_act_lin_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vsw_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_hsw_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vfp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vbp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_hfp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_hbp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_ctrl_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_ctrl_reg_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_ctrl_reg_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_tot_pix" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_act_pix" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_tot_lin_f1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_tot_lin_f2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_act_lin_f1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_act_lin_f2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vsw_f1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vsw_f2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_hsw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vfp_f1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vfp_f2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_hfp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sclk_vid_fmt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_sta_busy" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_bit_cnt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_hdcp_i2c_adr_wmsg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_tx_shft_ld" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sta_busy" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_bit_cnt_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_hdcp_i2c_adr_wmsg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_tx_shft_ld" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "clk_id_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_edid_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_hdcp_sta_reg_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_hdcp_sys_dat_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_edid_i2c_sp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_edid_sys_adr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_edid_i2c_rp_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_hdcp_sys_adr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_set_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_ctrl_reg_clr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_edid_sys_dat_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_sm_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_lnk_rst_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_dvi_mode_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_avi_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_gcp_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_gcp_pp_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_pkt_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_vid_vs_flt_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_lnk_rst_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_dvi_mode_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_avi_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_gcp_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_gcp_pp_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_pkt_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_vid_vs_flt_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'aclk_sm_cur_reg' in module 'v_hdmi_rx_v3_0_0_aud'
INFO: [Synth 8-5546] ROM "lclk_aud_ch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_aud_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_aud_ch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lclk_aud_fmt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'v_hdmi_rx_v3_0_0_aln'
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_lock_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vgb_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vgb_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vgb_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_39_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_gb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'v_hdmi_rx_v3_0_0_aln__parameterized0'
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_lock_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_pkt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_gb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'v_hdmi_rx_v3_0_0_aln__parameterized1'
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_sol_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_lock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_fifo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_sm_sync_set" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_lock_cnt_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bclk_ep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_ctl" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                           000001 | 00000000000000000000000000000000
                   sm_wr |                           000010 | 00000000000000000000000000000001
               sm_wr_end |                           000100 | 00000000000000000000000000000010
                   sm_rd |                           001000 | 00000000000000000000000000000011
              sm_rd_loop |                           010000 | 00000000000000000000000000000100
               sm_rd_end |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'one-hot' in module 'v_hdmi_rx_v3_0_0_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                fsm_fld0 |                                0 | 00000000000000000000000000000000
                fsm_fld1 |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vclk_fsm_cur_reg' using encoding 'sequential' in module 'v_hdmi_rx_v3_0_0_vtd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                                0 | 00000000000000000000000000000000
                  sm_aud |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aclk_sm_cur_reg' using encoding 'sequential' in module 'v_hdmi_rx_v3_0_0_aud'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  sm_rst |                             0000 | 00000000000000000000000000000000
                 sm_init |                             0001 | 00000000000000000000000000000001
                   sm_wa |                             0010 | 00000000000000000000000000000010
              sm_pha_sof |                             0011 | 00000000000000000000000000000011
              sm_pha_sol |                             0100 | 00000000000000000000000000000100
              sm_pha_run |                             0101 | 00000000000000000000000000000101
             sm_lat_init |                             0110 | 00000000000000000000000000000110
              sm_lat_run |                             0111 | 00000000000000000000000000000111
              sm_fifo_ld |                             1000 | 00000000000000000000000000001000
             sm_fifo_run |                             1001 | 00000000000000000000000000001001
            sm_lock_init |                             1010 | 00000000000000000000000000001010
                 sm_lock |                             1011 | 00000000000000000000000000001011
               sm_locked |                             1100 | 00000000000000000000000000001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'v_hdmi_rx_v3_0_0_aln'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  sm_rst |                             0000 | 00000000000000000000000000000000
                 sm_init |                             0001 | 00000000000000000000000000000001
                   sm_wa |                             0010 | 00000000000000000000000000000010
              sm_pha_sof |                             0011 | 00000000000000000000000000000011
              sm_pha_sol |                             0100 | 00000000000000000000000000000100
              sm_pha_run |                             0101 | 00000000000000000000000000000101
             sm_lat_init |                             0110 | 00000000000000000000000000000110
              sm_lat_run |                             0111 | 00000000000000000000000000000111
              sm_fifo_ld |                             1000 | 00000000000000000000000000001000
             sm_fifo_run |                             1001 | 00000000000000000000000000001001
            sm_lock_init |                             1010 | 00000000000000000000000000001010
                 sm_lock |                             1011 | 00000000000000000000000000001011
               sm_locked |                             1100 | 00000000000000000000000000001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'v_hdmi_rx_v3_0_0_aln__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  sm_rst |                             0000 | 00000000000000000000000000000000
                 sm_init |                             0001 | 00000000000000000000000000000001
                   sm_wa |                             0010 | 00000000000000000000000000000010
              sm_pha_sof |                             0011 | 00000000000000000000000000000011
              sm_pha_sol |                             0100 | 00000000000000000000000000000100
              sm_pha_run |                             0101 | 00000000000000000000000000000101
             sm_lat_init |                             0110 | 00000000000000000000000000000110
              sm_lat_run |                             0111 | 00000000000000000000000000000111
              sm_fifo_ld |                             1000 | 00000000000000000000000000001000
             sm_fifo_run |                             1001 | 00000000000000000000000000001001
            sm_lock_init |                             1010 | 00000000000000000000000000001010
                 sm_lock |                             1011 | 00000000000000000000000000001011
               sm_locked |                             1100 | 00000000000000000000000000001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'v_hdmi_rx_v3_0_0_aln__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:45 . Memory (MB): peak = 1728.195 ; gain = 988.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |v_hdmi_rx_v3_0_0_sys__GB0 |           1|     42603|
|2     |v_hdmi_rx_v3_0_0_sys__GB1 |           1|      9533|
|3     |v_hdmi_rx_v3_0_0__GC0     |           1|        49|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "TMR_INST/clk_cnt_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][27]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][26]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][25]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][24]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][31]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][30]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][29]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][28]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[3].ECC_SUB_INST/clk_din_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_vld_reg[0]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/ECC_HDR_INST/clk_vld_reg'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][19]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][18]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][17]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][16]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][23]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][22]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][21]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][20]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[2].ECC_SUB_INST/clk_din_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/PKT_INST/\ALN_INST/gen_aln_sel_2_lanes.clk_aln_reg[sel][1] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][11]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][10]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][9]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][8]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][15]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][14]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][13]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][12]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[1].ECC_SUB_INST/clk_din_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][pp][0]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][pp][1]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][pp][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][3]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][2]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][1]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][0]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][7]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][6]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][5]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][4]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/gen_ecc_sub[0].ECC_SUB_INST/clk_din_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pile_src][1][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[stripe_src][3][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pile_src][0][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[stripe_src][3][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pix][1]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[stripe_src][3][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][state][3]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][state][4]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[1][state][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][3]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][4]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/\gen_ch0.DCS_INST /\clk_dcs_8bpc_reg_reg[0][state][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH1_INST/\ALN_INST/gen_ph_2_lanes.clk_pha_reg[ph][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/\ALN_INST/gen_ph_2_lanes.clk_pha_reg[ph][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH2_INST/\ALN_INST/gen_ph_2_lanes.clk_pha_reg[ph][1] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][34]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/ECC_HDR_INST/clk_din_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][35]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/ECC_HDR_INST/clk_din_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][32]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/ECC_HDR_INST/clk_din_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/MAP_INST/clk_din_reg[0][33]' (FDE) to 'inst/SYS_INSTi_1/CORE_INST/PKT_INST/ECC_HDR_INST/clk_din_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/\gen_ch0.LGB_CTL_INST /\clk_lgb_reg_reg[stripe_src][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/AUD_INST/\lclk_fifo_din_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/AUD_INST/\lclk_aud_fmt_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/AUD_INST/aclk_aud_dat_reg[2]' (FDCE) to 'inst/SYS_INSTi_1/AUD_INST/aclk_aud_dat_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/AUD_INST/\aclk_aud_dat_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/\gen_ch0.VGB_CTL_INST /\clk_aln_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/AXI_INST/\clk_axi_rresp_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/clk_dcs_8bpc_reg_reg[0][state][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_16bpc.clk_dcs_16bpc_reg_reg[0][pp][1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_16bpc.clk_dcs_16bpc_reg_reg[0][pp][1]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[0][pp][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[1][pp][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[0][pp][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_16bpc.clk_dcs_16bpc_reg_reg[1][pp][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[0][pp][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_16bpc.clk_dcs_16bpc_reg_reg[1][pp][1]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[0][pp][2]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_12bpc.clk_dcs_12bpc_reg_reg[0][pp][2]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_INST/gen_16bpc.clk_dcs_16bpc_reg_reg[0][pp][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/\gen_ch0.DCS_INST /\gen_16bpc.clk_dcs_16bpc_reg_reg[0][pp][2] )
WARNING: [Synth 8-3332] Sequential element (clk_axi_rresp_reg[0]) is unused and will be removed from module v_hdmi_rx_v3_0_0_axi.
WARNING: [Synth 8-3332] Sequential element (clk_lb_wr_reg[0]) is unused and will be removed from module v_hdmi_rx_v3_0_0_axi.
WARNING: [Synth 8-3332] Sequential element (SCLK_CTRL_RUN_EDGE_INST/clk_a_del_reg) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/aclk_wrd_reg[4]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/aclk_wrd_reg[3]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/aclk_wrd_reg[2]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/aclk_wrd_reg[1]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/aclk_wrd_reg[0]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/bclk_wrd_reg[4]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/bclk_wrd_reg[3]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/bclk_wrd_reg[2]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/bclk_wrd_reg[1]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (HDR_FIFO_INST/bclk_wrd_reg[0]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aux.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_bde_reg) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_bde_del_reg) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[8]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[7]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[6]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[5]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[4]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[3]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[2]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[1]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_wrd_reg[0]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (FIFO_INST/bclk_fl_reg) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (aclk_aud_dat_reg[3]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][31]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][30]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][29]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][28]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][27]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][26]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][25]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][24]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][19]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][18]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][17]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][16]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][15]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][14]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[0][13]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_aud_fmt_reg[2]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][31]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][30]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][29]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][28]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][27]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][26]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][25]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][24]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][19]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][18]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][17]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][16]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][15]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][14]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[1][13]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][31]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][30]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][29]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][28]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][27]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][26]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][25]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][24]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][19]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][18]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][17]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][16]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][15]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][14]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[2][13]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][31]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][30]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][29]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][28]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][27]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][26]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][25]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][24]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][20]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][19]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][18]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][17]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][16]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][15]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][14]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][13]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[3][8]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][31]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][30]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][29]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][28]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][27]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][26]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][25]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][24]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][20]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][19]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
WARNING: [Synth 8-3332] Sequential element (lclk_pkt_hdr_reg[4][18]) is unused and will be removed from module v_hdmi_rx_v3_0_0_aud.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][6]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][5]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][4]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][3]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][2]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][1]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][0]' (FDCE) to 'inst/SYS_INSTi_2/DDC_INST/EDID_RAM_INST/clk_port_din_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_2/DDC_INST/\EDID_RAM_INST/clk_port_wr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_2/DDC_INST/\EDID_RAM_INST/clk_port_din_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_2/DDC_INST/\EDID_RAM_INST/clk_port_rd_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[31]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[30]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[29]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[28]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[27]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[26]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[25]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[24]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[23]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[22]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[21]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[20]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[19]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[18]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[17]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[16]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[15]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[14]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[13]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[12]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[11]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[10]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[9]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[8]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[7]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[6]' (FDC) to 'inst/SYS_INSTi_2/DDC_INST/clk_sm_cur_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_2/DDC_INST/\clk_sm_cur_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[12]' (FDRE) to 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[13]' (FDRE) to 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[14]' (FDRE) to 'inst/SYS_INSTi_2/DDC_INST/clk_hdcp_rxstatus_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_2/DDC_INST/\clk_hdcp_rxstatus_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/PKT_INST/\ALN_INST/gen_fifo.FIFO_INST/clk_wrds_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pile_sel][1][0]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pile_src][1][1]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pile_src][1][1]' (FDCE) to 'inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/gen_ch0.LGB_CTL_INST/clk_lgb_reg_reg[pp][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/CORE_INST/CH0_INST/VID_INST/\gen_ch0.DCS_FIFO_INST /\bclk_wrd_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/AUD_INST/lclk_fifo_din_reg[34]' (FDCE) to 'inst/SYS_INSTi_1/AUD_INST/lclk_acr_n_ld_reg'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/AXI_INST/AR_FIFO_INST/clk_wrds_reg[3]' (FDC) to 'inst/SYS_INSTi_1/AXI_INST/W_FIFO_INST/clk_wrds_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INSTi_1/AXI_INST/W_FIFO_INST/clk_wrds_reg[3]' (FDC) to 'inst/SYS_INSTi_1/AXI_INST/AW_FIFO_INST/clk_wrds_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/SYS_INSTi_1/AXI_INST/\AW_FIFO_INST/clk_wrds_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:03:31 . Memory (MB): peak = 1728.195 ; gain = 988.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |v_hdmi_rx_v3_0_0_sys__GB0 |           1|     26507|
|2     |v_hdmi_rx_v3_0_0_sys__GB1 |           1|      7167|
|3     |v_hdmi_rx_v3_0_0__GC0     |           1|        51|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:04:24 . Memory (MB): peak = 2352.426 ; gain = 1612.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:04:26 . Memory (MB): peak = 2367.203 ; gain = 1627.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |v_hdmi_rx_v3_0_0_sys__GB0 |           1|     26507|
|2     |v_hdmi_rx_v3_0_0_sys__GB1 |           1|      7167|
|3     |v_hdmi_rx_v3_0_0__GC0     |           1|        51|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/SYS_INST/CORE_INST/CH2_INST/ALN_INST/clk_cfg_scrm_reg' (FD) to 'inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_cfg_scrm_reg'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INST/CORE_INST/CH0_INST/ALN_INST/clk_cfg_scrm_reg' (FD) to 'inst/SYS_INST/CORE_INST/CH1_INST/ALN_INST/clk_cfg_scrm_reg'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INST/VTD_INST/vclk_de_reg[1]' (FD) to 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_aln_reg[din][1][1][8]'
INFO: [Synth 8-3886] merging instance 'inst/SYS_INST/VTD_INST/vclk_hs_in_reg[1]' (FD) to 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/vclk_aln_reg[din][1][1][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:04:40 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:16 ; elapsed = 00:04:44 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:16 ; elapsed = 00:04:44 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:19 ; elapsed = 00:04:47 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:19 ; elapsed = 00:04:48 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:20 ; elapsed = 00:04:48 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:20 ; elapsed = 00:04:48 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    47|
|2     |LUT1     |   200|
|3     |LUT2     |   949|
|4     |LUT3     |   752|
|5     |LUT4     |  1332|
|6     |LUT5     |  1420|
|7     |LUT6     |  3117|
|8     |MUXF7    |   132|
|9     |MUXF8    |    16|
|10    |RAM32M16 |    31|
|11    |RAM64M8  |    70|
|12    |RAM64X1D |    44|
|13    |SRL16E   |    40|
|14    |FDCE     |  3139|
|15    |FDPE     |    82|
|16    |FDRE     |  3877|
|17    |FDSE     |    60|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:20 ; elapsed = 00:04:49 . Memory (MB): peak = 2529.887 ; gain = 1790.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 544 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:42 ; elapsed = 00:04:02 . Memory (MB): peak = 2529.887 ; gain = 801.691
Synthesis Optimization Complete : Time (s): cpu = 00:03:20 ; elapsed = 00:04:49 . Memory (MB): peak = 2529.887 ; gain = 1790.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/LRST_XPM_ASYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/LRST_XPM_ASYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/LRST_XPM_ASYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/PIX_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.DCS_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_CNT_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_CNT_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/VTD_INST/P_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/RP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/SYS_INST/AUD_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/AXIS_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/AXIS_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VID_BRDG_OVERFLOW_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VID_BRDG_OVERFLOW_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_ALN_LOCK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_ALN_LOCK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/LCLK_TS_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/LCLK_TS_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/gen_ch0.VCLK_VGB_RST_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_SCRM_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_SCRM_EN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_LNK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_LNK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/LCLK_CLR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/ACLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/ACLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_PRO_UPD_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_PRO_UPD_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_ACT_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_ACT_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CHG_ACK_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_GCP_CD_CHG_ACK_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/LCLK_CTRL_REG_RUN_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_HDMI_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_HDMI_MODE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CHG_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CHG_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_PKT_ERR_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_AVMUTE_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_AVMUTE_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/LCLK_VID_VSYNC_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/LCLK_VID_VSYNC_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/VCLK_CTRL_FLD_POL_SYNC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/VCLK_CTRL_FLD_POL_SYNC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_HS_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_HS_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VTD_INST/SCLK_VID_RDY_CDC_INST/gen_single.(null)[0].XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CD_INST/DET_SYNC_INST/XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CD_INST/DET_SYNC_INST/XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/SCLK_STA_SCRM_LOCK_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[2].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[1].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/STA_INST/gen_err_cap[0].SCLK_LNK_ERR_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_AUD_CH_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_FMT_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_N_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUD_INST/SCLK_ACR_CTS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/XPM_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_LNK_RST_CAP_INST/XPM_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_PP_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_GCP_CD_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_VIC_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/SYS_INST/AUX_INST/SCLK_AVI_CS_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/BRDG_CDC_INST/gen_handshake.XPM_INST/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/M_AXIS_VIDEO_RST_CDC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/M_AXIS_VIDEO_RST_CDC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/LRST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/LRST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/VRST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SYS_INST/VRST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/AXIS_RST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/AXIS_RST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/VIDEO_RST_INST/XPM_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/VIDEO_RST_INST/XPM_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SRST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/SRST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/ARST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/ARST_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 145 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 31 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 70 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
410 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:30 ; elapsed = 00:05:05 . Memory (MB): peak = 2660.754 ; gain = 1920.902
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/bd_ceca_v_hdmi_rx_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_v_hdmi_rx_ss_0_0/bd_0/ip/ip_0/bd_ceca_v_hdmi_rx_0.xci
INFO: [Coretcl 2-1174] Renamed 347 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/bd_ceca_v_hdmi_rx_0_synth_1/bd_ceca_v_hdmi_rx_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_ceca_v_hdmi_rx_0_utilization_synth.rpt -pb bd_ceca_v_hdmi_rx_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 2660.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 16:36:36 2024...
