Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Mar  6 19:41:58 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.060        0.000                      0                  870        2.850        0.000                       0                  1567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.060        0.000                      0                  870        2.850        0.000                       0                  1079  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_0.pt_ret_3[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_16[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.871ns (21.533%)  route 3.174ns (78.467%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 8.414 - 6.250 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.616ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.562ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.563     2.704    dut_inst/clk_c
    SLICE_X103Y552       FDRE                                         r  dut_inst/ret_array_1_0.pt_ret_3[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y552       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.800 r  dut_inst/ret_array_1_0.pt_ret_3[3]/Q
                         net (fo=21, routed)          0.704     3.504    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/pt_o_4[3]
    SLICE_X98Y557        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.651 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=22, routed)          0.133     3.784    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4_0
    SLICE_X98Y555        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     3.864 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=5, routed)           0.197     4.061    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/pt_98_0
    SLICE_X98Y554        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.125 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     4.223    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2_38
    SLICE_X98Y554        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.285 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=12, routed)          0.535     4.820    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3_15
    SLICE_X95Y557        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.859 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=16, routed)          0.508     5.367    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_35
    SLICE_X98Y554        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.509 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.204     5.713    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/pt_6[0]
    SLICE_X96Y555        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.813 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.354     6.167    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X93Y556        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.208 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=3, routed)           0.383     6.591    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_40
    SLICE_X96Y555        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.691 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.749    dut_inst/pt_17[1]
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.334     8.414    dut_inst/clk_c
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/C
                         clock pessimism              0.404     8.818    
                         clock uncertainty           -0.035     8.783    
    SLICE_X96Y555        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.810    dut_inst/ret_array_2_4.idx_ret_16[1]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_0.pt_ret_3[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_16[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.871ns (21.533%)  route 3.174ns (78.467%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 8.414 - 6.250 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.616ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.562ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.563     2.704    dut_inst/clk_c
    SLICE_X103Y552       FDRE                                         r  dut_inst/ret_array_1_0.pt_ret_3[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y552       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.800 f  dut_inst/ret_array_1_0.pt_ret_3[3]/Q
                         net (fo=21, routed)          0.704     3.504    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/pt_o_4[3]
    SLICE_X98Y557        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.651 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=22, routed)          0.133     3.784    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4_0
    SLICE_X98Y555        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     3.864 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=5, routed)           0.197     4.061    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/pt_98_0
    SLICE_X98Y554        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.125 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     4.223    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2_38
    SLICE_X98Y554        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.285 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=12, routed)          0.535     4.820    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3_15
    SLICE_X95Y557        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.859 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=16, routed)          0.508     5.367    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_35
    SLICE_X98Y554        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.509 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.204     5.713    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/pt_6[0]
    SLICE_X96Y555        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.813 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.354     6.167    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X93Y556        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.208 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=3, routed)           0.383     6.591    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_40
    SLICE_X96Y555        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.691 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.749    dut_inst/pt_17[1]
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.334     8.414    dut_inst/clk_c
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/C
                         clock pessimism              0.404     8.818    
                         clock uncertainty           -0.035     8.783    
    SLICE_X96Y555        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.810    dut_inst/ret_array_2_4.idx_ret_16[1]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_0.pt_ret_3[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_16[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.871ns (21.533%)  route 3.174ns (78.467%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 8.414 - 6.250 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.616ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.562ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.563     2.704    dut_inst/clk_c
    SLICE_X103Y552       FDRE                                         r  dut_inst/ret_array_1_0.pt_ret_3[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y552       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.800 r  dut_inst/ret_array_1_0.pt_ret_3[3]/Q
                         net (fo=21, routed)          0.704     3.504    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/pt_o_4[3]
    SLICE_X98Y557        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.651 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=22, routed)          0.133     3.784    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4_0
    SLICE_X98Y555        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     3.864 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=5, routed)           0.197     4.061    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/pt_98_0
    SLICE_X98Y554        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.125 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     4.223    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2_38
    SLICE_X98Y554        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.285 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=12, routed)          0.535     4.820    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3_15
    SLICE_X95Y557        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.859 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=16, routed)          0.508     5.367    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_35
    SLICE_X98Y554        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.509 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.204     5.713    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/pt_6[0]
    SLICE_X96Y555        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.813 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.354     6.167    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X93Y556        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.208 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=3, routed)           0.383     6.591    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_40
    SLICE_X96Y555        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.691 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.749    dut_inst/pt_17[1]
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.334     8.414    dut_inst/clk_c
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/C
                         clock pessimism              0.404     8.818    
                         clock uncertainty           -0.035     8.783    
    SLICE_X96Y555        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.810    dut_inst/ret_array_2_4.idx_ret_16[1]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_0.pt_ret_3[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_16[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.871ns (21.533%)  route 3.174ns (78.467%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 8.414 - 6.250 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.616ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.562ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.563     2.704    dut_inst/clk_c
    SLICE_X103Y552       FDRE                                         r  dut_inst/ret_array_1_0.pt_ret_3[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y552       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.800 f  dut_inst/ret_array_1_0.pt_ret_3[3]/Q
                         net (fo=21, routed)          0.704     3.504    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/pt_o_4[3]
    SLICE_X98Y557        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.651 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=22, routed)          0.133     3.784    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4_0
    SLICE_X98Y555        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     3.864 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=5, routed)           0.197     4.061    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/pt_98_0
    SLICE_X98Y554        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.125 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     4.223    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2_38
    SLICE_X98Y554        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.285 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=12, routed)          0.535     4.820    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3_15
    SLICE_X95Y557        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.859 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=16, routed)          0.508     5.367    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_35
    SLICE_X98Y554        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.509 f  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.204     5.713    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/pt_6[0]
    SLICE_X96Y555        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.813 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.354     6.167    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X93Y556        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.208 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=3, routed)           0.383     6.591    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_40
    SLICE_X96Y555        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.691 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.749    dut_inst/pt_17[1]
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.334     8.414    dut_inst/clk_c
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/C
                         clock pessimism              0.404     8.818    
                         clock uncertainty           -0.035     8.783    
    SLICE_X96Y555        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.810    dut_inst/ret_array_2_4.idx_ret_16[1]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_0.pt_ret_3[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_16[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.871ns (21.533%)  route 3.174ns (78.467%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 8.414 - 6.250 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.616ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.562ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.563     2.704    dut_inst/clk_c
    SLICE_X103Y552       FDRE                                         r  dut_inst/ret_array_1_0.pt_ret_3[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y552       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.800 r  dut_inst/ret_array_1_0.pt_ret_3[3]/Q
                         net (fo=21, routed)          0.704     3.504    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/pt_o_4[3]
    SLICE_X98Y557        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.651 r  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=22, routed)          0.133     3.784    dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/un1_b_i_c4_0
    SLICE_X98Y555        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.080     3.864 f  dut_inst/stage_g.3.pair_g.0.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=5, routed)           0.197     4.061    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/pt_98_0
    SLICE_X98Y554        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.125 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     4.223    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c2_38
    SLICE_X98Y554        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.285 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=12, routed)          0.535     4.820    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c3_15
    SLICE_X95Y557        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     4.859 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=16, routed)          0.508     5.367    dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/un1_b_i_35
    SLICE_X98Y554        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     5.509 r  dut_inst/stage_g.4.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.204     5.713    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/pt_6[0]
    SLICE_X96Y555        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.813 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.354     6.167    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c2_2
    SLICE_X93Y556        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.208 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=3, routed)           0.383     6.591    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/un1_b_i_40
    SLICE_X96Y555        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.100     6.691 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.749    dut_inst/pt_17[1]
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=1078, routed)        1.334     8.414    dut_inst/clk_c
    SLICE_X96Y555        FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_16[1]/C
                         clock pessimism              0.404     8.818    
                         clock uncertainty           -0.035     8.783    
    SLICE_X96Y555        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     8.810    dut_inst/ret_array_2_4.idx_ret_16[1]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  2.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X103Y550  dut_inst/ret_array_1_0.pt_ret[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X103Y550  dut_inst/ret_array_1_0.pt_ret[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X103Y551  dut_inst/ret_array_1_0.pt_ret[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X102Y551  dut_inst/ret_array_1_0.pt_ret[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X101Y548  dut_inst/ret_array_1_4.idx_ret_79/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y552   dut_inst/ret_array_2_4.idx_ret_37[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y558   shift_reg_tap_o/sr_p.sr_1[32]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X101Y548  dut_inst/ret_array_2_12.idx_ret_15[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y558   dut_inst/ret_array_3_3.idx[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y552  dut_inst/ret_array_1_15.pt_ret[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X94Y554   dut_inst/ret_array_2_4.idx_ret_30/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y559   dut_inst/ret_array_2_4.idx_ret_33[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X98Y556   dut_inst/ret_array_2_4.idx_ret_33[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X92Y548   dut_inst/ret_array_3_7.pt[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y546         lsfr_1/output_vector_1[207]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y546         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X102Y556         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y546         lsfr_1/shiftreg_vector[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y553         lsfr_1/shiftreg_vector[54]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y553         lsfr_1/shiftreg_vector[55]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y546         lsfr_1/output_vector_1[207]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y546         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y556         lsfr_1/shiftreg_vector[100]/C



