<stg><name>fir</name>


<trans_list>

<trans id="293" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %coeff_addr_1 = getelementptr [10 x i32]* %coeff, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="coeff_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:11  %coeff_load = load i32* %coeff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
:11  %coeff_load = load i32* %coeff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %coeff_addr_2 = getelementptr [10 x i32]* %coeff, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="coeff_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
:18  %coeff_load_9 = load i32* %coeff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
:18  %coeff_load_9 = load i32* %coeff_addr_2, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_4 = sitofp i32 %coeff_load to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
:9  %data_in_8_load = load double* @data_in_8, align 16

]]></Node>
<StgValue><ssdm name="data_in_8_load"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %coeff_addr_3 = getelementptr [10 x i32]* %coeff, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="coeff_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
:25  %coeff_load_2 = load i32* %coeff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
:25  %coeff_load_2 = load i32* %coeff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:19  %tmp_4_1 = sitofp i32 %coeff_load_9 to double

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_5 = fmul double %data_in_8_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
:15  %data_in_7_load = load double* @data_in_7, align 8

]]></Node>
<StgValue><ssdm name="data_in_7_load"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  store double %data_in_7_load, double* @data_in_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="14" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %acc_1 = fadd double %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %acc_1 = fadd double %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %coeff_addr_4 = getelementptr [10 x i32]* %coeff, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="coeff_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:32  %coeff_load_3 = load i32* %coeff_addr_4, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %acc_1 = fadd double %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:32  %coeff_load_3 = load i32* %coeff_addr_4, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="110" st_id="18" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %acc_1 = fadd double %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_4_2 = sitofp i32 %coeff_load_2 to double

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="114" st_id="19" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %acc_1 = fadd double %tmp_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_5_1 = fmul double %data_in_7_load, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
:22  %data_in_6_load = load double* @data_in_6, align 16

]]></Node>
<StgValue><ssdm name="data_in_6_load"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  store double %data_in_6_load, double* @data_in_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="19" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="119" st_id="19" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="120" st_id="20" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %acc_1_1 = fadd double %acc_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="123" st_id="21" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %acc_1_1 = fadd double %acc_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %coeff_addr_5 = getelementptr [10 x i32]* %coeff, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="coeff_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
:39  %coeff_load_4 = load i32* %coeff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="128" st_id="22" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %acc_1_1 = fadd double %acc_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="130" st_id="22" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="131" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
:39  %coeff_load_4 = load i32* %coeff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="132" st_id="23" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %acc_1_1 = fadd double %acc_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_4_3 = sitofp i32 %coeff_load_3 to double

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="136" st_id="24" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %acc_1_1 = fadd double %acc_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="acc_1_1"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_5_2 = fmul double %data_in_6_load, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
:29  %data_in_5_load = load double* @data_in_5, align 8

]]></Node>
<StgValue><ssdm name="data_in_5_load"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30  store double %data_in_5_load, double* @data_in_6, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="24" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %acc_1_2 = fadd double %acc_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="143" st_id="25" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="145" st_id="26" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %acc_1_2 = fadd double %acc_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="147" st_id="26" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="148" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %coeff_addr_6 = getelementptr [10 x i32]* %coeff, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="coeff_addr_6"/></StgValue>
</operation>

<operation id="149" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:46  %coeff_load_5 = load i32* %coeff_addr_6, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %acc_1_2 = fadd double %acc_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:46  %coeff_load_5 = load i32* %coeff_addr_6, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="154" st_id="28" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %acc_1_2 = fadd double %acc_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="156" st_id="28" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:40  %tmp_4_4 = sitofp i32 %coeff_load_4 to double

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="157" st_id="28" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="158" st_id="29" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %acc_1_2 = fadd double %acc_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="acc_1_2"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_5_3 = fmul double %data_in_5_load, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:36  %data_in_4_load = load double* @data_in_4, align 16

]]></Node>
<StgValue><ssdm name="data_in_4_load"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  store double %data_in_4_load, double* @data_in_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="29" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="164" st_id="30" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %acc_1_3 = fadd double %acc_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="167" st_id="31" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %acc_1_3 = fadd double %acc_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="169" st_id="31" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="170" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %coeff_addr_7 = getelementptr [10 x i32]* %coeff, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="coeff_addr_7"/></StgValue>
</operation>

<operation id="171" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:53  %coeff_load_6 = load i32* %coeff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="172" st_id="32" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %acc_1_3 = fadd double %acc_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="173" st_id="32" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:53  %coeff_load_6 = load i32* %coeff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="176" st_id="33" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %acc_1_3 = fadd double %acc_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_4_5 = sitofp i32 %coeff_load_5 to double

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="179" st_id="33" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="180" st_id="34" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %acc_1_3 = fadd double %acc_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="acc_1_3"/></StgValue>
</operation>

<operation id="181" st_id="34" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %tmp_5_4 = fmul double %data_in_4_load, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
:43  %data_in_3_load = load double* @data_in_3, align 8

]]></Node>
<StgValue><ssdm name="data_in_3_load"/></StgValue>
</operation>

<operation id="183" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  store double %data_in_3_load, double* @data_in_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="34" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="185" st_id="34" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="186" st_id="35" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %acc_1_4 = fadd double %acc_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="187" st_id="35" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="188" st_id="35" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="189" st_id="36" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %acc_1_4 = fadd double %acc_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="190" st_id="36" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="191" st_id="36" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="192" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %coeff_addr_8 = getelementptr [10 x i32]* %coeff, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="coeff_addr_8"/></StgValue>
</operation>

<operation id="193" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:60  %coeff_load_7 = load i32* %coeff_addr_8, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="194" st_id="37" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %acc_1_4 = fadd double %acc_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="195" st_id="37" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="196" st_id="37" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:60  %coeff_load_7 = load i32* %coeff_addr_8, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="198" st_id="38" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %acc_1_4 = fadd double %acc_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="199" st_id="38" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="200" st_id="38" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_4_6 = sitofp i32 %coeff_load_6 to double

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="201" st_id="38" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="202" st_id="39" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %acc_1_4 = fadd double %acc_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="acc_1_4"/></StgValue>
</operation>

<operation id="203" st_id="39" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %tmp_5_5 = fmul double %data_in_3_load, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="204" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
:50  %data_in_2_load = load double* @data_in_2, align 16

]]></Node>
<StgValue><ssdm name="data_in_2_load"/></StgValue>
</operation>

<operation id="205" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:51  store double %data_in_2_load, double* @data_in_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="39" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="207" st_id="39" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="208" st_id="40" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %acc_1_5 = fadd double %acc_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="209" st_id="40" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="210" st_id="40" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="211" st_id="41" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %acc_1_5 = fadd double %acc_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="212" st_id="41" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %coeff_addr_9 = getelementptr [10 x i32]* %coeff, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="coeff_addr_9"/></StgValue>
</operation>

<operation id="215" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
:67  %coeff_load_8 = load i32* %coeff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="216" st_id="42" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %acc_1_5 = fadd double %acc_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
:67  %coeff_load_8 = load i32* %coeff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="220" st_id="43" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %acc_1_5 = fadd double %acc_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="221" st_id="43" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="222" st_id="43" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:61  %tmp_4_7 = sitofp i32 %coeff_load_7 to double

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="223" st_id="43" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49  %acc_1_5 = fadd double %acc_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="acc_1_5"/></StgValue>
</operation>

<operation id="225" st_id="44" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %tmp_5_6 = fmul double %data_in_2_load, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="226" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
:57  %data_in_1_load = load double* @data_in_1, align 8

]]></Node>
<StgValue><ssdm name="data_in_1_load"/></StgValue>
</operation>

<operation id="227" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  store double %data_in_1_load, double* @data_in_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="44" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="229" st_id="44" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="230" st_id="45" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %acc_1_6 = fadd double %acc_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>

<operation id="231" st_id="45" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="232" st_id="45" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %coeff_addr = getelementptr [10 x i32]* %coeff, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="234" st_id="46" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %acc_1_6 = fadd double %acc_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>

<operation id="235" st_id="46" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="236" st_id="46" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="237" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
:72  %coeff_load_1 = load i32* %coeff_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="238" st_id="47" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %acc_1_6 = fadd double %acc_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>

<operation id="239" st_id="47" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="240" st_id="47" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="241" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="4">
<![CDATA[
:72  %coeff_load_1 = load i32* %coeff_addr, align 4

]]></Node>
<StgValue><ssdm name="coeff_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="242" st_id="48" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %acc_1_6 = fadd double %acc_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="244" st_id="48" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:68  %tmp_4_8 = sitofp i32 %coeff_load_8 to double

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="245" st_id="48" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="246" st_id="49" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %acc_1_6 = fadd double %acc_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="acc_1_6"/></StgValue>
</operation>

<operation id="247" st_id="49" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %tmp_5_7 = fmul double %data_in_1_load, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
:64  %data_in_0_load = load double* @data_in_0, align 16

]]></Node>
<StgValue><ssdm name="data_in_0_load"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  store double %data_in_0_load, double* @data_in_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="49" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="251" st_id="49" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="252" st_id="50" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %acc_1_7 = fadd double %acc_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="254" st_id="50" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="255" st_id="51" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %acc_1_7 = fadd double %acc_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="258" st_id="52" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %acc_1_7 = fadd double %acc_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="260" st_id="52" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="261" st_id="53" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %acc_1_7 = fadd double %acc_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="263" st_id="53" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_7 = sitofp i32 %coeff_load_1 to double

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="264" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %probe_in_read = call double @_ssdm_op_Read.ap_vld.double(double %probe_in) nounwind

]]></Node>
<StgValue><ssdm name="probe_in_read"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:63  %acc_1_7 = fadd double %acc_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="acc_1_7"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %tmp_5_8 = fmul double %data_in_0_load, %tmp_4_8

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="267" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  store double %probe_in_read, double* @data_in_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="54" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="269" st_id="55" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %acc_1_8 = fadd double %acc_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>

<operation id="270" st_id="55" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="271" st_id="56" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %acc_1_8 = fadd double %acc_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>

<operation id="272" st_id="56" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="273" st_id="57" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %acc_1_8 = fadd double %acc_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>

<operation id="274" st_id="57" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="275" st_id="58" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %acc_1_8 = fadd double %acc_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>

<operation id="276" st_id="58" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="277" st_id="59" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %acc_1_8 = fadd double %acc_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="acc_1_8"/></StgValue>
</operation>

<operation id="278" st_id="59" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %tmp_8 = fmul double %tmp_7, %probe_in_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="279" st_id="60" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %acc = fadd double %acc_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="280" st_id="61" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %acc = fadd double %acc_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="281" st_id="62" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %acc = fadd double %acc_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="282" st_id="63" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %acc = fadd double %acc_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="283" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(double %probe_in) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(double* %out_r) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %coeff) nounwind, !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([10 x i32]* %coeff, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(double* %out_r, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(double %probe_in, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="64" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %acc = fadd double %acc_1_8, %tmp_8

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="291" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  call void @_ssdm_op_Write.ap_vld.doubleP(double* %out_r, double %acc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
:77  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
