
---------- Begin Simulation Statistics ----------
final_tick                                 2421438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43925                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867832                       # Number of bytes of host memory used
host_op_rate                                    45415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.77                       # Real time elapsed on the host
host_tick_rate                              106360089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1033929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002421                       # Number of seconds simulated
sim_ticks                                  2421438000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.773638                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  156168                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               164780                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34813                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            227306                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                603                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1957                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1354                       # Number of indirect misses.
system.cpu.branchPred.lookups                  256307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          203                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    353272                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   374856                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34235                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     102118                       # Number of branches committed
system.cpu.commit.bw_lim_events                 23086                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          581471                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000217                       # Number of instructions committed
system.cpu.commit.committedOps                1034146                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4671534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.221372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4335848     92.81%     92.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        95109      2.04%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        43188      0.92%     95.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        58661      1.26%     97.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96049      2.06%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        11292      0.24%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6773      0.14%     99.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1528      0.03%     99.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        23086      0.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4671534                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    938116                       # Number of committed integer instructions.
system.cpu.commit.loads                         14759                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           396501     38.34%     38.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.02%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     38.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2813      0.27%     38.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          2810      0.27%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     38.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     38.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.01%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     38.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14759      1.43%     40.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616942     59.66%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1034146                       # Class of committed instruction
system.cpu.commit.refs                         631701                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     28978                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1033929                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.842879                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.842879                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4156721                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   596                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               125037                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2048500                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   258794                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    254670                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  35491                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1953                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 63183                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      256307                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    380164                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4290987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14557                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2414198                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   72138                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.052925                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             441652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             161385                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.498505                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4768859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.520053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.810477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4321746     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    36242      0.76%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18365      0.39%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   120750      2.53%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13085      0.27%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    17516      0.37%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4224      0.09%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    15874      0.33%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   221057      4.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4768859                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           74020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                46966                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   130559                       # Number of branches executed
system.cpu.iew.exec_nop                           353                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.286482                       # Inst execution rate
system.cpu.iew.exec_refs                       808993                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     750371                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   62030                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 92483                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                267                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3919                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               828806                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1616300                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 58622                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            100825                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1387400                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2122599                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  35491                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2120277                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         46603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              415                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        77724                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       211864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31586                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15380                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    865830                       # num instructions consuming a value
system.cpu.iew.wb_count                       1328991                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.362378                       # average fanout of values written-back
system.cpu.iew.wb_producers                    313758                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.274422                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1356489                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2832914                       # number of integer regfile reads
system.cpu.int_regfile_writes                  475834                       # number of integer regfile writes
system.cpu.ipc                               0.206489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.206489                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                602934     40.51%     40.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  232      0.02%     40.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    24      0.00%     40.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     40.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     40.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3067      0.21%     40.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               3061      0.21%     40.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     40.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     40.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 49      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     40.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  91      0.01%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     40.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                90500      6.08%     47.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              788199     52.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1488225                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       91511                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061490                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     597      0.65%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.01%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    518      0.57%      1.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 90383     98.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1548344                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7810496                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1298463                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2163233                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1615680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1488225                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 267                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          582018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             36830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            105                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       545983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4768859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.312072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.144214                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4324309     90.68%     90.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              120047      2.52%     93.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74149      1.55%     94.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39866      0.84%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45541      0.95%     96.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               97164      2.04%     98.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               43062      0.90%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               23842      0.50%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 879      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4768859                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.307302                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  31388                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              63154                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30528                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             34764                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1197                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1064                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                92483                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              828806                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1469188                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6031                       # number of misc regfile writes
system.cpu.numCycles                          4842879                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2182338                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                605959                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     88                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   294311                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4149210                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1823458                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1251225                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    278417                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1963778                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  35491                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1960268                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   645266                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3563028                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          18034                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                896                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    373852                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            292                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            32534                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6247880                       # The number of ROB reads
system.cpu.rob.rob_writes                     3328653                       # The number of ROB writes
system.cpu.timesIdled                            1561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    30916                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6278                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        75812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       152908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            260                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41213                       # Transaction distribution
system.membus.trans_dist::CleanEvict              741                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73862                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7429632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7429632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74982                       # Request fanout histogram
system.membus.reqLayer0.occupancy           298942500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          389577750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114230                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            73874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           73870                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2953                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       221397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                230000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       361600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9411200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9772800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42214                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2637632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           119310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047780                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 119037     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    273      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             119310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          152168000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111103498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4429500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   57                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2054                       # number of overall hits
system.l2.overall_hits::.cpu.data                  57                       # number of overall hits
system.l2.overall_hits::total                    2111                       # number of overall hits
system.l2.demand_misses::.cpu.inst                899                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73980                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74879                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               899                       # number of overall misses
system.l2.overall_misses::.cpu.data             73980                       # number of overall misses
system.l2.overall_misses::total                 74879                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70578000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6997601500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7068179500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70578000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6997601500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7068179500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                76990                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               76990                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.304436                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999230                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972581                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.304436                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999230                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972581                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78507.230256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94587.746688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94394.683423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78507.230256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94587.746688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94394.683423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41213                       # number of writebacks
system.l2.writebacks::total                     41213                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74879                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74879                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61588000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6257841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6319429500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61588000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6257841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6319429500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.304436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999230                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972581                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.304436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999230                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972581                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68507.230256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84588.287375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84395.217618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68507.230256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84588.287375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84395.217618                       # average overall mshr miss latency
system.l2.replacements                          42214                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73017                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73017                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73017                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2684                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2684                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           73865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               73865                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6987716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6987716500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         73874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             73874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94601.184594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94601.184594                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        73865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6249106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6249106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84601.726122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84601.726122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70578000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.304436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.304436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78507.230256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78507.230256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.304436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.304436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68507.230256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68507.230256                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                48                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9885000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9885000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.705521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85956.521739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85956.521739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8735000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8735000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.705521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.705521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75956.521739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75956.521739                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2008000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2008000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18943.396226                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18943.396226                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25804.448592                       # Cycle average of tags in use
system.l2.tags.total_refs                      152785                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.037622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.145066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       324.898176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25442.405350                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.776441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.787489                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        25790                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1298142                       # Number of tag accesses
system.l2.tags.data_accesses                  1298142                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          57536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4734464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4792000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2637632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23761087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1955228257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1978989344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23761087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23761087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1089283310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1089283310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1089283310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23761087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1955228257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3068272655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     73977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2553                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2553                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              173280                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38725                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41213                       # Number of write requests accepted
system.mem_ctrls.readBursts                     74876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2580                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1784080750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  374380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3188005750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23827.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42577.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63180                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 74876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.116475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.129556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.122362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2948     16.05%     16.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3322     18.08%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3606     19.63%     53.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1810      9.85%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1439      7.83%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1635      8.90%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1825      9.93%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          238      1.30%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1550      8.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18373                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.326675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.462457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    634.810028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2552     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.134352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.122948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2422     94.87%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.49%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.24%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      2.74%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.39%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2553                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4792064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2636224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4792064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1979.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1088.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1979.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1089.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2421424500                       # Total gap between requests
system.mem_ctrls.avgGap                      20858.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        57536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4734528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2636224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 23761087.419954586774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1955254687.503871440887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1088701837.503169536591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        73977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24587000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3163418750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38144075750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27349.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42762.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    925535.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             68201280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36227070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           264258540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          105605820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1047744360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47521440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1760096910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.880849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    112146500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2228691500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             63060480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33498465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           270356100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          109411200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     190538400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        987019410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         98658240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1752542295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        723.760961                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    245323250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     80600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2095514750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       376398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           376398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       376398                       # number of overall hits
system.cpu.icache.overall_hits::total          376398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3766                       # number of overall misses
system.cpu.icache.overall_misses::total          3766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124002999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124002999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124002999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124002999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       380164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       380164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       380164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       380164                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009906                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009906                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009906                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009906                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32926.977961                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32926.977961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32926.977961                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32926.977961                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1118                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.055556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2697                       # number of writebacks
system.cpu.icache.writebacks::total              2697                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          813                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          813                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          813                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          813                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2953                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2953                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2953                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96874000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96874000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007768                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007768                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007768                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007768                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32805.282763                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32805.282763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32805.282763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32805.282763                       # average overall mshr miss latency
system.cpu.icache.replacements                   2697                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       376398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          376398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124002999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124002999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       380164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       380164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32926.977961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32926.977961                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          813                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          813                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007768                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007768                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32805.282763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32805.282763                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.586249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              379351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2953                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.462919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.586249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            763281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           763281                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       499312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           499312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       499376                       # number of overall hits
system.cpu.dcache.overall_hits::total          499376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159620                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159625                       # number of overall misses
system.cpu.dcache.overall_misses::total        159625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9751315754                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9751315754                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9751315754                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9751315754                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       658932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       658932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       659001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       659001                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.242240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.242223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242223                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61090.814146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61090.814146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61088.900573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61088.900573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3122066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             46992                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.438245                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73017                       # number of writebacks
system.cpu.dcache.writebacks::total             73017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        85483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        85483                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        85483                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        85483                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74142                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7185691113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7185691113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7186123113                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7186123113                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.112511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.112511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.112507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.112507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96924.492669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96924.492669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96923.782917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96923.782917                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        41796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           41796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        42105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64919.093851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64919.093851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10137000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64566.878981                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64566.878981                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       457496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         457496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       159210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       159210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9728052801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9728052801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.258162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.258162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61102.021236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61102.021236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        85331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        85331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        73879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        73879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7172452160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7172452160                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.119796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.119796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97083.774280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97083.774280                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       432000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3202953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3202953                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31712.405941                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31712.405941                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3101953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3101953                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30712.405941                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30712.405941                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          138                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007194                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007194                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007194                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007194                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           989.074224                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              573753                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.738882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   989.074224                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1392619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1392619                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2421438000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2421438000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
