Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Dec 14 16:43:33 2021
| Host         : red running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.226        0.000                      0                 7162        0.058        0.000                      0                 7162        1.500        0.000                       0                  3970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.483        0.000                      0                 2007        0.075        0.000                      0                 2007        5.000        0.000                       0                   855  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.226        0.000                      0                  157        0.121        0.000                      0                  157        1.500        0.000                       0                  1411  
usb_clk                     2.417        0.000                      0                 4997        0.058        0.000                      0                 4997        4.000        0.000                       0                  1701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.746        0.000                      0                    1        0.439        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[479]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.700ns (18.863%)  route 7.313ns (81.137%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    13.490    U_pattern_matcher/SR[0]
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[479]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[479]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[480]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.700ns (18.863%)  route 7.313ns (81.137%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    13.490    U_pattern_matcher/SR[0]
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[480]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[480]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[480]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.700ns (18.863%)  route 7.313ns (81.137%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    13.490    U_pattern_matcher/SR[0]
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[487]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[488]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.700ns (18.863%)  route 7.313ns (81.137%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    13.490    U_pattern_matcher/SR[0]
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[488]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[488]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[488]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[495]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.700ns (18.863%)  route 7.313ns (81.137%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    13.490    U_pattern_matcher/SR[0]
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[495]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[470]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.700ns (19.140%)  route 7.182ns (80.860%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.966    13.359    U_pattern_matcher/SR[0]
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[470]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[470]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[470]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[471]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.700ns (19.140%)  route 7.182ns (80.860%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.966    13.359    U_pattern_matcher/SR[0]
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[471]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[471]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[471]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[478]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.700ns (19.140%)  route 7.182ns (80.860%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.966    13.359    U_pattern_matcher/SR[0]
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[478]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[478]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[478]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[486]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.700ns (19.140%)  route 7.182ns (80.860%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.966    13.359    U_pattern_matcher/SR[0]
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[486]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[486]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[486]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[494]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.700ns (19.140%)  route 7.182ns (80.860%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 20.267 - 16.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_trigger/clk_fe_buf
    SLICE_X12Y2          FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.379     4.857 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.123     5.980    U_reg_usb/out[1]
    SLICE_X7Y4           LUT6 (Prop_lut6_I3_O)        0.105     6.085 r  U_reg_usb/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.085    U_trigger/S[0]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.525 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.525    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.657 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=10, routed)          0.655     7.312    U_trigger/reg_capture_delay_reg[17][0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.275     7.587 r  U_trigger/input_data[503]_i_12/O
                         net (fo=1, routed)           0.785     8.372    U_fe_capture_main/bytes_received_reg[0]_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I1_O)        0.264     8.636 r  U_fe_capture_main/input_data[503]_i_8/O
                         net (fo=1, routed)           0.652     9.288    U_fe_capture_main/input_data[503]_i_8_n_0
    SLICE_X16Y10         LUT6 (Prop_lut6_I5_O)        0.105     9.393 r  U_fe_capture_main/input_data[503]_i_1/O
                         net (fo=512, routed)         3.966    13.359    U_pattern_matcher/SR[0]
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.326    20.267    U_pattern_matcher/clk_fe_buf
    SLICE_X34Y40         FDRE                                         r  U_pattern_matcher/input_data_reg[494]/C
                         clock pessimism              0.164    20.432    
                         clock uncertainty           -0.035    20.396    
    SLICE_X34Y40         FDRE (Setup_fdre_C_R)       -0.423    19.973    U_pattern_matcher/input_data_reg[494]
  -------------------------------------------------------------------
                         required time                         19.973    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  6.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fe_data[2]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 1.305ns (47.472%)  route 1.444ns (52.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    D10                                               0.000     2.000 r  fe_data[2] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[2]
    D10                  IBUF (Prop_ibuf_I_O)         1.305     3.305 r  fe_data_IBUF[2]_inst/O
                         net (fo=1, routed)           1.444     4.750    U_pattern_matcher/fe_data_IBUF[2]
    SLICE_X1Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_pattern_matcher/clk_fe_buf
    SLICE_X1Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[2]/C
                         clock pessimism              0.000     4.478    
                         clock uncertainty            0.035     4.513    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.162     4.675    U_pattern_matcher/fe_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.675    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.944%)  route 0.209ns (62.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.553     1.412    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y21         FDRE                                         r  U_pattern_matcher/input_data_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.128     1.540 r  U_pattern_matcher/input_data_reg[154]/Q
                         net (fo=2, routed)           0.209     1.749    U_pattern_matcher/input_data[154]
    SLICE_X20Y21         FDRE                                         r  U_pattern_matcher/input_data_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.819     1.921    U_pattern_matcher/clk_fe_buf
    SLICE_X20Y21         FDRE                                         r  U_pattern_matcher/input_data_reg[162]/C
                         clock pessimism             -0.248     1.673    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)        -0.008     1.665    U_pattern_matcher/input_data_reg[162]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fe_data[3]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.322ns (47.650%)  route 1.452ns (52.350%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    B10                                               0.000     2.000 r  fe_data[3] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[3]
    B10                  IBUF (Prop_ibuf_I_O)         1.322     3.322 r  fe_data_IBUF[3]_inst/O
                         net (fo=1, routed)           1.452     4.774    U_pattern_matcher/fe_data_IBUF[3]
    SLICE_X0Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[3]/C
                         clock pessimism              0.000     4.478    
                         clock uncertainty            0.035     4.513    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.158     4.671    U_pattern_matcher/fe_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[253]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[261]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.228%)  route 0.235ns (64.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.563     1.422    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y37          FDRE                                         r  U_pattern_matcher/input_data_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.128     1.550 r  U_pattern_matcher/input_data_reg[253]/Q
                         net (fo=2, routed)           0.235     1.785    U_pattern_matcher/input_data[253]
    SLICE_X18Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[261]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.829     1.931    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y38         FDRE                                         r  U_pattern_matcher/input_data_reg[261]/C
                         clock pessimism             -0.248     1.683    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)        -0.001     1.682    U_pattern_matcher/input_data_reg[261]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_fe_capture_main/timestamp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/O_fifo_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.566     1.425    U_fe_capture_main/clk_fe_buf
    SLICE_X15Y1          FDRE                                         r  U_fe_capture_main/timestamp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_fe_capture_main/timestamp_reg_reg[12]/Q
                         net (fo=1, routed)           0.053     1.619    U_fe_capture_main/timestamp_reg[12]
    SLICE_X14Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.664 r  U_fe_capture_main/O_fifo_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.664    U_fe_capture_usb/p_0_out[9]
    SLICE_X14Y1          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.836     1.938    U_fe_capture_usb/clk_fe_buf
    SLICE_X14Y1          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[12]/C
                         clock pessimism             -0.500     1.438    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.121     1.559    U_fe_capture_usb/O_fifo_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 fe_data[4]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 1.316ns (47.342%)  route 1.464ns (52.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    C11                                               0.000     2.000 r  fe_data[4] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[4]
    C11                  IBUF (Prop_ibuf_I_O)         1.316     3.316 r  fe_data_IBUF[4]_inst/O
                         net (fo=1, routed)           1.464     4.781    U_pattern_matcher/fe_data_IBUF[4]
    SLICE_X0Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.378     4.478    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y13          FDRE                                         r  U_pattern_matcher/fe_data_reg[4]/C
                         clock pessimism              0.000     4.478    
                         clock uncertainty            0.035     4.513    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.148     4.661    U_pattern_matcher/fe_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.661    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.569     1.428    U_fe_capture_main/clk_fe_buf
    SLICE_X5Y2           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.624    U_fe_capture_main/arm_pipe[0]
    SLICE_X5Y2           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.839     1.941    U_fe_capture_main/clk_fe_buf
    SLICE_X5Y2           FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.428    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.075     1.503    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.563     1.422    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y11         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.618    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X15Y11         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.833     1.935    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y11         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.422    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.075     1.497    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141     1.594 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.649    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X39Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.865     1.967    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.453    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.075     1.528    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.571     1.430    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.571 r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.626    U_reg_usb/U_stat_update_cdc/req_pipe[0]
    SLICE_X3Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.840     1.942    U_reg_usb/U_stat_update_cdc/clk_fe_buf
    SLICE_X3Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.512     1.430    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.075     1.505    U_reg_usb/U_stat_update_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X13Y1      U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X12Y1      U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X13Y1      U_fifo/U_reset_sync_cdc/dst_req_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X13Y1      U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X13Y1      U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X8Y37      U_pattern_matcher/input_data_reg[243]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X10Y35     U_pattern_matcher/input_data_reg[244]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X8Y37      U_pattern_matcher/input_data_reg[245]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X8Y37      U_pattern_matcher/input_data_reg[251]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X8Y37      U_pattern_matcher/input_data_reg[253]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X19Y35     U_pattern_matcher/input_data_reg[255]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X13Y1      U_fifo/U_reset_sync_cdc/dst_pulse_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y1      U_fifo/U_reset_sync_cdc/dst_req_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X13Y1      U_fifo/U_reset_sync_cdc/dst_req_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X13Y1      U_fifo/U_reset_sync_cdc/req_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X13Y1      U_fifo/U_reset_sync_cdc/req_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X15Y2      U_fifo/fifo_overflow_blocked_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.500ns (46.123%)  route 1.752ns (53.877%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 8.200 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.535     7.722    U_trigger/U_match_cdc_n_3
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.259     8.200    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[13]/C
                         clock pessimism              0.240     8.441    
                         clock uncertainty           -0.069     8.371    
    SLICE_X30Y10         FDRE (Setup_fdre_C_R)       -0.423     7.948    U_trigger/delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.500ns (46.123%)  route 1.752ns (53.877%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 8.200 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.535     7.722    U_trigger/U_match_cdc_n_3
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.259     8.200    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[14]/C
                         clock pessimism              0.240     8.441    
                         clock uncertainty           -0.069     8.371    
    SLICE_X30Y10         FDRE (Setup_fdre_C_R)       -0.423     7.948    U_trigger/delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.500ns (46.123%)  route 1.752ns (53.877%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 8.200 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.535     7.722    U_trigger/U_match_cdc_n_3
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.259     8.200    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[15]/C
                         clock pessimism              0.240     8.441    
                         clock uncertainty           -0.069     8.371    
    SLICE_X30Y10         FDRE (Setup_fdre_C_R)       -0.423     7.948    U_trigger/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.500ns (46.123%)  route 1.752ns (53.877%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 8.200 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.535     7.722    U_trigger/U_match_cdc_n_3
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.259     8.200    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[16]/C
                         clock pessimism              0.240     8.441    
                         clock uncertainty           -0.069     8.371    
    SLICE_X30Y10         FDRE (Setup_fdre_C_R)       -0.423     7.948    U_trigger/delay_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.500ns (46.258%)  route 1.743ns (53.742%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.526     7.712    U_trigger/U_match_cdc_n_3
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[5]/C
                         clock pessimism              0.240     8.442    
                         clock uncertainty           -0.069     8.372    
    SLICE_X30Y8          FDRE (Setup_fdre_C_R)       -0.423     7.949    U_trigger/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.500ns (46.258%)  route 1.743ns (53.742%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.526     7.712    U_trigger/U_match_cdc_n_3
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[6]/C
                         clock pessimism              0.240     8.442    
                         clock uncertainty           -0.069     8.372    
    SLICE_X30Y8          FDRE (Setup_fdre_C_R)       -0.423     7.949    U_trigger/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.500ns (46.258%)  route 1.743ns (53.742%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.526     7.712    U_trigger/U_match_cdc_n_3
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[7]/C
                         clock pessimism              0.240     8.442    
                         clock uncertainty           -0.069     8.372    
    SLICE_X30Y8          FDRE (Setup_fdre_C_R)       -0.423     7.949    U_trigger/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.500ns (46.258%)  route 1.743ns (53.742%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.526     7.712    U_trigger/U_match_cdc_n_3
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[8]/C
                         clock pessimism              0.240     8.442    
                         clock uncertainty           -0.069     8.372    
    SLICE_X30Y8          FDRE (Setup_fdre_C_R)       -0.423     7.949    U_trigger/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.500ns (46.426%)  route 1.731ns (53.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.514     7.701    U_trigger/U_match_cdc_n_3
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[17]/C
                         clock pessimism              0.240     8.440    
                         clock uncertainty           -0.069     8.370    
    SLICE_X30Y11         FDRE (Setup_fdre_C_R)       -0.423     7.947    U_trigger/delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.500ns (46.426%)  route 1.731ns (53.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 8.199 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X30Y7          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/delay_counter_reg[3]/Q
                         net (fo=5, routed)           0.795     5.698    U_trigger/delay_counter__0[3]
    SLICE_X31Y6          LUT4 (Prop_lut4_I0_O)        0.105     5.803 r  U_trigger/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     5.803    U_trigger/i__carry_i_7__2_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.260 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.260    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.358 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.358    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.490 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.422     6.911    U_trigger/U_match_cdc/delay_counter_reg[19][0]
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.275     7.186 r  U_trigger/U_match_cdc/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.514     7.701    U_trigger/U_match_cdc_n_3
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.258     8.199    U_trigger/clk_out1
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[18]/C
                         clock pessimism              0.240     8.440    
                         clock uncertainty           -0.069     8.370    
    SLICE_X30Y11         FDRE (Setup_fdre_C_R)       -0.423     7.947    U_trigger/delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_pattern_matcher/clk_out1
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.621    U_pattern_matcher/arm_pipe[0]
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_pattern_matcher/clk_out1
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.425    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.075     1.500    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.625    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.513     1.420    
    SLICE_X16Y11         FDRE (Hold_fdre_C_D)         0.075     1.495    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.148     1.567 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.057     1.624    U_trigger/U_match_cdc/dst_req_r
    SLICE_X18Y11         LUT2 (Prop_lut2_I1_O)        0.098     1.722 r  U_trigger/U_match_cdc/dst_pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.722    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X18Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.512     1.419    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.120     1.539    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.342%)  route 0.051ns (28.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_pattern_matcher/clk_out1
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.128     1.553 r  U_pattern_matcher/arm_pipe_reg[1]/Q
                         net (fo=1, routed)           0.051     1.604    U_pattern_matcher/arm_pipe[1]
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_pattern_matcher/clk_out1
    SLICE_X3Y13          FDRE                                         r  U_pattern_matcher/arm_r_reg/C
                         clock pessimism             -0.511     1.425    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)        -0.007     1.418    U_pattern_matcher/arm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.257%)  route 0.376ns (72.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/U_match_cdc/dst_req_reg/Q
                         net (fo=3, routed)           0.376     1.937    U_trigger/U_match_cdc/dst_req
    SLICE_X18Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X18Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
                         clock pessimism             -0.248     1.683    
    SLICE_X18Y11         FDRE (Hold_fdre_C_D)         0.060     1.743    U_trigger/U_match_cdc/dst_req_r_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.561     1.420    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.128     1.548 r  U_trigger/U_match_cdc/req_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.664    U_trigger/U_match_cdc/req_pipe[1]
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/U_match_cdc/clk_out1
    SLICE_X16Y11         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
                         clock pessimism             -0.513     1.420    
    SLICE_X16Y11         FDRE (Hold_fdre_C_D)         0.012     1.432    U_trigger/U_match_cdc/dst_req_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_trigger/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.274ns (67.226%)  route 0.134ns (32.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  U_trigger/delay_counter_reg[15]/Q
                         net (fo=5, routed)           0.134     1.720    U_trigger/delay_counter__0[15]
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.830 r  U_trigger/delay_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    U_trigger/p_2_in__0[15]
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X30Y10         FDRE                                         r  U_trigger/delay_counter_reg[15]/C
                         clock pessimism             -0.512     1.423    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.134     1.557    U_trigger/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_trigger/delay_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.950%)  route 0.135ns (33.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/delay_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  U_trigger/delay_counter_reg[11]/Q
                         net (fo=5, routed)           0.135     1.723    U_trigger/delay_counter__0[11]
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  U_trigger/delay_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U_trigger/p_2_in__0[11]
    SLICE_X30Y9          FDRE                                         r  U_trigger/delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X30Y9          FDRE                                         r  U_trigger/delay_counter_reg[11]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.134     1.558    U_trigger/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_trigger/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.587 r  U_trigger/delay_counter_reg[19]/Q
                         net (fo=4, routed)           0.135     1.722    U_trigger/delay_counter__0[19]
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  U_trigger/delay_counter_reg[19]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.832    U_trigger/p_2_in__0[19]
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X30Y11         FDRE                                         r  U_trigger/delay_counter_reg[19]/C
                         clock pessimism             -0.512     1.423    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.134     1.557    U_trigger/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_trigger/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  U_trigger/delay_counter_reg[7]/Q
                         net (fo=5, routed)           0.135     1.723    U_trigger/delay_counter__0[7]
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  U_trigger/delay_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    U_trigger/p_2_in__0[7]
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X30Y8          FDRE                                         r  U_trigger/delay_counter_reg[7]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.134     1.558    U_trigger/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X15Y28     U_pattern_matcher/mask_r_reg[192]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X15Y29     U_pattern_matcher/mask_r_reg[193]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y27     U_pattern_matcher/mask_r_reg[194]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y27     U_pattern_matcher/mask_r_reg[195]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X10Y29     U_pattern_matcher/mask_r_reg[196]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X10Y29     U_pattern_matcher/mask_r_reg[197]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X15Y29     U_pattern_matcher/mask_r_reg[198]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y32     U_pattern_matcher/mask_r_reg[199]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y37     U_pattern_matcher/pattern_r_reg[232]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y37     U_pattern_matcher/pattern_r_reg[233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y37     U_pattern_matcher/mask_r_reg[232]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y37     U_pattern_matcher/mask_r_reg[233]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y36      U_pattern_matcher/pattern_r_reg[247]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y36      U_pattern_matcher/pattern_r_reg[248]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y30     U_pattern_matcher/pattern_r_reg[258]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y36      U_pattern_matcher/mask_r_reg[247]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y36      U_pattern_matcher/mask_r_reg[248]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[274]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/mask_r_reg[208]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/mask_r_reg[209]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y33     U_pattern_matcher/pattern_r_reg[209]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y6      U_trigger/delay_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y10     U_trigger/delay_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y10     U_trigger/delay_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y10     U_trigger/delay_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y10     U_trigger/delay_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X15Y33     U_pattern_matcher/mask_r_reg[216]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y33     U_pattern_matcher/pattern_r_reg[234]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 0.484ns (6.520%)  route 6.940ns (93.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         6.548    11.542    U_usb_reg_main/reg_datao_reg[7]_0[61]
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.105    11.647 r  U_usb_reg_main/reg_trigger_delay[109]_i_1/O
                         net (fo=2, routed)           0.392    12.039    U_reg_main/reg_userio_drive_data_reg[7]_1[37]
    SLICE_X24Y7          FDRE                                         r  U_reg_main/reg_trigger_width_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.261    14.284    U_reg_main/clk_usb_buf
    SLICE_X24Y7          FDRE                                         r  U_reg_main/reg_trigger_width_reg[109]/C
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.473    
    SLICE_X24Y7          FDRE (Setup_fdre_C_D)       -0.017    14.456    U_reg_main/reg_trigger_width_reg[109]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/O_usb_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 0.769ns (10.410%)  route 6.618ns (89.590%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 f  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         6.069    11.063    U_usb_reg_main/reg_datao_reg[7]_0[61]
    SLICE_X11Y7          LUT4 (Prop_lut4_I2_O)        0.115    11.178 f  U_usb_reg_main/O_usb_auto_restart_i_2/O
                         net (fo=1, routed)           0.549    11.727    U_usb_reg_main/O_usb_auto_restart_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.275    12.002 r  U_usb_reg_main/O_usb_auto_restart_i_1/O
                         net (fo=1, routed)           0.000    12.002    U_reg_usb/O_usb_auto_restart0
    SLICE_X11Y7          FDRE                                         r  U_reg_usb/O_usb_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.270    14.293    U_reg_usb/clk_usb_buf
    SLICE_X11Y7          FDRE                                         r  U_reg_usb/O_usb_auto_restart_reg/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)        0.030    14.452    U_reg_usb/O_usb_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.379ns (5.230%)  route 6.868ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         6.868    11.862    U_reg_main/reg_userio_drive_data_reg[7]_1[61]
    SLICE_X25Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.259    14.282    U_reg_main/clk_usb_buf
    SLICE_X25Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[189]/C
                         clock pessimism              0.224    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X25Y10         FDRE (Setup_fdre_C_D)       -0.059    14.412    U_reg_main/reg_trigger_delay_reg[189]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_userio_pwdriven_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.504ns (7.343%)  route 6.360ns (92.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 f  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         5.838    10.832    U_usb_reg_main/reg_datao_reg[7]_0[61]
    SLICE_X16Y6          LUT1 (Prop_lut1_I0_O)        0.125    10.957 r  U_usb_reg_main/reg_userio_pwdriven[5]_i_1/O
                         net (fo=1, routed)           0.522    11.479    U_reg_main/reg_userio_pwdriven_reg[5]_0
    SLICE_X14Y6          FDSE                                         r  U_reg_main/reg_userio_pwdriven_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.268    14.291    U_reg_main/clk_usb_buf
    SLICE_X14Y6          FDSE                                         r  U_reg_main/reg_userio_pwdriven_reg[5]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X14Y6          FDSE (Setup_fdse_C_D)       -0.185    14.235    U_reg_main/reg_userio_pwdriven_reg[5]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.484ns (6.883%)  route 6.548ns (93.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         6.548    11.542    U_usb_reg_main/reg_datao_reg[7]_0[61]
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.105    11.647 r  U_usb_reg_main/reg_trigger_delay[109]_i_1/O
                         net (fo=2, routed)           0.000    11.647    U_reg_main/reg_userio_drive_data_reg[7]_1[37]
    SLICE_X23Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.259    14.282    U_reg_main/clk_usb_buf
    SLICE_X23Y9          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[109]/C
                         clock pessimism              0.224    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X23Y9          FDRE (Setup_fdre_C_D)        0.032    14.503    U_reg_main/reg_trigger_delay_reg[109]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_width_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 0.379ns (5.441%)  route 6.586ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.379     4.994 r  U_usb_reg_main/reg_datao_reg[5]/Q
                         net (fo=122, routed)         6.586    11.580    U_reg_main/reg_userio_drive_data_reg[7]_1[61]
    SLICE_X26Y4          FDRE                                         r  U_reg_main/reg_trigger_width_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.261    14.284    U_reg_main/clk_usb_buf
    SLICE_X26Y4          FDRE                                         r  U_reg_main/reg_trigger_width_reg[45]/C
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.473    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)       -0.012    14.461    U_reg_main/reg_trigger_width_reg[45]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -11.580    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_bytecnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.718ns (24.457%)  route 5.306ns (75.543%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.357     4.538    U_usb_reg_main/clk_usb_buf
    SLICE_X20Y15         FDRE                                         r  U_usb_reg_main/reg_bytecnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.379     4.917 r  U_usb_reg_main/reg_bytecnt_reg[0]_rep/Q
                         net (fo=112, routed)         1.741     6.658    U_reg_usb/read_data_reg[2]_i_31_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I4_O)        0.105     6.763 r  U_reg_usb/read_data[4]_i_62/O
                         net (fo=1, routed)           0.000     6.763    U_reg_usb/read_data[4]_i_62_n_0
    SLICE_X34Y36         MUXF7 (Prop_muxf7_I0_O)      0.173     6.936 r  U_reg_usb/read_data_reg[4]_i_50/O
                         net (fo=1, routed)           1.505     8.441    U_reg_usb/read_data_reg[4]_i_50_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.241     8.682 f  U_reg_usb/read_data[4]_i_29__0/O
                         net (fo=1, routed)           0.000     8.682    U_reg_usb/read_data[4]_i_29__0_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.182     8.864 f  U_reg_usb/read_data_reg[4]_i_14/O
                         net (fo=1, routed)           1.156    10.020    U_usb_reg_main/read_data[4]_i_2_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.266    10.286 r  U_usb_reg_main/read_data[4]_i_7/O
                         net (fo=1, routed)           0.344    10.631    U_usb_reg_main/read_data[4]_i_7_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.267    10.898 r  U_usb_reg_main/read_data[4]_i_2/O
                         net (fo=1, routed)           0.560    11.457    U_usb_reg_main/read_data[4]_i_2_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I0_O)        0.105    11.562 r  U_usb_reg_main/read_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000    11.562    U_reg_usb/read_data_reg[7]_2[4]
    SLICE_X12Y7          FDRE                                         r  U_reg_usb/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.268    14.291    U_reg_usb/clk_usb_buf
    SLICE_X12Y7          FDRE                                         r  U_reg_usb/read_data_reg[4]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)        0.032    14.452    U_reg_usb/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[472]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.059ns (15.827%)  route 5.632ns (84.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.346 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X33Y9          FDRE                                         r  U_usb_reg_main/reg_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.379     4.994 f  U_usb_reg_main/reg_address_reg[4]/Q
                         net (fo=33, routed)          1.817     6.811    U_usb_reg_main/reg_address[4]
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.119     6.930 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.702     7.632    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.268     7.900 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          2.514    10.414    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.293    10.707 r  U_usb_reg_main/reg_pattern_mask[479]_i_1/O
                         net (fo=8, routed)           0.599    11.306    U_reg_usb/reg_pattern_mask_reg[504]_0[59]
    SLICE_X33Y36         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[472]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.323    14.346    U_reg_usb/clk_usb_buf
    SLICE_X33Y36         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[472]/C
                         clock pessimism              0.224    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X33Y36         FDRE (Setup_fdre_C_CE)      -0.327    14.208    U_reg_usb/reg_pattern_mask_reg[472]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[473]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.059ns (15.827%)  route 5.632ns (84.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 14.346 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X33Y9          FDRE                                         r  U_usb_reg_main/reg_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.379     4.994 f  U_usb_reg_main/reg_address_reg[4]/Q
                         net (fo=33, routed)          1.817     6.811    U_usb_reg_main/reg_address[4]
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.119     6.930 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.702     7.632    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.268     7.900 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          2.514    10.414    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.293    10.707 r  U_usb_reg_main/reg_pattern_mask[479]_i_1/O
                         net (fo=8, routed)           0.599    11.306    U_reg_usb/reg_pattern_mask_reg[504]_0[59]
    SLICE_X33Y36         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[473]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.323    14.346    U_reg_usb/clk_usb_buf
    SLICE_X33Y36         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[473]/C
                         clock pessimism              0.224    14.570    
                         clock uncertainty           -0.035    14.535    
    SLICE_X33Y36         FDRE (Setup_fdre_C_CE)      -0.327    14.208    U_reg_usb/reg_pattern_mask_reg[473]
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[480]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.072ns (16.232%)  route 5.532ns (83.768%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X33Y9          FDRE                                         r  U_usb_reg_main/reg_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.379     4.994 f  U_usb_reg_main/reg_address_reg[4]/Q
                         net (fo=33, routed)          1.817     6.811    U_usb_reg_main/reg_address[4]
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.119     6.930 f  U_usb_reg_main/reg_usb_auto_wait2[23]_i_2/O
                         net (fo=7, routed)           0.702     7.632    U_usb_reg_main/reg_usb_auto_wait2[23]_i_2_n_0
    SLICE_X10Y10         LUT4 (Prop_lut4_I0_O)        0.268     7.900 f  U_usb_reg_main/reg_pattern_mask[511]_i_2/O
                         net (fo=64, routed)          2.604    10.505    U_usb_reg_main/reg_pattern_mask[511]_i_2_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I3_O)        0.306    10.811 r  U_usb_reg_main/reg_pattern_mask[487]_i_1/O
                         net (fo=8, routed)           0.409    11.219    U_reg_usb/reg_pattern_mask_reg[504]_0[60]
    SLICE_X30Y38         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[480]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.258    14.281    U_reg_usb/clk_usb_buf
    SLICE_X30Y38         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[480]/C
                         clock pessimism              0.224    14.505    
                         clock uncertainty           -0.035    14.470    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.299    14.171    U_reg_usb/reg_pattern_mask_reg[480]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  2.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[152]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 1.413ns (53.012%)  route 1.253ns (46.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.901     4.230    U_reg_main/USB_SPARE0_IBUF
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.084     4.314 r  U_reg_main/dst_req_i_1/O
                         net (fo=2873, routed)        0.352     4.666    U_reg_main/fpga_reset
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[152]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[152]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X26Y15         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/reg_trigger_delay_reg[152]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[154]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 1.413ns (53.012%)  route 1.253ns (46.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.901     4.230    U_reg_main/USB_SPARE0_IBUF
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.084     4.314 r  U_reg_main/dst_req_i_1/O
                         net (fo=2873, routed)        0.352     4.666    U_reg_main/fpga_reset
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[154]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[154]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X26Y15         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/reg_trigger_delay_reg[154]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[155]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 1.413ns (53.012%)  route 1.253ns (46.988%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=1, routed)           0.901     4.230    U_reg_main/USB_SPARE0_IBUF
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.084     4.314 r  U_reg_main/dst_req_i_1/O
                         net (fo=2873, routed)        0.352     4.666    U_reg_main/fpga_reset
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[155]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.362     4.543    U_reg_main/clk_usb_buf
    SLICE_X26Y15         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[155]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X26Y15         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_main/reg_trigger_delay_reg[155]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.666    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.559     1.467    U_fe_capture_main/clk_usb_buf
    SLICE_X19Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.663    U_fe_capture_main/capturing_pipe[0]
    SLICE_X19Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.827     1.979    U_fe_capture_main/clk_usb_buf
    SLICE_X19Y12         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X19Y12         FDRE (Hold_fdre_C_D)         0.075     1.542    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.569     1.477    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X7Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.673    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X7Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.839     1.991    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X7Y1           FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.075     1.552    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_fifo/fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.559     1.467    U_fifo/clk_usb_buf
    SLICE_X19Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_fifo/fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.663    U_fifo/fifo_full_pipe[0]
    SLICE_X19Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.827     1.979    U_fifo/clk_usb_buf
    SLICE_X19Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X19Y12         FDRE (Hold_fdre_C_D)         0.071     1.538    U_fifo/fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 USB_nCS
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_datao_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.421ns (51.879%)  route 1.318ns (48.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 f  USB_nCS (IN)
                         net (fo=0)                   0.000     2.000    USB_nCS
    A3                   IBUF (Prop_ibuf_I_O)         1.337     3.337 f  USB_nCS_IBUF_inst/O
                         net (fo=1, routed)           0.974     4.311    U_usb_reg_main/USB_nCS_IBUF
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.084     4.395 r  U_usb_reg_main/reg_datao[7]_i_1/O
                         net (fo=8, routed)           0.344     4.739    U_usb_reg_main/reg_datao0
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X39Y37         FDRE (Hold_fdre_C_CE)       -0.040     4.610    U_usb_reg_main/reg_datao_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.610    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 USB_nCS
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_datao_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.421ns (51.879%)  route 1.318ns (48.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 f  USB_nCS (IN)
                         net (fo=0)                   0.000     2.000    USB_nCS
    A3                   IBUF (Prop_ibuf_I_O)         1.337     3.337 f  USB_nCS_IBUF_inst/O
                         net (fo=1, routed)           0.974     4.311    U_usb_reg_main/USB_nCS_IBUF
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.084     4.395 r  U_usb_reg_main/reg_datao[7]_i_1/O
                         net (fo=8, routed)           0.344     4.739    U_usb_reg_main/reg_datao0
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X39Y37         FDRE (Hold_fdre_C_CE)       -0.040     4.610    U_usb_reg_main/reg_datao_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.610    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 USB_nCS
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_reg_main/reg_datao_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.421ns (51.879%)  route 1.318ns (48.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    A3                                                0.000     2.000 f  USB_nCS (IN)
                         net (fo=0)                   0.000     2.000    USB_nCS
    A3                   IBUF (Prop_ibuf_I_O)         1.337     3.337 f  USB_nCS_IBUF_inst/O
                         net (fo=1, routed)           0.974     4.311    U_usb_reg_main/USB_nCS_IBUF
    SLICE_X38Y37         LUT2 (Prop_lut2_I0_O)        0.084     4.395 r  U_usb_reg_main/reg_datao[7]_i_1/O
                         net (fo=8, routed)           0.344     4.739    U_usb_reg_main/reg_datao0
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        1.434     4.615    U_usb_reg_main/clk_usb_buf
    SLICE_X39Y37         FDRE                                         r  U_usb_reg_main/reg_datao_reg[5]/C
                         clock pessimism              0.000     4.615    
                         clock uncertainty            0.035     4.650    
    SLICE_X39Y37         FDRE (Hold_fdre_C_CE)       -0.040     4.610    U_usb_reg_main/reg_datao_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.610    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.569     1.477    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X4Y2           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.682    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X4Y2           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1700, routed)        0.839     1.991    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X4Y2           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.075     1.552    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X23Y14     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y22     U_reg_usb/reg_pattern_reg[353]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y22     U_reg_usb/reg_pattern_reg[355]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y22     U_reg_usb/reg_pattern_reg[356]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y22     U_reg_usb/reg_pattern_reg[358]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y22     U_reg_usb/reg_pattern_reg[359]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y23     U_reg_usb/reg_pattern_reg[376]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y23     U_reg_usb/reg_pattern_reg[377]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y23     U_reg_usb/reg_pattern_reg[379]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[13]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[14]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y8      U_reg_main/reg_trigger_width_reg[15]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[161]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[162]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X35Y6      U_reg_main/reg_trigger_width_reg[163]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[164]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y3      U_reg_main/reg_trigger_width_reg[167]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.348ns (45.680%)  route 0.414ns (54.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.438     4.538    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.414     5.299    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X39Y0          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         1.328    20.269    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.240    20.510    
                         clock uncertainty           -0.035    20.474    
    SLICE_X39Y0          FDPE (Recov_fdpe_C_PRE)     -0.429    20.045    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                 14.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.854%)  route 0.178ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y1          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.581 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.759    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X39Y0          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=853, routed)         0.865     1.967    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.498     1.469    
    SLICE_X39Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     1.320    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.439    





