# Linux Drivers

The table below provides a comprehensive list of the drivers available for Agilex™  3, Agilex™  5 and Agilex™  7.

* IP Name column indicates what type of IP the driver targets.  
* HPS or PCIe column indicates if the driver is targeting the embedded Host Processor System found on our devices or a server host or both.
* Documentation column provides a link to driver description, architectural details, driver capabilities and configurations, known issues and release information.
* Upstream Status column indicates mainstream status of driver.
* Kernel Source indicates location of driver.

You can use the filter fields to narrow your search.

| **IP Name** | Supported Device(s) |  HPS or PCIe Host | Documentation | Upstream Status | Kernel Source|
| :-------:|-----------|-----------------|:---------------|:----------:|---------------------- |
| Altera 16550 Compatible UART Core                |Agilex 7| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/uart_16550/uart_16550" target="_blank">UART</a> | Yes             | <a href="https://github.com/OFS/linux-dfl/blob/master/drivers/tty/serial/8250/8250_dfl.c" target="_blank">8250_dfl</a> |
| Altera Hardware Monitor                          |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/hwmon/hwmon" target="_blank">Hardware Monitor</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/hwmon/soc64-hwmon.c" target="_blank">Hwmon driver</a> |
| Clock Manager                                    |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/clock_manager/clock_manager" target="_blank">Clock Manager</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/clk/socfpga/clk-agilex5.c" target="_blank">clk_agilex5</a> |
| Device Feature List (DFL) Capability             |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/dfl/dfl" target="_blank">dfl</a>    | Yes             | <a href="https://github.com/OFS/linux-dfl/blob/master/drivers/fpga/dfl.c" target="_blank">dfl</a> |
| DFL Accelerator Functional Unit (AFU workload)   |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/dfl_afu/dfl_afu" target="_blank">dfl-afu</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/fpga/dfl-afu-dma-region.c?h=master" target="_blank">dfl-afu-dma-region</a> <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/fpga/dfl-afu-error.c?h=master" target="_blank">dfl-afu-error</a> <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/fpga/dfl-afu-region.c?h=master" target="_blank">dfl-afu-region</a> <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/fpga/dfl-afu-main.c?h=master" target="_blank">dfl-afu-main</a> |
| DFL FPGA Management Engine IP                    |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/dfl_fme/dfl_fme" target="_blank">dfl-fme</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/drivers/fpga/fpga-mgr.c" target="_blank">dfl-fme-mgr</a>   <a href="https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/drivers/fpga/dfl-fme-br.c" target="_blank">dfl-fme-br</a> <a href="https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git/tree/drivers/fpga/dfl-fme-region.c" target="_blank">dfl-fme-region</a> |
| DFL Memory Interface/Subsystem                   |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/dfl_emif/dfl_emif" target="_blank">Memory</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/memory/dfl-emif.c?h=master" target="_blank">dfl-emif</a> |
| Direct Memory Access Controller (DMAC)           |Agilex 3<br>Agilex 5| HPS              | <a href="hhttps://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/dma/dma" target="_blank">DMAC</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/dma/dw-axi-dmac/dw-axi-dmac-platform.c" target="_blank">dmac</a> |
| Error Detection and Correction (EDAC)            |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/edac/edac" target="_blank">EDAC</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/edac/altera_edac.c" target="_blank">altera_edac</a> |
| Ethernet 1588 PTP Time of Day Clock              |Agilex 7| HPS/PCIe         | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/ptp_dfl_tod/ptp_dfl_tod" target="_blank">PCIe Attach ToD</a>   <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/ptp_tod/ptp_emb_tod" target="_blank">Embedded ToD</a> | Yes             | <a href="https://github.com/OFS/linux-dfl/blob/master/drivers/ptp/ptp_dfl_tod.c" target="_blank">ToD PCIe-Attach driver</a>   <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/net/ethernet/altera/intel_fpga_tod.c" target="_blank">ToD Embedded driver</a> |
| Ethernet Media Access Controller                 |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/emac/emac" target="_blank">EMAC</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/net/ethernet/stmicro/stmmac/dwxgmac2_core.c" target="_blank">dwxgmac2_core</a> |
| Ethernet Subsystem Intel FPGA IP (MAC-Specific)  |Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/hssi/hssi" target="_blank">HSSI</a> | No              | <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_hssiss.c" target="_blank">intel_fpga_hssiss</a> |
| Ethernet Subsystem Intel FPGA IP (Tile-Specific) |Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/hssi_xtile/hssi_xtile" target="_blank">hssi_xtile</a> | No              | <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_eth_main.c" target="_blank">eth_main</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_etile_fec.c" target="_blank">etile_fec</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_etile_driver.c" target="_blank">etile_driver</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_hssi_etile_ethtool.c" target="_blank">etile_ethtool</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_hssi_ftile_ethtool.c" target="_blank">ftile_ethtool</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_hssi_ftile_fec.c" target="_blank">ftile_fec</a>   <a href="https://github.com/altera-opensource/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera/intel_fpga_ftile_driver.c" target="_blank">ftile_driver</a> |
| General Purpose Timers                           |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/apb_timers/apb_timers" target="_blank">GP Timers</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/clocksource/dw_apb_timer.c" target="_blank">dw_apb_timer</a> |
| Generic Serial Flash Interface Intel FPGA IP     |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/spi_altera_dfl/spi_altera_dfl" target="_blank">Generic Serial Flash</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/spi/" target="_blank">spi</a> |
| General Purpose I/O (GPIO)                       |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/gpio/gpio" target="_blank">gpio</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/gpio/gpio-dwapb.c?h=master" target="_blank">gpio-dwapb</a> |
| I2C                                              |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/i2c/i2c" target="_blank">I2C</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/drivers/i2c/busses/i2c-designware-platdrv.c" target="_blank">I2c driver</a> |
| I3C                                              |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/i3c/i3c" target="_blank">I3C</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/i3c/master/dw-i3c-master.c" target="_blank">I3c driver</a> |
| Interrupt Controller (GICv3)                     |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/interrupt_controller_GICv3/irq_gic_v3" target="_blank">GICv3</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/irqchip/irq-gic-v3.c" target="_blank">GICv3 driver</a> |
| Microchip® Zarlink ZL30793 Network Synchronizer  |Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/zarlink_clock_synchronizer/zarlink_clock_synchronizer" target="_blank">Zarlink</a> | No              | <a href="https://github.com/altera-opensource/linux-socfpga/tree/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/ethernet/altera" target="_blank">Zarlink driver</a> |
| MSGDMA                                           |Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/msgdma/msgdma" target="_blank">MSGDMA</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/dma/altera-msgdma.c" target="_blank">MSGDMA driver</a> |
| NAND Controller                                  |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/nand/nand" target="_blank">NAND</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/mtd/nand/raw/cadence-nand-controller.c" target="_blank">cadence-nand-controller</a> |
| PCIe Subsystem                                   |Agilex 7| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/dfl_pci/dfl_pci" target="_blank">PCIe Subsystem</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/fpga/dfl-pci.c?h=master" target="_blank">dfl-pcie</a> |
| QSFP                                             |Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/qsfp/qsfp" target="_blank">QSFP</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-5.15.90-lts-ftile-1588ptp/drivers/net/phy/qsfp.c" target="_blank">qsfp</a> |
| QSPI                                             |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/qspi/qspi" target="_blank">QSPI</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/tree/socfpga-6.12.19-lts/drivers/spi/spi-cadence-quadspi.c" target="_blank">spi-cadence-quadspi</a> |
| Reset Manager                                    |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/reset_manager/reset_manager" target="_blank">Reset Manager</a> | No              | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/reset/reset-simple.c" target="_blank">Reset Manager driver</a> |
| SD/eMMC Controller                               |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/sd-emmc/sd-emmc" target="_blank">SD/eMMC</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/mmc/host/sdhci-cadence.c" target="_blank">SD/eMMC driver</a> |
| SPI                                              |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/spi/spi" target="_blank">SPI</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/spi/spi-dw-mmio.c" target="_blank">SPI driver</a> |
| System Manager                                   |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/system_manager/system_manager" target="_blank">System manager</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/mfd/altera-sysmgr.c" target="_blank">sysmgr</a> |
| System Memory Management Unit                    |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/smmu/smmu" target="_blank">SMMU</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/iommu/arm/arm-smmu-v3" target="_blank">SMMU driver</a> |
| UART                                             |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/uart/uart" target="_blank">UART</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/tty/serial/8250/8250_dw.c" target="_blank">UART driver</a> |
| USB 2.0 OTG                                      |Agilex 3<br>Agilex 5<br>Agilex 7| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/usb2_0_otg/usb_2_0_otg" target="_blank">USB2.0</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/usb/dwc2" target="_blank">USB 2.0 driver</a> |
| USB 3.1 Gen-1                                      |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/usb3_1/usb3_1" target="_blank">USB3.1</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/usb/dwc3" target="_blank">USB 3.1 Gen-1 driver</a> |
| Userspace I/O (UIO)                              |Agilex 7<br>Stratix 10| PCIe             | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-dfl/uio_dfl/uio_dfl" target="_blank">UIO</a> | Yes             | <a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/drivers/uio/uio_dfl.c" target="_blank">UIO driver</a> |
| Watchdog Timer                                   |Agilex 3<br>Agilex 5| HPS              | <a href="https://altera-fpga.github.io/rel-25.1.1/linux-embedded/drivers/watchdog_timers/watchdog_timers" target="_blank">Watchdog Timer</a> | Yes             | <a href="https://github.com/altera-fpga/linux-socfpga/blob/socfpga-6.12.19-lts/drivers/watchdog/dw_wdt.c" target="_blank">dw_wdt</a> |

