/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_4z ? celloutsig_1_5z[7] : in_data[125];
  assign celloutsig_1_2z = celloutsig_1_0z[2] ? in_data[99] : in_data[187];
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_2z;
  assign celloutsig_1_1z = !(in_data[144] ? celloutsig_1_0z[1] : in_data[175]);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_6z[5]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z[2] | celloutsig_1_3z) & celloutsig_1_0z[0]);
  assign celloutsig_1_7z = ~((in_data[175] | celloutsig_1_6z) & (celloutsig_1_3z | celloutsig_1_0z[1]));
  assign celloutsig_1_15z = ~((in_data[165] | celloutsig_1_10z) & (celloutsig_1_3z | celloutsig_1_7z));
  assign celloutsig_0_0z = in_data[75] | in_data[72];
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_2z[0];
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_2z } >= in_data[77:73];
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } >= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[90] & ~(in_data[11]);
  assign celloutsig_1_0z = in_data[154:152] * in_data[114:112];
  assign celloutsig_1_16z = celloutsig_1_9z[13:9] * celloutsig_1_5z[4:0];
  assign celloutsig_1_3z = in_data[164:146] != { in_data[162:153], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[180:172], celloutsig_1_3z, celloutsig_1_3z } != { in_data[129:126], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_11z = ^ { in_data[69:57], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_4z = { in_data[92:75], celloutsig_0_3z } - { in_data[21:7], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[124:111], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z } - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[6:3], celloutsig_0_3z } ^ in_data[52:48];
  assign celloutsig_1_5z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z } ^ { in_data[134:123], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_16z[2:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_6z = { celloutsig_0_4z[8:0], celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[49:48], celloutsig_0_1z };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
