# do bcd_4d_cnt.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:42 on Oct 25,2019
# vlog -work work bcd_4d_cnt.vo 
# -- Compiling module bcd_4d_cnt
# -- Compiling module hard_block
# 
# Top level modules:
# 	bcd_4d_cnt
# End time: 17:45:42 on Oct 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:42 on Oct 25,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module bcd_4d_cnt_vlg_vec_tst
# 
# Top level modules:
# 	bcd_4d_cnt_vlg_vec_tst
# End time: 17:45:42 on Oct 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.bcd_4d_cnt_vlg_vec_tst 
# Start time: 17:45:42 on Oct 25,2019
# Loading work.bcd_4d_cnt_vlg_vec_tst
# Loading work.bcd_4d_cnt
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_clkctrl
# Loading cyclone10lp_ver.cyclone10lp_mux41
# Loading cyclone10lp_ver.cyclone10lp_ena_reg
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $finish    : Waveform.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /bcd_4d_cnt_vlg_vec_tst
# End time: 17:45:42 on Oct 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
